
Transiver_f042.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004334  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  080043f4  080043f4  000143f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004614  08004614  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004614  08004614  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004614  08004614  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004614  08004614  00014614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004618  08004618  00014618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800461c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000070  0800468c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  0800468c  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da14  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a79  00000000  00000000  0002daac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  0002f528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad0  00000000  00000000  00030090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001890b  00000000  00000000  00030b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d16e  00000000  00000000  0004946b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090bd3  00000000  00000000  000565d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e71ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b64  00000000  00000000  000e7200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080043dc 	.word	0x080043dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080043dc 	.word	0x080043dc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <output>:
 * function use to print const strings in UART2
 * make print more coder friendly)
 *
 * @brief  pointer for string
 */
void output(char *string) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b082      	sub	sp, #8
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) string, strlen(string), 100);
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	0018      	movs	r0, r3
 800023c:	f7ff ff64 	bl	8000108 <strlen>
 8000240:	0003      	movs	r3, r0
 8000242:	b29a      	uxth	r2, r3
 8000244:	6879      	ldr	r1, [r7, #4]
 8000246:	4804      	ldr	r0, [pc, #16]	; (8000258 <output+0x28>)
 8000248:	2364      	movs	r3, #100	; 0x64
 800024a:	f003 fc47 	bl	8003adc <HAL_UART_Transmit>
}
 800024e:	46c0      	nop			; (mov r8, r8)
 8000250:	46bd      	mov	sp, r7
 8000252:	b002      	add	sp, #8
 8000254:	bd80      	pop	{r7, pc}
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	20000188 	.word	0x20000188

0800025c <delay>:

// This function provides delay (in 1 / Timer_freq nanoseconds)
// delay must be < 65535
void delay(int delay) {
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
	if (delay > 0xFFFF)
 8000264:	687a      	ldr	r2, [r7, #4]
 8000266:	2380      	movs	r3, #128	; 0x80
 8000268:	025b      	lsls	r3, r3, #9
 800026a:	429a      	cmp	r2, r3
 800026c:	db01      	blt.n	8000272 <delay+0x16>
		delay = 0xFFFF;
 800026e:	4b09      	ldr	r3, [pc, #36]	; (8000294 <delay+0x38>)
 8000270:	607b      	str	r3, [r7, #4]
	(&htim2)->Instance->CNT = 0;
 8000272:	4b09      	ldr	r3, [pc, #36]	; (8000298 <delay+0x3c>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	2200      	movs	r2, #0
 8000278:	625a      	str	r2, [r3, #36]	; 0x24
	while ((&htim2)->Instance->CNT < delay)
 800027a:	46c0      	nop			; (mov r8, r8)
 800027c:	4b06      	ldr	r3, [pc, #24]	; (8000298 <delay+0x3c>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	429a      	cmp	r2, r3
 8000286:	d3f9      	bcc.n	800027c <delay+0x20>
		;
}
 8000288:	46c0      	nop			; (mov r8, r8)
 800028a:	46c0      	nop			; (mov r8, r8)
 800028c:	46bd      	mov	sp, r7
 800028e:	b002      	add	sp, #8
 8000290:	bd80      	pop	{r7, pc}
 8000292:	46c0      	nop			; (mov r8, r8)
 8000294:	0000ffff 	.word	0x0000ffff
 8000298:	20000140 	.word	0x20000140

0800029c <send_value_pwm>:
/*
 * transfer char to bin code and send it to PWM channel
 *
 * @brief letter which need to transmit
 */
void send_value_pwm(char ch) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	0002      	movs	r2, r0
 80002a4:	1dfb      	adds	r3, r7, #7
 80002a6:	701a      	strb	r2, [r3, #0]
	for (char div = 128; div > 0; div /= 2) {
 80002a8:	230f      	movs	r3, #15
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	701a      	strb	r2, [r3, #0]
 80002b0:	e01a      	b.n	80002e8 <send_value_pwm+0x4c>
		if (ch >= div) {    // 1
 80002b2:	1dfa      	adds	r2, r7, #7
 80002b4:	200f      	movs	r0, #15
 80002b6:	183b      	adds	r3, r7, r0
 80002b8:	7812      	ldrb	r2, [r2, #0]
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	429a      	cmp	r2, r3
 80002be:	d30a      	bcc.n	80002d6 <send_value_pwm+0x3a>
			ch -= div;
 80002c0:	1dfb      	adds	r3, r7, #7
 80002c2:	1df9      	adds	r1, r7, #7
 80002c4:	183a      	adds	r2, r7, r0
 80002c6:	7809      	ldrb	r1, [r1, #0]
 80002c8:	7812      	ldrb	r2, [r2, #0]
 80002ca:	1a8a      	subs	r2, r1, r2
 80002cc:	701a      	strb	r2, [r3, #0]
			togglepin(1);
 80002ce:	2001      	movs	r0, #1
 80002d0:	f000 f81a 	bl	8000308 <togglepin>
 80002d4:	e002      	b.n	80002dc <send_value_pwm+0x40>
//			output("1");
		} else {
			togglepin(0);
 80002d6:	2000      	movs	r0, #0
 80002d8:	f000 f816 	bl	8000308 <togglepin>
	for (char div = 128; div > 0; div /= 2) {
 80002dc:	220f      	movs	r2, #15
 80002de:	18bb      	adds	r3, r7, r2
 80002e0:	18ba      	adds	r2, r7, r2
 80002e2:	7812      	ldrb	r2, [r2, #0]
 80002e4:	0852      	lsrs	r2, r2, #1
 80002e6:	701a      	strb	r2, [r3, #0]
 80002e8:	230f      	movs	r3, #15
 80002ea:	18fb      	adds	r3, r7, r3
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d1df      	bne.n	80002b2 <send_value_pwm+0x16>
//			output("0");
		}
	}
	delay(T);
 80002f2:	4b04      	ldr	r3, [pc, #16]	; (8000304 <send_value_pwm+0x68>)
 80002f4:	0018      	movs	r0, r3
 80002f6:	f7ff ffb1 	bl	800025c <delay>
}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	b004      	add	sp, #16
 8000300:	bd80      	pop	{r7, pc}
 8000302:	46c0      	nop			; (mov r8, r8)
 8000304:	00001388 	.word	0x00001388

08000308 <togglepin>:
/*
 * change PWM channel state to transmit 0 or 1 bit value
 *
 * @brief 0 or 1 bit value
 */
void togglepin(uint8_t value) {
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	0002      	movs	r2, r0
 8000310:	1dfb      	adds	r3, r7, #7
 8000312:	701a      	strb	r2, [r3, #0]
	//	turning off pin
	TIM1->CCR2 = 0;
 8000314:	4b19      	ldr	r3, [pc, #100]	; (800037c <togglepin+0x74>)
 8000316:	2200      	movs	r2, #0
 8000318:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CNT = COUNTER;
 800031a:	4b18      	ldr	r3, [pc, #96]	; (800037c <togglepin+0x74>)
 800031c:	4a18      	ldr	r2, [pc, #96]	; (8000380 <togglepin+0x78>)
 800031e:	625a      	str	r2, [r3, #36]	; 0x24
	if (value == 1) {
 8000320:	1dfb      	adds	r3, r7, #7
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	2b01      	cmp	r3, #1
 8000326:	d110      	bne.n	800034a <togglepin+0x42>
		delay(T * 0.8);
 8000328:	23fa      	movs	r3, #250	; 0xfa
 800032a:	011b      	lsls	r3, r3, #4
 800032c:	0018      	movs	r0, r3
 800032e:	f7ff ff95 	bl	800025c <delay>
		//	turning on pin
		TIM1->CCR2 = COUNTER + 1;
 8000332:	4b12      	ldr	r3, [pc, #72]	; (800037c <togglepin+0x74>)
 8000334:	4a13      	ldr	r2, [pc, #76]	; (8000384 <togglepin+0x7c>)
 8000336:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CNT = COUNTER;
 8000338:	4b10      	ldr	r3, [pc, #64]	; (800037c <togglepin+0x74>)
 800033a:	4a11      	ldr	r2, [pc, #68]	; (8000380 <togglepin+0x78>)
 800033c:	625a      	str	r2, [r3, #36]	; 0x24
		delay(T * 0.2);
 800033e:	23fa      	movs	r3, #250	; 0xfa
 8000340:	009b      	lsls	r3, r3, #2
 8000342:	0018      	movs	r0, r3
 8000344:	f7ff ff8a 	bl	800025c <delay>
 8000348:	e015      	b.n	8000376 <togglepin+0x6e>
	} else if (value == 0) {
 800034a:	1dfb      	adds	r3, r7, #7
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b00      	cmp	r3, #0
 8000350:	d110      	bne.n	8000374 <togglepin+0x6c>
		delay(T * 0.2);
 8000352:	23fa      	movs	r3, #250	; 0xfa
 8000354:	009b      	lsls	r3, r3, #2
 8000356:	0018      	movs	r0, r3
 8000358:	f7ff ff80 	bl	800025c <delay>
		//	turning on pin
		TIM1->CCR2 = COUNTER + 1;
 800035c:	4b07      	ldr	r3, [pc, #28]	; (800037c <togglepin+0x74>)
 800035e:	4a09      	ldr	r2, [pc, #36]	; (8000384 <togglepin+0x7c>)
 8000360:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CNT = COUNTER;
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <togglepin+0x74>)
 8000364:	4a06      	ldr	r2, [pc, #24]	; (8000380 <togglepin+0x78>)
 8000366:	625a      	str	r2, [r3, #36]	; 0x24
		delay(T * 0.8);
 8000368:	23fa      	movs	r3, #250	; 0xfa
 800036a:	011b      	lsls	r3, r3, #4
 800036c:	0018      	movs	r0, r3
 800036e:	f7ff ff75 	bl	800025c <delay>
 8000372:	e000      	b.n	8000376 <togglepin+0x6e>
	} else
		return;
 8000374:	46c0      	nop			; (mov r8, r8)
}
 8000376:	46bd      	mov	sp, r7
 8000378:	b002      	add	sp, #8
 800037a:	bd80      	pop	{r7, pc}
 800037c:	40012c00 	.word	0x40012c00
 8000380:	00001388 	.word	0x00001388
 8000384:	00001389 	.word	0x00001389

08000388 <connect>:
 * firstly stop timers only then turn on overs
 * it is made half-duplex work normally
 *
 * waiting answуrs from receiver in for circle
 */
void connect(int *connection) {
 8000388:	b580      	push	{r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
	send_value_pwm(SYN);
 8000390:	2016      	movs	r0, #22
 8000392:	f7ff ff83 	bl	800029c <send_value_pwm>
	output("First transmission\r\n");
 8000396:	4b40      	ldr	r3, [pc, #256]	; (8000498 <connect+0x110>)
 8000398:	0018      	movs	r0, r3
 800039a:	f7ff ff49 	bl	8000230 <output>
	delay(10 * T); // delays must be same with receiver
 800039e:	4b3f      	ldr	r3, [pc, #252]	; (800049c <connect+0x114>)
 80003a0:	0018      	movs	r0, r3
 80003a2:	f7ff ff5b 	bl	800025c <delay>

	// Turning off transmitter timers
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80003a6:	4b3e      	ldr	r3, [pc, #248]	; (80004a0 <connect+0x118>)
 80003a8:	2104      	movs	r1, #4
 80003aa:	0018      	movs	r0, r3
 80003ac:	f002 f82c 	bl	8002408 <HAL_TIM_PWM_Stop>

	// Turning on receive timers
	TIM3->ARR = T;
 80003b0:	4b3c      	ldr	r3, [pc, #240]	; (80004a4 <connect+0x11c>)
 80003b2:	4a3d      	ldr	r2, [pc, #244]	; (80004a8 <connect+0x120>)
 80003b4:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80003b6:	4b3d      	ldr	r3, [pc, #244]	; (80004ac <connect+0x124>)
 80003b8:	2100      	movs	r1, #0
 80003ba:	0018      	movs	r0, r3
 80003bc:	f002 f8f2 	bl	80025a4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80003c0:	4b3a      	ldr	r3, [pc, #232]	; (80004ac <connect+0x124>)
 80003c2:	2104      	movs	r1, #4
 80003c4:	0018      	movs	r0, r3
 80003c6:	f002 f8ed 	bl	80025a4 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80003ca:	4b38      	ldr	r3, [pc, #224]	; (80004ac <connect+0x124>)
 80003cc:	0018      	movs	r0, r3
 80003ce:	f001 fe9d 	bl	800210c <HAL_TIM_Base_Start_IT>

	delay(10 * T);
 80003d2:	4b32      	ldr	r3, [pc, #200]	; (800049c <connect+0x114>)
 80003d4:	0018      	movs	r0, r3
 80003d6:	f7ff ff41 	bl	800025c <delay>

	// wait time for 2 byte -> 20 T
	// to take SYN and ACK from receiver
	for (int i = 0; byte_count < 2 && i < 20; i++) {
 80003da:	2300      	movs	r3, #0
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	e006      	b.n	80003ee <connect+0x66>
		delay(T);
 80003e0:	4b31      	ldr	r3, [pc, #196]	; (80004a8 <connect+0x120>)
 80003e2:	0018      	movs	r0, r3
 80003e4:	f7ff ff3a 	bl	800025c <delay>
	for (int i = 0; byte_count < 2 && i < 20; i++) {
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	3301      	adds	r3, #1
 80003ec:	60fb      	str	r3, [r7, #12]
 80003ee:	4b30      	ldr	r3, [pc, #192]	; (80004b0 <connect+0x128>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	dc02      	bgt.n	80003fc <connect+0x74>
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	2b13      	cmp	r3, #19
 80003fa:	ddf1      	ble.n	80003e0 <connect+0x58>
//	char buf[128] = { 0 };
//	sprintf(buf, "%d - byte\r\n", byte_count);
//	HAL_UART_Transmit(&huart2, buf, strlen(buf), -1);

	// Turning off reciver timers
	HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_1);
 80003fc:	4b2b      	ldr	r3, [pc, #172]	; (80004ac <connect+0x124>)
 80003fe:	2100      	movs	r1, #0
 8000400:	0018      	movs	r0, r3
 8000402:	f002 f9d7 	bl	80027b4 <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 8000406:	4b29      	ldr	r3, [pc, #164]	; (80004ac <connect+0x124>)
 8000408:	2104      	movs	r1, #4
 800040a:	0018      	movs	r0, r3
 800040c:	f002 f9d2 	bl	80027b4 <HAL_TIM_IC_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim3);
 8000410:	4b26      	ldr	r3, [pc, #152]	; (80004ac <connect+0x124>)
 8000412:	0018      	movs	r0, r3
 8000414:	f001 fec6 	bl	80021a4 <HAL_TIM_Base_Stop_IT>
	delay(10 * T);
 8000418:	4b20      	ldr	r3, [pc, #128]	; (800049c <connect+0x114>)
 800041a:	0018      	movs	r0, r3
 800041c:	f7ff ff1e 	bl	800025c <delay>

	// Turning on transive timers
	TIM1->CCR2 = COUNTER + 1;
 8000420:	4b24      	ldr	r3, [pc, #144]	; (80004b4 <connect+0x12c>)
 8000422:	4a25      	ldr	r2, [pc, #148]	; (80004b8 <connect+0x130>)
 8000424:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CNT = COUNTER;
 8000426:	4b23      	ldr	r3, [pc, #140]	; (80004b4 <connect+0x12c>)
 8000428:	4a1f      	ldr	r2, [pc, #124]	; (80004a8 <connect+0x120>)
 800042a:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800042c:	4b1c      	ldr	r3, [pc, #112]	; (80004a0 <connect+0x118>)
 800042e:	2104      	movs	r1, #4
 8000430:	0018      	movs	r0, r3
 8000432:	f001 ff3d 	bl	80022b0 <HAL_TIM_PWM_Start>
	delay(10 * T);
 8000436:	4b19      	ldr	r3, [pc, #100]	; (800049c <connect+0x114>)
 8000438:	0018      	movs	r0, r3
 800043a:	f7ff ff0f 	bl	800025c <delay>

	if (byte[0] == SYN && byte[1] == ACK) {
 800043e:	4b1f      	ldr	r3, [pc, #124]	; (80004bc <connect+0x134>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2b16      	cmp	r3, #22
 8000444:	d10e      	bne.n	8000464 <connect+0xdc>
 8000446:	4b1d      	ldr	r3, [pc, #116]	; (80004bc <connect+0x134>)
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	2b06      	cmp	r3, #6
 800044c:	d10a      	bne.n	8000464 <connect+0xdc>
		*connection = 1;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	2201      	movs	r2, #1
 8000452:	601a      	str	r2, [r3, #0]
		output("Device connected\r\n");
 8000454:	4b1a      	ldr	r3, [pc, #104]	; (80004c0 <connect+0x138>)
 8000456:	0018      	movs	r0, r3
 8000458:	f7ff feea 	bl	8000230 <output>
		send_value_pwm(ACK);
 800045c:	2006      	movs	r0, #6
 800045e:	f7ff ff1d 	bl	800029c <send_value_pwm>
 8000462:	e006      	b.n	8000472 <connect+0xea>
	} else {
		output("Connection was failed\r\n");
 8000464:	4b17      	ldr	r3, [pc, #92]	; (80004c4 <connect+0x13c>)
 8000466:	0018      	movs	r0, r3
 8000468:	f7ff fee2 	bl	8000230 <output>
		*connection = 0;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
	}
	byte_count = 0;
 8000472:	4b0f      	ldr	r3, [pc, #60]	; (80004b0 <connect+0x128>)
 8000474:	2200      	movs	r2, #0
 8000476:	601a      	str	r2, [r3, #0]
	byte[0] = byte[1] = 0;
 8000478:	4b10      	ldr	r3, [pc, #64]	; (80004bc <connect+0x134>)
 800047a:	2200      	movs	r2, #0
 800047c:	605a      	str	r2, [r3, #4]
 800047e:	4b0f      	ldr	r3, [pc, #60]	; (80004bc <connect+0x134>)
 8000480:	685a      	ldr	r2, [r3, #4]
 8000482:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <connect+0x134>)
 8000484:	601a      	str	r2, [r3, #0]
	delay(10 * T);
 8000486:	4b05      	ldr	r3, [pc, #20]	; (800049c <connect+0x114>)
 8000488:	0018      	movs	r0, r3
 800048a:	f7ff fee7 	bl	800025c <delay>
}
 800048e:	46c0      	nop			; (mov r8, r8)
 8000490:	46bd      	mov	sp, r7
 8000492:	b004      	add	sp, #16
 8000494:	bd80      	pop	{r7, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	080043f4 	.word	0x080043f4
 800049c:	0000c350 	.word	0x0000c350
 80004a0:	200000f8 	.word	0x200000f8
 80004a4:	40000400 	.word	0x40000400
 80004a8:	00001388 	.word	0x00001388
 80004ac:	200000b0 	.word	0x200000b0
 80004b0:	20000094 	.word	0x20000094
 80004b4:	40012c00 	.word	0x40012c00
 80004b8:	00001389 	.word	0x00001389
 80004bc:	2000008c 	.word	0x2000008c
 80004c0:	0800440c 	.word	0x0800440c
 80004c4:	08004420 	.word	0x08004420

080004c8 <HAL_TIM_IC_CaptureCallback>:
/*
 * catch changing state of PWM channel
 * check period of signal to avoid interferences (should write else)
 * write rising times in bit array
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b086      	sub	sp, #24
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 80004d0:	687a      	ldr	r2, [r7, #4]
 80004d2:	4b24      	ldr	r3, [pc, #144]	; (8000564 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d141      	bne.n	800055c <HAL_TIM_IC_CaptureCallback+0x94>
		int falling_edge = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	617b      	str	r3, [r7, #20]
		int rising_edge = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	613b      	str	r3, [r7, #16]
//		char buf_1[128] = { 0 };

		callback_count += 1;
 80004e0:	4b21      	ldr	r3, [pc, #132]	; (8000568 <HAL_TIM_IC_CaptureCallback+0xa0>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	1c5a      	adds	r2, r3, #1
 80004e6:	4b20      	ldr	r3, [pc, #128]	; (8000568 <HAL_TIM_IC_CaptureCallback+0xa0>)
 80004e8:	601a      	str	r2, [r3, #0]

		falling_edge = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 80004ea:	4b1e      	ldr	r3, [pc, #120]	; (8000564 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80004ec:	2100      	movs	r1, #0
 80004ee:	0018      	movs	r0, r3
 80004f0:	f002 fd5c 	bl	8002fac <HAL_TIM_ReadCapturedValue>
 80004f4:	0003      	movs	r3, r0
 80004f6:	617b      	str	r3, [r7, #20]
		rising_edge = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 80004f8:	4b1a      	ldr	r3, [pc, #104]	; (8000564 <HAL_TIM_IC_CaptureCallback+0x9c>)
 80004fa:	2104      	movs	r1, #4
 80004fc:	0018      	movs	r0, r3
 80004fe:	f002 fd55 	bl	8002fac <HAL_TIM_ReadCapturedValue>
 8000502:	0003      	movs	r3, r0
 8000504:	613b      	str	r3, [r7, #16]
//		sprintf(buf_1, "r - %d f - %d c - %d\r\n", rising_edge, falling_edge, callback_count);
//		HAL_UART_Transmit(&huart2, &buf_1, strlen(buf_1), -1);
		if (callback_count % 2 != 0 && callback_count != 1) {
 8000506:	4b18      	ldr	r3, [pc, #96]	; (8000568 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	001a      	movs	r2, r3
 800050c:	2301      	movs	r3, #1
 800050e:	4013      	ands	r3, r2
 8000510:	d01d      	beq.n	800054e <HAL_TIM_IC_CaptureCallback+0x86>
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d019      	beq.n	800054e <HAL_TIM_IC_CaptureCallback+0x86>
			int period = rising_edge + falling_edge;
 800051a:	693a      	ldr	r2, [r7, #16]
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	18d3      	adds	r3, r2, r3
 8000520:	60fb      	str	r3, [r7, #12]
			if (period < T * 1.2 && period > T * 0.8) { // 10% gap for period
 8000522:	68fb      	ldr	r3, [r7, #12]
 8000524:	4a11      	ldr	r2, [pc, #68]	; (800056c <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000526:	4293      	cmp	r3, r2
 8000528:	dc0c      	bgt.n	8000544 <HAL_TIM_IC_CaptureCallback+0x7c>
 800052a:	68fa      	ldr	r2, [r7, #12]
 800052c:	23fa      	movs	r3, #250	; 0xfa
 800052e:	011b      	lsls	r3, r3, #4
 8000530:	429a      	cmp	r2, r3
 8000532:	dd07      	ble.n	8000544 <HAL_TIM_IC_CaptureCallback+0x7c>
//				char buf_2[128] = { 0 };
//				sprintf(buf_2, "r - %d\r\n", rising_edge);
//				HAL_UART_Transmit(&huart2, &buf_2, strlen(buf_2), -1);
				bit[bit_count] = rising_edge;
 8000534:	4b0e      	ldr	r3, [pc, #56]	; (8000570 <HAL_TIM_IC_CaptureCallback+0xa8>)
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	4b0e      	ldr	r3, [pc, #56]	; (8000574 <HAL_TIM_IC_CaptureCallback+0xac>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	18d3      	adds	r3, r2, r3
 8000540:	693a      	ldr	r2, [r7, #16]
 8000542:	601a      	str	r2, [r3, #0]
			}
			bit_count += 1;
 8000544:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <HAL_TIM_IC_CaptureCallback+0xac>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	1c5a      	adds	r2, r3, #1
 800054a:	4b0a      	ldr	r3, [pc, #40]	; (8000574 <HAL_TIM_IC_CaptureCallback+0xac>)
 800054c:	601a      	str	r2, [r3, #0]
		}
		TIM3->CNT = 0;
 800054e:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8000550:	2200      	movs	r2, #0
 8000552:	625a      	str	r2, [r3, #36]	; 0x24
		TIM2->CNT = 0;
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	05db      	lsls	r3, r3, #23
 8000558:	2200      	movs	r2, #0
 800055a:	625a      	str	r2, [r3, #36]	; 0x24
	}
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	b006      	add	sp, #24
 8000562:	bd80      	pop	{r7, pc}
 8000564:	200000b0 	.word	0x200000b0
 8000568:	20000098 	.word	0x20000098
 800056c:	0000176f 	.word	0x0000176f
 8000570:	200000ac 	.word	0x200000ac
 8000574:	2000009c 	.word	0x2000009c
 8000578:	40000400 	.word	0x40000400

0800057c <HAL_TIM_PeriodElapsedCallback>:
 *
 * IDEL without catching any bit
 * Timer run function every period with or without information
 * function do nothing in this case
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) { // reading last bite of byte
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	4b2e      	ldr	r3, [pc, #184]	; (8000640 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000588:	429a      	cmp	r2, r3
 800058a:	d155      	bne.n	8000638 <HAL_TIM_PeriodElapsedCallback+0xbc>
		if (bit_count == 7 && callback_count > 1) {
 800058c:	4b2d      	ldr	r3, [pc, #180]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2b07      	cmp	r3, #7
 8000592:	d11d      	bne.n	80005d0 <HAL_TIM_PeriodElapsedCallback+0x54>
 8000594:	4b2c      	ldr	r3, [pc, #176]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b01      	cmp	r3, #1
 800059a:	dd19      	ble.n	80005d0 <HAL_TIM_PeriodElapsedCallback+0x54>
//			char buf[64] = { 0 };
//			sprintf(buf, "r - %d\r\n", HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_2));
//			HAL_UART_Transmit(&huart2, &buf, strlen(buf), -1);

			bit[bit_count] = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 800059c:	4b28      	ldr	r3, [pc, #160]	; (8000640 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800059e:	2104      	movs	r1, #4
 80005a0:	0018      	movs	r0, r3
 80005a2:	f002 fd03 	bl	8002fac <HAL_TIM_ReadCapturedValue>
 80005a6:	0001      	movs	r1, r0
 80005a8:	4b28      	ldr	r3, [pc, #160]	; (800064c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	4b25      	ldr	r3, [pc, #148]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	009b      	lsls	r3, r3, #2
 80005b2:	18d3      	adds	r3, r2, r3
 80005b4:	000a      	movs	r2, r1
 80005b6:	601a      	str	r2, [r3, #0]
			read_pwm_information(bit);
 80005b8:	4b24      	ldr	r3, [pc, #144]	; (800064c <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	0018      	movs	r0, r3
 80005be:	f000 f84d 	bl	800065c <read_pwm_information>

			bit_count = 0;
 80005c2:	4b20      	ldr	r3, [pc, #128]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
			callback_count = 0;
 80005c8:	4b1f      	ldr	r3, [pc, #124]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	e033      	b.n	8000638 <HAL_TIM_PeriodElapsedCallback+0xbc>
//			connect = 1;
		} else if (callback_count > 1 && bit_count < 7) { // when caught less then 8 bit before IDEL give message about lost bytes
 80005d0:	4b1d      	ldr	r3, [pc, #116]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	dd1f      	ble.n	8000618 <HAL_TIM_PeriodElapsedCallback+0x9c>
 80005d8:	4b1a      	ldr	r3, [pc, #104]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	2b06      	cmp	r3, #6
 80005de:	dc1b      	bgt.n	8000618 <HAL_TIM_PeriodElapsedCallback+0x9c>
			output("#LOST BYTE#");
 80005e0:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80005e2:	0018      	movs	r0, r3
 80005e4:	f7ff fe24 	bl	8000230 <output>
			if (callback_count % 2 != 0) {
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	001a      	movs	r2, r3
 80005ee:	2301      	movs	r3, #1
 80005f0:	4013      	ands	r3, r2
 80005f2:	d00a      	beq.n	800060a <HAL_TIM_PeriodElapsedCallback+0x8e>
				output("_1_\r\n"); // start_finish_connection
 80005f4:	4b17      	ldr	r3, [pc, #92]	; (8000654 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80005f6:	0018      	movs	r0, r3
 80005f8:	f7ff fe1a 	bl	8000230 <output>
				bit_count = 0;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80005fe:	2200      	movs	r2, #0
 8000600:	601a      	str	r2, [r3, #0]
				callback_count = 0;
 8000602:	4b11      	ldr	r3, [pc, #68]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000604:	2200      	movs	r2, #0
 8000606:	601a      	str	r2, [r3, #0]
			if (callback_count % 2 != 0) {
 8000608:	e016      	b.n	8000638 <HAL_TIM_PeriodElapsedCallback+0xbc>
//				start_finish_connection();
			} else {
				bit_count = 0;
 800060a:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
				callback_count = 0;
 8000610:	4b0d      	ldr	r3, [pc, #52]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000612:	2200      	movs	r2, #0
 8000614:	601a      	str	r2, [r3, #0]
			if (callback_count % 2 != 0) {
 8000616:	e00f      	b.n	8000638 <HAL_TIM_PeriodElapsedCallback+0xbc>
			}
		} else if (callback_count == 1) { // turning on/off transiver state of channel change 0V -> 3.3V / 3.3V -> 0V
 8000618:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d10a      	bne.n	8000636 <HAL_TIM_PeriodElapsedCallback+0xba>
			output("_2_\r\n"); // start_finish_connection
 8000620:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000622:	0018      	movs	r0, r3
 8000624:	f7ff fe04 	bl	8000230 <output>
			bit_count = 0;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
			callback_count = 0;
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	e000      	b.n	8000638 <HAL_TIM_PeriodElapsedCallback+0xbc>
//			start_finish_connection();
		} else
			// TIM run function every period ending
			return;
 8000636:	46c0      	nop			; (mov r8, r8)
	}
}
 8000638:	46bd      	mov	sp, r7
 800063a:	b002      	add	sp, #8
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	200000b0 	.word	0x200000b0
 8000644:	2000009c 	.word	0x2000009c
 8000648:	20000098 	.word	0x20000098
 800064c:	200000ac 	.word	0x200000ac
 8000650:	08004438 	.word	0x08004438
 8000654:	08004444 	.word	0x08004444
 8000658:	0800444c 	.word	0x0800444c

0800065c <read_pwm_information>:
 *
 * receives int array contain 8 rising times
 * convert rising times to char and write it to byte array
 *
 */
void read_pwm_information(int *bit) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	byte[byte_count] = rises_to_char(bit);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	0018      	movs	r0, r3
 8000668:	f000 f814 	bl	8000694 <rises_to_char>
 800066c:	0003      	movs	r3, r0
 800066e:	0019      	movs	r1, r3
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <read_pwm_information+0x30>)
 8000672:	681a      	ldr	r2, [r3, #0]
 8000674:	4b06      	ldr	r3, [pc, #24]	; (8000690 <read_pwm_information+0x34>)
 8000676:	0092      	lsls	r2, r2, #2
 8000678:	50d1      	str	r1, [r2, r3]
	byte_count += 1;
 800067a:	4b04      	ldr	r3, [pc, #16]	; (800068c <read_pwm_information+0x30>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	1c5a      	adds	r2, r3, #1
 8000680:	4b02      	ldr	r3, [pc, #8]	; (800068c <read_pwm_information+0x30>)
 8000682:	601a      	str	r2, [r3, #0]
}
 8000684:	46c0      	nop			; (mov r8, r8)
 8000686:	46bd      	mov	sp, r7
 8000688:	b002      	add	sp, #8
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000094 	.word	0x20000094
 8000690:	2000008c 	.word	0x2000008c

08000694 <rises_to_char>:

/* function return char from 8 rising times array
 * bit - pointer to 8 rising times array contain 8 bits
 * If rising time more then 50% period then this is a 1, else 0
 */
char rises_to_char(int *bit) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
	char c = 0;
 800069c:	2317      	movs	r3, #23
 800069e:	18fb      	adds	r3, r7, r3
 80006a0:	2200      	movs	r2, #0
 80006a2:	701a      	strb	r2, [r3, #0]
	for (int i = 0, rank = 128; i < 8 && rank > 0; i++, rank /= 2) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	e018      	b.n	80006e0 <rises_to_char+0x4c>
		if (bit[i] > T * 0.5)
 80006ae:	693b      	ldr	r3, [r7, #16]
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	18d3      	adds	r3, r2, r3
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a10      	ldr	r2, [pc, #64]	; (80006fc <rises_to_char+0x68>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	dd07      	ble.n	80006ce <rises_to_char+0x3a>
			c += rank;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	b2d9      	uxtb	r1, r3
 80006c2:	2217      	movs	r2, #23
 80006c4:	18bb      	adds	r3, r7, r2
 80006c6:	18ba      	adds	r2, r7, r2
 80006c8:	7812      	ldrb	r2, [r2, #0]
 80006ca:	188a      	adds	r2, r1, r2
 80006cc:	701a      	strb	r2, [r3, #0]
	for (int i = 0, rank = 128; i < 8 && rank > 0; i++, rank /= 2) {
 80006ce:	693b      	ldr	r3, [r7, #16]
 80006d0:	3301      	adds	r3, #1
 80006d2:	613b      	str	r3, [r7, #16]
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	da00      	bge.n	80006dc <rises_to_char+0x48>
 80006da:	3301      	adds	r3, #1
 80006dc:	105b      	asrs	r3, r3, #1
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	693b      	ldr	r3, [r7, #16]
 80006e2:	2b07      	cmp	r3, #7
 80006e4:	dc02      	bgt.n	80006ec <rises_to_char+0x58>
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	dce0      	bgt.n	80006ae <rises_to_char+0x1a>
	}
	return c;
 80006ec:	2317      	movs	r3, #23
 80006ee:	18fb      	adds	r3, r7, r3
 80006f0:	781b      	ldrb	r3, [r3, #0]
}
 80006f2:	0018      	movs	r0, r3
 80006f4:	46bd      	mov	sp, r7
 80006f6:	b006      	add	sp, #24
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	000009c4 	.word	0x000009c4

08000700 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000700:	b590      	push	{r4, r7, lr}
 8000702:	b0d5      	sub	sp, #340	; 0x154
 8000704:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000706:	f000 fc9f 	bl	8001048 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800070a:	f000 f8af 	bl	800086c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800070e:	f000 faaf 	bl	8000c70 <MX_GPIO_Init>
	MX_TIM1_Init();
 8000712:	f000 f8e7 	bl	80008e4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8000716:	f000 f99b 	bl	8000a50 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 800071a:	f000 fa79 	bl	8000c10 <MX_USART2_UART_Init>
	MX_TIM3_Init();
 800071e:	f000 f9eb 	bl	8000af8 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	// channel state 0V
	TIM1->ARR = COUNTER;
 8000722:	4b46      	ldr	r3, [pc, #280]	; (800083c <main+0x13c>)
 8000724:	4a46      	ldr	r2, [pc, #280]	; (8000840 <main+0x140>)
 8000726:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->CCR2 = 0;
 8000728:	4b44      	ldr	r3, [pc, #272]	; (800083c <main+0x13c>)
 800072a:	2200      	movs	r2, #0
 800072c:	639a      	str	r2, [r3, #56]	; 0x38

	// turning on tranciver timer
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800072e:	4b45      	ldr	r3, [pc, #276]	; (8000844 <main+0x144>)
 8000730:	2104      	movs	r1, #4
 8000732:	0018      	movs	r0, r3
 8000734:	f001 fdbc 	bl	80022b0 <HAL_TIM_PWM_Start>

	// turning on timers for delay
	HAL_TIM_Base_Start(&htim2);
 8000738:	4b43      	ldr	r3, [pc, #268]	; (8000848 <main+0x148>)
 800073a:	0018      	movs	r0, r3
 800073c:	f001 fca2 	bl	8002084 <HAL_TIM_Base_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	char buf[] = "Hello world!\rBetter late than never\r"
 8000740:	4b42      	ldr	r3, [pc, #264]	; (800084c <main+0x14c>)
 8000742:	22a8      	movs	r2, #168	; 0xa8
 8000744:	0052      	lsls	r2, r2, #1
 8000746:	18ba      	adds	r2, r7, r2
 8000748:	18d2      	adds	r2, r2, r3
 800074a:	4b41      	ldr	r3, [pc, #260]	; (8000850 <main+0x150>)
 800074c:	0010      	movs	r0, r2
 800074e:	0019      	movs	r1, r3
 8000750:	23a4      	movs	r3, #164	; 0xa4
 8000752:	005b      	lsls	r3, r3, #1
 8000754:	001a      	movs	r2, r3
 8000756:	f003 fd9f 	bl	8004298 <memcpy>
			"Let the children lose it\r"
			"Let the children use it\r"
			"Let all the children boogie\r";
*/
	//  Hang in there\rMake a long story short\r
	output("Still work\r\n");
 800075a:	4b3e      	ldr	r3, [pc, #248]	; (8000854 <main+0x154>)
 800075c:	0018      	movs	r0, r3
 800075e:	f7ff fd67 	bl	8000230 <output>
	bit = calloc(8, sizeof(int));
 8000762:	2104      	movs	r1, #4
 8000764:	2008      	movs	r0, #8
 8000766:	f003 fd63 	bl	8004230 <calloc>
 800076a:	0003      	movs	r3, r0
 800076c:	001a      	movs	r2, r3
 800076e:	4b3a      	ldr	r3, [pc, #232]	; (8000858 <main+0x158>)
 8000770:	601a      	str	r2, [r3, #0]
	if (bit == NULL) {
 8000772:	4b39      	ldr	r3, [pc, #228]	; (8000858 <main+0x158>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d105      	bne.n	8000786 <main+0x86>
		output("ERROR: memory is over");
 800077a:	4b38      	ldr	r3, [pc, #224]	; (800085c <main+0x15c>)
 800077c:	0018      	movs	r0, r3
 800077e:	f7ff fd57 	bl	8000230 <output>
		return 1;
 8000782:	2301      	movs	r3, #1
 8000784:	e055      	b.n	8000832 <main+0x132>
	}
	int connection = 0;
 8000786:	2300      	movs	r3, #0
 8000788:	603b      	str	r3, [r7, #0]
	while (1) {

//		 turning on channel
		// channel state 0V -> 3.3V
		TIM1->CCR2 = COUNTER + 1;
 800078a:	4b2c      	ldr	r3, [pc, #176]	; (800083c <main+0x13c>)
 800078c:	4a34      	ldr	r2, [pc, #208]	; (8000860 <main+0x160>)
 800078e:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CNT = COUNTER;
 8000790:	4b2a      	ldr	r3, [pc, #168]	; (800083c <main+0x13c>)
 8000792:	4a2b      	ldr	r2, [pc, #172]	; (8000840 <main+0x140>)
 8000794:	625a      	str	r2, [r3, #36]	; 0x24
//		HAL_Delay(1000);
		delay(10 * T);
 8000796:	4b33      	ldr	r3, [pc, #204]	; (8000864 <main+0x164>)
 8000798:	0018      	movs	r0, r3
 800079a:	f7ff fd5f 	bl	800025c <delay>
		// truing connect to receiver until it done
		while (connection != 1) {
 800079e:	e007      	b.n	80007b0 <main+0xb0>
			connect(&connection);
 80007a0:	003b      	movs	r3, r7
 80007a2:	0018      	movs	r0, r3
 80007a4:	f7ff fdf0 	bl	8000388 <connect>
			delay(10 * T);
 80007a8:	4b2e      	ldr	r3, [pc, #184]	; (8000864 <main+0x164>)
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff fd56 	bl	800025c <delay>
		while (connection != 1) {
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d1f4      	bne.n	80007a0 <main+0xa0>
		}

		output("Start transmission\r\n");
 80007b6:	4b2c      	ldr	r3, [pc, #176]	; (8000868 <main+0x168>)
 80007b8:	0018      	movs	r0, r3
 80007ba:	f7ff fd39 	bl	8000230 <output>
//		HAL_Delay(1000);
		delay(10 * T);
 80007be:	4b29      	ldr	r3, [pc, #164]	; (8000864 <main+0x164>)
 80007c0:	0018      	movs	r0, r3
 80007c2:	f7ff fd4b 	bl	800025c <delay>
		for (int i = 0; i < strlen(buf); i++) {
 80007c6:	2300      	movs	r3, #0
 80007c8:	22a6      	movs	r2, #166	; 0xa6
 80007ca:	0052      	lsls	r2, r2, #1
 80007cc:	18ba      	adds	r2, r7, r2
 80007ce:	6013      	str	r3, [r2, #0]
 80007d0:	e012      	b.n	80007f8 <main+0xf8>
			send_value_pwm(buf[i]);
 80007d2:	4b1e      	ldr	r3, [pc, #120]	; (800084c <main+0x14c>)
 80007d4:	22a8      	movs	r2, #168	; 0xa8
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	18ba      	adds	r2, r7, r2
 80007da:	18d2      	adds	r2, r2, r3
 80007dc:	24a6      	movs	r4, #166	; 0xa6
 80007de:	0064      	lsls	r4, r4, #1
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	18d3      	adds	r3, r2, r3
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	0018      	movs	r0, r3
 80007ea:	f7ff fd57 	bl	800029c <send_value_pwm>
		for (int i = 0; i < strlen(buf); i++) {
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	3301      	adds	r3, #1
 80007f4:	193a      	adds	r2, r7, r4
 80007f6:	6013      	str	r3, [r2, #0]
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	0018      	movs	r0, r3
 80007fc:	f7ff fc84 	bl	8000108 <strlen>
 8000800:	0002      	movs	r2, r0
 8000802:	23a6      	movs	r3, #166	; 0xa6
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	429a      	cmp	r2, r3
 800080c:	d8e1      	bhi.n	80007d2 <main+0xd2>
		}
		// end of data transmission channel state still 3.3V
//		HAL_Delay(1000);
		delay(10 * T);
 800080e:	4b15      	ldr	r3, [pc, #84]	; (8000864 <main+0x164>)
 8000810:	0018      	movs	r0, r3
 8000812:	f7ff fd23 	bl	800025c <delay>

		// turning off channel 3.3V -> 0V
		TIM1->CCR2 = 0;
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <main+0x13c>)
 8000818:	2200      	movs	r2, #0
 800081a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CNT = COUNTER;
 800081c:	4b07      	ldr	r3, [pc, #28]	; (800083c <main+0x13c>)
 800081e:	4a08      	ldr	r2, [pc, #32]	; (8000840 <main+0x140>)
 8000820:	625a      	str	r2, [r3, #36]	; 0x24
		connection = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
		HAL_Delay(2000);
 8000826:	23fa      	movs	r3, #250	; 0xfa
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	0018      	movs	r0, r3
 800082c:	f000 fc70 	bl	8001110 <HAL_Delay>
		TIM1->CCR2 = COUNTER + 1;
 8000830:	e7ab      	b.n	800078a <main+0x8a>
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
	}
	/* USER CODE END 3 */
}
 8000832:	0018      	movs	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	b055      	add	sp, #340	; 0x154
 8000838:	bd90      	pop	{r4, r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	40012c00 	.word	0x40012c00
 8000840:	00001388 	.word	0x00001388
 8000844:	200000f8 	.word	0x200000f8
 8000848:	20000140 	.word	0x20000140
 800084c:	fffffeb4 	.word	0xfffffeb4
 8000850:	08004494 	.word	0x08004494
 8000854:	08004454 	.word	0x08004454
 8000858:	200000ac 	.word	0x200000ac
 800085c:	08004464 	.word	0x08004464
 8000860:	00001389 	.word	0x00001389
 8000864:	0000c350 	.word	0x0000c350
 8000868:	0800447c 	.word	0x0800447c

0800086c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b093      	sub	sp, #76	; 0x4c
 8000870:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000872:	2414      	movs	r4, #20
 8000874:	193b      	adds	r3, r7, r4
 8000876:	0018      	movs	r0, r3
 8000878:	2334      	movs	r3, #52	; 0x34
 800087a:	001a      	movs	r2, r3
 800087c:	2100      	movs	r1, #0
 800087e:	f003 fd14 	bl	80042aa <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	0018      	movs	r0, r3
 8000886:	2310      	movs	r3, #16
 8000888:	001a      	movs	r2, r3
 800088a:	2100      	movs	r1, #0
 800088c:	f003 fd0d 	bl	80042aa <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000890:	193b      	adds	r3, r7, r4
 8000892:	2220      	movs	r2, #32
 8000894:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000896:	193b      	adds	r3, r7, r4
 8000898:	2201      	movs	r2, #1
 800089a:	621a      	str	r2, [r3, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800089c:	193b      	adds	r3, r7, r4
 800089e:	2200      	movs	r2, #0
 80008a0:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	0018      	movs	r0, r3
 80008a6:	f000 fe9d 	bl	80015e4 <HAL_RCC_OscConfig>
 80008aa:	1e03      	subs	r3, r0, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0x46>
		Error_Handler();
 80008ae:	f000 f9f7 	bl	8000ca0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008b2:	1d3b      	adds	r3, r7, #4
 80008b4:	2207      	movs	r2, #7
 80008b6:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80008b8:	1d3b      	adds	r3, r7, #4
 80008ba:	2203      	movs	r2, #3
 80008bc:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80008ca:	1d3b      	adds	r3, r7, #4
 80008cc:	2101      	movs	r1, #1
 80008ce:	0018      	movs	r0, r3
 80008d0:	f001 fa0e 	bl	8001cf0 <HAL_RCC_ClockConfig>
 80008d4:	1e03      	subs	r3, r0, #0
 80008d6:	d001      	beq.n	80008dc <SystemClock_Config+0x70>
		Error_Handler();
 80008d8:	f000 f9e2 	bl	8000ca0 <Error_Handler>
	}
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	b013      	add	sp, #76	; 0x4c
 80008e2:	bd90      	pop	{r4, r7, pc}

080008e4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b096      	sub	sp, #88	; 0x58
 80008e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80008ea:	2348      	movs	r3, #72	; 0x48
 80008ec:	18fb      	adds	r3, r7, r3
 80008ee:	0018      	movs	r0, r3
 80008f0:	2310      	movs	r3, #16
 80008f2:	001a      	movs	r2, r3
 80008f4:	2100      	movs	r1, #0
 80008f6:	f003 fcd8 	bl	80042aa <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80008fa:	2340      	movs	r3, #64	; 0x40
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	0018      	movs	r0, r3
 8000900:	2308      	movs	r3, #8
 8000902:	001a      	movs	r2, r3
 8000904:	2100      	movs	r1, #0
 8000906:	f003 fcd0 	bl	80042aa <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800090a:	2324      	movs	r3, #36	; 0x24
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	0018      	movs	r0, r3
 8000910:	231c      	movs	r3, #28
 8000912:	001a      	movs	r2, r3
 8000914:	2100      	movs	r1, #0
 8000916:	f003 fcc8 	bl	80042aa <memset>
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	0018      	movs	r0, r3
 800091e:	2320      	movs	r3, #32
 8000920:	001a      	movs	r2, r3
 8000922:	2100      	movs	r1, #0
 8000924:	f003 fcc1 	bl	80042aa <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000928:	4b46      	ldr	r3, [pc, #280]	; (8000a44 <MX_TIM1_Init+0x160>)
 800092a:	4a47      	ldr	r2, [pc, #284]	; (8000a48 <MX_TIM1_Init+0x164>)
 800092c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 12 - 1;
 800092e:	4b45      	ldr	r3, [pc, #276]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000930:	220b      	movs	r2, #11
 8000932:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000934:	4b43      	ldr	r3, [pc, #268]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000936:	2200      	movs	r2, #0
 8000938:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 800093a:	4b42      	ldr	r3, [pc, #264]	; (8000a44 <MX_TIM1_Init+0x160>)
 800093c:	4a43      	ldr	r2, [pc, #268]	; (8000a4c <MX_TIM1_Init+0x168>)
 800093e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000940:	4b40      	ldr	r3, [pc, #256]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000946:	4b3f      	ldr	r3, [pc, #252]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000948:	2200      	movs	r2, #0
 800094a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094c:	4b3d      	ldr	r3, [pc, #244]	; (8000a44 <MX_TIM1_Init+0x160>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8000952:	4b3c      	ldr	r3, [pc, #240]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000954:	0018      	movs	r0, r3
 8000956:	f001 fb45 	bl	8001fe4 <HAL_TIM_Base_Init>
 800095a:	1e03      	subs	r3, r0, #0
 800095c:	d001      	beq.n	8000962 <MX_TIM1_Init+0x7e>
		Error_Handler();
 800095e:	f000 f99f 	bl	8000ca0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000962:	2148      	movs	r1, #72	; 0x48
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	0152      	lsls	r2, r2, #5
 800096a:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800096c:	187a      	adds	r2, r7, r1
 800096e:	4b35      	ldr	r3, [pc, #212]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000970:	0011      	movs	r1, r2
 8000972:	0018      	movs	r0, r3
 8000974:	f002 fa46 	bl	8002e04 <HAL_TIM_ConfigClockSource>
 8000978:	1e03      	subs	r3, r0, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM1_Init+0x9c>
		Error_Handler();
 800097c:	f000 f990 	bl	8000ca0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8000980:	4b30      	ldr	r3, [pc, #192]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000982:	0018      	movs	r0, r3
 8000984:	f001 fc3c 	bl	8002200 <HAL_TIM_PWM_Init>
 8000988:	1e03      	subs	r3, r0, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM1_Init+0xac>
		Error_Handler();
 800098c:	f000 f988 	bl	8000ca0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000990:	2140      	movs	r1, #64	; 0x40
 8000992:	187b      	adds	r3, r7, r1
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000998:	187b      	adds	r3, r7, r1
 800099a:	2200      	movs	r2, #0
 800099c:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 800099e:	187a      	adds	r2, r7, r1
 80009a0:	4b28      	ldr	r3, [pc, #160]	; (8000a44 <MX_TIM1_Init+0x160>)
 80009a2:	0011      	movs	r1, r2
 80009a4:	0018      	movs	r0, r3
 80009a6:	f002 ff7f 	bl	80038a8 <HAL_TIMEx_MasterConfigSynchronization>
 80009aa:	1e03      	subs	r3, r0, #0
 80009ac:	d001      	beq.n	80009b2 <MX_TIM1_Init+0xce>
			!= HAL_OK) {
		Error_Handler();
 80009ae:	f000 f977 	bl	8000ca0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009b2:	2124      	movs	r1, #36	; 0x24
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	2260      	movs	r2, #96	; 0x60
 80009b8:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2200      	movs	r2, #0
 80009d6:	615a      	str	r2, [r3, #20]
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2200      	movs	r2, #0
 80009dc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 80009de:	1879      	adds	r1, r7, r1
 80009e0:	4b18      	ldr	r3, [pc, #96]	; (8000a44 <MX_TIM1_Init+0x160>)
 80009e2:	2204      	movs	r2, #4
 80009e4:	0018      	movs	r0, r3
 80009e6:	f002 f947 	bl	8002c78 <HAL_TIM_PWM_ConfigChannel>
 80009ea:	1e03      	subs	r3, r0, #0
 80009ec:	d001      	beq.n	80009f2 <MX_TIM1_Init+0x10e>
			!= HAL_OK) {
		Error_Handler();
 80009ee:	f000 f957 	bl	8000ca0 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	2200      	movs	r2, #0
 80009fc:	605a      	str	r2, [r3, #4]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
	sBreakDeadTimeConfig.DeadTime = 0;
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	2280      	movs	r2, #128	; 0x80
 8000a14:	0192      	lsls	r2, r2, #6
 8000a16:	615a      	str	r2, [r3, #20]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	61da      	str	r2, [r3, #28]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8000a1e:	1d3a      	adds	r2, r7, #4
 8000a20:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000a22:	0011      	movs	r1, r2
 8000a24:	0018      	movs	r0, r3
 8000a26:	f002 ff97 	bl	8003958 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a2a:	1e03      	subs	r3, r0, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM1_Init+0x14e>
			!= HAL_OK) {
		Error_Handler();
 8000a2e:	f000 f937 	bl	8000ca0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000a32:	4b04      	ldr	r3, [pc, #16]	; (8000a44 <MX_TIM1_Init+0x160>)
 8000a34:	0018      	movs	r0, r3
 8000a36:	f000 f9d9 	bl	8000dec <HAL_TIM_MspPostInit>

}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	b016      	add	sp, #88	; 0x58
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	200000f8 	.word	0x200000f8
 8000a48:	40012c00 	.word	0x40012c00
 8000a4c:	0000ffff 	.word	0x0000ffff

08000a50 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b086      	sub	sp, #24
 8000a54:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000a56:	2308      	movs	r3, #8
 8000a58:	18fb      	adds	r3, r7, r3
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	2310      	movs	r3, #16
 8000a5e:	001a      	movs	r2, r3
 8000a60:	2100      	movs	r1, #0
 8000a62:	f003 fc22 	bl	80042aa <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000a66:	003b      	movs	r3, r7
 8000a68:	0018      	movs	r0, r3
 8000a6a:	2308      	movs	r3, #8
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	2100      	movs	r1, #0
 8000a70:	f003 fc1b 	bl	80042aa <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000a74:	4b1f      	ldr	r3, [pc, #124]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a76:	2280      	movs	r2, #128	; 0x80
 8000a78:	05d2      	lsls	r2, r2, #23
 8000a7a:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 12 - 1;
 8000a7c:	4b1d      	ldr	r3, [pc, #116]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a7e:	220b      	movs	r2, #11
 8000a80:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a82:	4b1c      	ldr	r3, [pc, #112]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000a88:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	4252      	negs	r2, r2
 8000a8e:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a90:	4b18      	ldr	r3, [pc, #96]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a96:	4b17      	ldr	r3, [pc, #92]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000a9c:	4b15      	ldr	r3, [pc, #84]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f001 faa0 	bl	8001fe4 <HAL_TIM_Base_Init>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM2_Init+0x5c>
		Error_Handler();
 8000aa8:	f000 f8fa 	bl	8000ca0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000aac:	2108      	movs	r1, #8
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2280      	movs	r2, #128	; 0x80
 8000ab2:	0152      	lsls	r2, r2, #5
 8000ab4:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000ab6:	187a      	adds	r2, r7, r1
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000aba:	0011      	movs	r1, r2
 8000abc:	0018      	movs	r0, r3
 8000abe:	f002 f9a1 	bl	8002e04 <HAL_TIM_ConfigClockSource>
 8000ac2:	1e03      	subs	r3, r0, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM2_Init+0x7a>
		Error_Handler();
 8000ac6:	f000 f8eb 	bl	8000ca0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aca:	003b      	movs	r3, r7
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ad0:	003b      	movs	r3, r7
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000ad6:	003a      	movs	r2, r7
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_TIM2_Init+0xa4>)
 8000ada:	0011      	movs	r1, r2
 8000adc:	0018      	movs	r0, r3
 8000ade:	f002 fee3 	bl	80038a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ae2:	1e03      	subs	r3, r0, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8000ae6:	f000 f8db 	bl	8000ca0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000aea:	46c0      	nop			; (mov r8, r8)
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b006      	add	sp, #24
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	20000140 	.word	0x20000140

08000af8 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000afe:	2318      	movs	r3, #24
 8000b00:	18fb      	adds	r3, r7, r3
 8000b02:	0018      	movs	r0, r3
 8000b04:	2310      	movs	r3, #16
 8000b06:	001a      	movs	r2, r3
 8000b08:	2100      	movs	r1, #0
 8000b0a:	f003 fbce 	bl	80042aa <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b0e:	2310      	movs	r3, #16
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	0018      	movs	r0, r3
 8000b14:	2308      	movs	r3, #8
 8000b16:	001a      	movs	r2, r3
 8000b18:	2100      	movs	r1, #0
 8000b1a:	f003 fbc6 	bl	80042aa <memset>
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8000b1e:	003b      	movs	r3, r7
 8000b20:	0018      	movs	r0, r3
 8000b22:	2310      	movs	r3, #16
 8000b24:	001a      	movs	r2, r3
 8000b26:	2100      	movs	r1, #0
 8000b28:	f003 fbbf 	bl	80042aa <memset>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000b2c:	4b35      	ldr	r3, [pc, #212]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b2e:	4a36      	ldr	r2, [pc, #216]	; (8000c08 <MX_TIM3_Init+0x110>)
 8000b30:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 12 - 1;
 8000b32:	4b34      	ldr	r3, [pc, #208]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b34:	220b      	movs	r2, #11
 8000b36:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b38:	4b32      	ldr	r3, [pc, #200]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8000b3e:	4b31      	ldr	r3, [pc, #196]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b40:	4a32      	ldr	r2, [pc, #200]	; (8000c0c <MX_TIM3_Init+0x114>)
 8000b42:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b44:	4b2f      	ldr	r3, [pc, #188]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b4a:	4b2e      	ldr	r3, [pc, #184]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8000b50:	4b2c      	ldr	r3, [pc, #176]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b52:	0018      	movs	r0, r3
 8000b54:	f001 fa46 	bl	8001fe4 <HAL_TIM_Base_Init>
 8000b58:	1e03      	subs	r3, r0, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM3_Init+0x68>
		Error_Handler();
 8000b5c:	f000 f8a0 	bl	8000ca0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b60:	2118      	movs	r1, #24
 8000b62:	187b      	adds	r3, r7, r1
 8000b64:	2280      	movs	r2, #128	; 0x80
 8000b66:	0152      	lsls	r2, r2, #5
 8000b68:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8000b6a:	187a      	adds	r2, r7, r1
 8000b6c:	4b25      	ldr	r3, [pc, #148]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b6e:	0011      	movs	r1, r2
 8000b70:	0018      	movs	r0, r3
 8000b72:	f002 f947 	bl	8002e04 <HAL_TIM_ConfigClockSource>
 8000b76:	1e03      	subs	r3, r0, #0
 8000b78:	d001      	beq.n	8000b7e <MX_TIM3_Init+0x86>
		Error_Handler();
 8000b7a:	f000 f891 	bl	8000ca0 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK) {
 8000b7e:	4b21      	ldr	r3, [pc, #132]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000b80:	0018      	movs	r0, r3
 8000b82:	f001 fcb7 	bl	80024f4 <HAL_TIM_IC_Init>
 8000b86:	1e03      	subs	r3, r0, #0
 8000b88:	d001      	beq.n	8000b8e <MX_TIM3_Init+0x96>
		Error_Handler();
 8000b8a:	f000 f889 	bl	8000ca0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b8e:	2110      	movs	r1, #16
 8000b90:	187b      	adds	r3, r7, r1
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2200      	movs	r2, #0
 8000b9a:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000b9c:	187a      	adds	r2, r7, r1
 8000b9e:	4b19      	ldr	r3, [pc, #100]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000ba0:	0011      	movs	r1, r2
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f002 fe80 	bl	80038a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ba8:	1e03      	subs	r3, r0, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_TIM3_Init+0xb8>
			!= HAL_OK) {
		Error_Handler();
 8000bac:	f000 f878 	bl	8000ca0 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000bb0:	003b      	movs	r3, r7
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	601a      	str	r2, [r3, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	2201      	movs	r2, #1
 8000bba:	605a      	str	r2, [r3, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000bbc:	003b      	movs	r3, r7
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
	sConfigIC.ICFilter = 0;
 8000bc2:	003b      	movs	r3, r7
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8000bc8:	0039      	movs	r1, r7
 8000bca:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f001 ffae 	bl	8002b30 <HAL_TIM_IC_ConfigChannel>
 8000bd4:	1e03      	subs	r3, r0, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM3_Init+0xe4>
		Error_Handler();
 8000bd8:	f000 f862 	bl	8000ca0 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000bdc:	003b      	movs	r3, r7
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000be2:	003b      	movs	r3, r7
 8000be4:	2202      	movs	r2, #2
 8000be6:	605a      	str	r2, [r3, #4]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8000be8:	0039      	movs	r1, r7
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <MX_TIM3_Init+0x10c>)
 8000bec:	2204      	movs	r2, #4
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f001 ff9e 	bl	8002b30 <HAL_TIM_IC_ConfigChannel>
 8000bf4:	1e03      	subs	r3, r0, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_TIM3_Init+0x104>
		Error_Handler();
 8000bf8:	f000 f852 	bl	8000ca0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000bfc:	46c0      	nop			; (mov r8, r8)
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	b00a      	add	sp, #40	; 0x28
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	200000b0 	.word	0x200000b0
 8000c08:	40000400 	.word	0x40000400
 8000c0c:	0000ffff 	.word	0x0000ffff

08000c10 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000c14:	4b14      	ldr	r3, [pc, #80]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c16:	4a15      	ldr	r2, [pc, #84]	; (8000c6c <MX_USART2_UART_Init+0x5c>)
 8000c18:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000c1a:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c1c:	22e1      	movs	r2, #225	; 0xe1
 8000c1e:	0252      	lsls	r2, r2, #9
 8000c20:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c22:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000c34:	4b0c      	ldr	r3, [pc, #48]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c36:	220c      	movs	r2, #12
 8000c38:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c40:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c46:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000c52:	4b05      	ldr	r3, [pc, #20]	; (8000c68 <MX_USART2_UART_Init+0x58>)
 8000c54:	0018      	movs	r0, r3
 8000c56:	f002 feed 	bl	8003a34 <HAL_UART_Init>
 8000c5a:	1e03      	subs	r3, r0, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000c5e:	f000 f81f 	bl	8000ca0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20000188 	.word	0x20000188
 8000c6c:	40004400 	.word	0x40004400

08000c70 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <MX_GPIO_Init+0x2c>)
 8000c78:	695a      	ldr	r2, [r3, #20]
 8000c7a:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <MX_GPIO_Init+0x2c>)
 8000c7c:	2180      	movs	r1, #128	; 0x80
 8000c7e:	0289      	lsls	r1, r1, #10
 8000c80:	430a      	orrs	r2, r1
 8000c82:	615a      	str	r2, [r3, #20]
 8000c84:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <MX_GPIO_Init+0x2c>)
 8000c86:	695a      	ldr	r2, [r3, #20]
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	029b      	lsls	r3, r3, #10
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]

}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	b002      	add	sp, #8
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	40021000 	.word	0x40021000

08000ca0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca4:	b672      	cpsid	i
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ca8:	e7fe      	b.n	8000ca8 <Error_Handler+0x8>
	...

08000cac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb2:	4b0f      	ldr	r3, [pc, #60]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cb4:	699a      	ldr	r2, [r3, #24]
 8000cb6:	4b0e      	ldr	r3, [pc, #56]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cb8:	2101      	movs	r1, #1
 8000cba:	430a      	orrs	r2, r1
 8000cbc:	619a      	str	r2, [r3, #24]
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cc0:	699b      	ldr	r3, [r3, #24]
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cca:	4b09      	ldr	r3, [pc, #36]	; (8000cf0 <HAL_MspInit+0x44>)
 8000ccc:	69da      	ldr	r2, [r3, #28]
 8000cce:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cd0:	2180      	movs	r1, #128	; 0x80
 8000cd2:	0549      	lsls	r1, r1, #21
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	61da      	str	r2, [r3, #28]
 8000cd8:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <HAL_MspInit+0x44>)
 8000cda:	69da      	ldr	r2, [r3, #28]
 8000cdc:	2380      	movs	r3, #128	; 0x80
 8000cde:	055b      	lsls	r3, r3, #21
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	603b      	str	r3, [r7, #0]
 8000ce4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b002      	add	sp, #8
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	40021000 	.word	0x40021000

08000cf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08c      	sub	sp, #48	; 0x30
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	231c      	movs	r3, #28
 8000cfe:	18fb      	adds	r3, r7, r3
 8000d00:	0018      	movs	r0, r3
 8000d02:	2314      	movs	r3, #20
 8000d04:	001a      	movs	r2, r3
 8000d06:	2100      	movs	r1, #0
 8000d08:	f003 facf 	bl	80042aa <memset>
  if(htim_base->Instance==TIM1)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a33      	ldr	r2, [pc, #204]	; (8000de0 <HAL_TIM_Base_MspInit+0xec>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d10e      	bne.n	8000d34 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d16:	4b33      	ldr	r3, [pc, #204]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d18:	699a      	ldr	r2, [r3, #24]
 8000d1a:	4b32      	ldr	r3, [pc, #200]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d1c:	2180      	movs	r1, #128	; 0x80
 8000d1e:	0109      	lsls	r1, r1, #4
 8000d20:	430a      	orrs	r2, r1
 8000d22:	619a      	str	r2, [r3, #24]
 8000d24:	4b2f      	ldr	r3, [pc, #188]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d26:	699a      	ldr	r2, [r3, #24]
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	011b      	lsls	r3, r3, #4
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	61bb      	str	r3, [r7, #24]
 8000d30:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d32:	e050      	b.n	8000dd6 <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM2)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	05db      	lsls	r3, r3, #23
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d10c      	bne.n	8000d5a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d40:	4b28      	ldr	r3, [pc, #160]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d42:	69da      	ldr	r2, [r3, #28]
 8000d44:	4b27      	ldr	r3, [pc, #156]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d46:	2101      	movs	r1, #1
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	61da      	str	r2, [r3, #28]
 8000d4c:	4b25      	ldr	r3, [pc, #148]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d4e:	69db      	ldr	r3, [r3, #28]
 8000d50:	2201      	movs	r2, #1
 8000d52:	4013      	ands	r3, r2
 8000d54:	617b      	str	r3, [r7, #20]
 8000d56:	697b      	ldr	r3, [r7, #20]
}
 8000d58:	e03d      	b.n	8000dd6 <HAL_TIM_Base_MspInit+0xe2>
  else if(htim_base->Instance==TIM3)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a22      	ldr	r2, [pc, #136]	; (8000de8 <HAL_TIM_Base_MspInit+0xf4>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d138      	bne.n	8000dd6 <HAL_TIM_Base_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d64:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d66:	69da      	ldr	r2, [r3, #28]
 8000d68:	4b1e      	ldr	r3, [pc, #120]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d6a:	2102      	movs	r1, #2
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	61da      	str	r2, [r3, #28]
 8000d70:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d72:	69db      	ldr	r3, [r3, #28]
 8000d74:	2202      	movs	r2, #2
 8000d76:	4013      	ands	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7c:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d7e:	695a      	ldr	r2, [r3, #20]
 8000d80:	4b18      	ldr	r3, [pc, #96]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	0289      	lsls	r1, r1, #10
 8000d86:	430a      	orrs	r2, r1
 8000d88:	615a      	str	r2, [r3, #20]
 8000d8a:	4b16      	ldr	r3, [pc, #88]	; (8000de4 <HAL_TIM_Base_MspInit+0xf0>)
 8000d8c:	695a      	ldr	r2, [r3, #20]
 8000d8e:	2380      	movs	r3, #128	; 0x80
 8000d90:	029b      	lsls	r3, r3, #10
 8000d92:	4013      	ands	r3, r2
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000d98:	211c      	movs	r1, #28
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	2240      	movs	r2, #64	; 0x40
 8000d9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2202      	movs	r2, #2
 8000da4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2200      	movs	r2, #0
 8000db0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2201      	movs	r2, #1
 8000db6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db8:	187a      	adds	r2, r7, r1
 8000dba:	2390      	movs	r3, #144	; 0x90
 8000dbc:	05db      	lsls	r3, r3, #23
 8000dbe:	0011      	movs	r1, r2
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f000 faa7 	bl	8001314 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2010      	movs	r0, #16
 8000dcc:	f000 fa70 	bl	80012b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000dd0:	2010      	movs	r0, #16
 8000dd2:	f000 fa82 	bl	80012da <HAL_NVIC_EnableIRQ>
}
 8000dd6:	46c0      	nop			; (mov r8, r8)
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b00c      	add	sp, #48	; 0x30
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	40012c00 	.word	0x40012c00
 8000de4:	40021000 	.word	0x40021000
 8000de8:	40000400 	.word	0x40000400

08000dec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000dec:	b590      	push	{r4, r7, lr}
 8000dee:	b089      	sub	sp, #36	; 0x24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	240c      	movs	r4, #12
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	0018      	movs	r0, r3
 8000dfa:	2314      	movs	r3, #20
 8000dfc:	001a      	movs	r2, r3
 8000dfe:	2100      	movs	r1, #0
 8000e00:	f003 fa53 	bl	80042aa <memset>
  if(htim->Instance==TIM1)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a16      	ldr	r2, [pc, #88]	; (8000e64 <HAL_TIM_MspPostInit+0x78>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d125      	bne.n	8000e5a <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <HAL_TIM_MspPostInit+0x7c>)
 8000e10:	695a      	ldr	r2, [r3, #20]
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <HAL_TIM_MspPostInit+0x7c>)
 8000e14:	2180      	movs	r1, #128	; 0x80
 8000e16:	0289      	lsls	r1, r1, #10
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	615a      	str	r2, [r3, #20]
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <HAL_TIM_MspPostInit+0x7c>)
 8000e1e:	695a      	ldr	r2, [r3, #20]
 8000e20:	2380      	movs	r3, #128	; 0x80
 8000e22:	029b      	lsls	r3, r3, #10
 8000e24:	4013      	ands	r3, r2
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e2a:	193b      	adds	r3, r7, r4
 8000e2c:	2280      	movs	r2, #128	; 0x80
 8000e2e:	0092      	lsls	r2, r2, #2
 8000e30:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e32:	0021      	movs	r1, r4
 8000e34:	187b      	adds	r3, r7, r1
 8000e36:	2202      	movs	r2, #2
 8000e38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	2200      	movs	r2, #0
 8000e44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000e46:	187b      	adds	r3, r7, r1
 8000e48:	2202      	movs	r2, #2
 8000e4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4c:	187a      	adds	r2, r7, r1
 8000e4e:	2390      	movs	r3, #144	; 0x90
 8000e50:	05db      	lsls	r3, r3, #23
 8000e52:	0011      	movs	r1, r2
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 fa5d 	bl	8001314 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e5a:	46c0      	nop			; (mov r8, r8)
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	b009      	add	sp, #36	; 0x24
 8000e60:	bd90      	pop	{r4, r7, pc}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	40012c00 	.word	0x40012c00
 8000e68:	40021000 	.word	0x40021000

08000e6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e6c:	b590      	push	{r4, r7, lr}
 8000e6e:	b08b      	sub	sp, #44	; 0x2c
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	2414      	movs	r4, #20
 8000e76:	193b      	adds	r3, r7, r4
 8000e78:	0018      	movs	r0, r3
 8000e7a:	2314      	movs	r3, #20
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	2100      	movs	r1, #0
 8000e80:	f003 fa13 	bl	80042aa <memset>
  if(huart->Instance==USART2)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a1c      	ldr	r2, [pc, #112]	; (8000efc <HAL_UART_MspInit+0x90>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d132      	bne.n	8000ef4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e8e:	4b1c      	ldr	r3, [pc, #112]	; (8000f00 <HAL_UART_MspInit+0x94>)
 8000e90:	69da      	ldr	r2, [r3, #28]
 8000e92:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <HAL_UART_MspInit+0x94>)
 8000e94:	2180      	movs	r1, #128	; 0x80
 8000e96:	0289      	lsls	r1, r1, #10
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	61da      	str	r2, [r3, #28]
 8000e9c:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <HAL_UART_MspInit+0x94>)
 8000e9e:	69da      	ldr	r2, [r3, #28]
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	029b      	lsls	r3, r3, #10
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	4b15      	ldr	r3, [pc, #84]	; (8000f00 <HAL_UART_MspInit+0x94>)
 8000eac:	695a      	ldr	r2, [r3, #20]
 8000eae:	4b14      	ldr	r3, [pc, #80]	; (8000f00 <HAL_UART_MspInit+0x94>)
 8000eb0:	2180      	movs	r1, #128	; 0x80
 8000eb2:	0289      	lsls	r1, r1, #10
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	615a      	str	r2, [r3, #20]
 8000eb8:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <HAL_UART_MspInit+0x94>)
 8000eba:	695a      	ldr	r2, [r3, #20]
 8000ebc:	2380      	movs	r3, #128	; 0x80
 8000ebe:	029b      	lsls	r3, r3, #10
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ec6:	0021      	movs	r1, r4
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	220c      	movs	r2, #12
 8000ecc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	2202      	movs	r2, #2
 8000ed2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	187b      	adds	r3, r7, r1
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000eda:	187b      	adds	r3, r7, r1
 8000edc:	2203      	movs	r2, #3
 8000ede:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	187a      	adds	r2, r7, r1
 8000ee8:	2390      	movs	r3, #144	; 0x90
 8000eea:	05db      	lsls	r3, r3, #23
 8000eec:	0011      	movs	r1, r2
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f000 fa10 	bl	8001314 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ef4:	46c0      	nop			; (mov r8, r8)
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	b00b      	add	sp, #44	; 0x2c
 8000efa:	bd90      	pop	{r4, r7, pc}
 8000efc:	40004400 	.word	0x40004400
 8000f00:	40021000 	.word	0x40021000

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f08:	e7fe      	b.n	8000f08 <NMI_Handler+0x4>

08000f0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f0e:	e7fe      	b.n	8000f0e <HardFault_Handler+0x4>

08000f10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f14:	46c0      	nop			; (mov r8, r8)
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f28:	f000 f8d6 	bl	80010d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f38:	4b03      	ldr	r3, [pc, #12]	; (8000f48 <TIM3_IRQHandler+0x14>)
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f001 fce2 	bl	8002904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000f40:	46c0      	nop			; (mov r8, r8)
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	46c0      	nop			; (mov r8, r8)
 8000f48:	200000b0 	.word	0x200000b0

08000f4c <_sbrk>:
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	4a14      	ldr	r2, [pc, #80]	; (8000fa8 <_sbrk+0x5c>)
 8000f56:	4b15      	ldr	r3, [pc, #84]	; (8000fac <_sbrk+0x60>)
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	617b      	str	r3, [r7, #20]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <_sbrk+0x64>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d102      	bne.n	8000f6e <_sbrk+0x22>
 8000f68:	4b11      	ldr	r3, [pc, #68]	; (8000fb0 <_sbrk+0x64>)
 8000f6a:	4a12      	ldr	r2, [pc, #72]	; (8000fb4 <_sbrk+0x68>)
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	18d3      	adds	r3, r2, r3
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d207      	bcs.n	8000f8c <_sbrk+0x40>
 8000f7c:	f003 f962 	bl	8004244 <__errno>
 8000f80:	0003      	movs	r3, r0
 8000f82:	220c      	movs	r2, #12
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	425b      	negs	r3, r3
 8000f8a:	e009      	b.n	8000fa0 <_sbrk+0x54>
 8000f8c:	4b08      	ldr	r3, [pc, #32]	; (8000fb0 <_sbrk+0x64>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <_sbrk+0x64>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	18d2      	adds	r2, r2, r3
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <_sbrk+0x64>)
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b006      	add	sp, #24
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20001800 	.word	0x20001800
 8000fac:	00000400 	.word	0x00000400
 8000fb0:	200000a0 	.word	0x200000a0
 8000fb4:	20000220 	.word	0x20000220

08000fb8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000fbc:	46c0      	nop			; (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
	...

08000fc4 <Reset_Handler>:
 8000fc4:	4813      	ldr	r0, [pc, #76]	; (8001014 <LoopForever+0x2>)
 8000fc6:	4685      	mov	sp, r0
 8000fc8:	4813      	ldr	r0, [pc, #76]	; (8001018 <LoopForever+0x6>)
 8000fca:	6801      	ldr	r1, [r0, #0]
 8000fcc:	0e09      	lsrs	r1, r1, #24
 8000fce:	4a13      	ldr	r2, [pc, #76]	; (800101c <LoopForever+0xa>)
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d105      	bne.n	8000fe0 <ApplicationStart>
 8000fd4:	4812      	ldr	r0, [pc, #72]	; (8001020 <LoopForever+0xe>)
 8000fd6:	4913      	ldr	r1, [pc, #76]	; (8001024 <LoopForever+0x12>)
 8000fd8:	6001      	str	r1, [r0, #0]
 8000fda:	4813      	ldr	r0, [pc, #76]	; (8001028 <LoopForever+0x16>)
 8000fdc:	4913      	ldr	r1, [pc, #76]	; (800102c <LoopForever+0x1a>)
 8000fde:	6001      	str	r1, [r0, #0]

08000fe0 <ApplicationStart>:
 8000fe0:	4813      	ldr	r0, [pc, #76]	; (8001030 <LoopForever+0x1e>)
 8000fe2:	4914      	ldr	r1, [pc, #80]	; (8001034 <LoopForever+0x22>)
 8000fe4:	4a14      	ldr	r2, [pc, #80]	; (8001038 <LoopForever+0x26>)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e002      	b.n	8000ff0 <LoopCopyDataInit>

08000fea <CopyDataInit>:
 8000fea:	58d4      	ldr	r4, [r2, r3]
 8000fec:	50c4      	str	r4, [r0, r3]
 8000fee:	3304      	adds	r3, #4

08000ff0 <LoopCopyDataInit>:
 8000ff0:	18c4      	adds	r4, r0, r3
 8000ff2:	428c      	cmp	r4, r1
 8000ff4:	d3f9      	bcc.n	8000fea <CopyDataInit>
 8000ff6:	4a11      	ldr	r2, [pc, #68]	; (800103c <LoopForever+0x2a>)
 8000ff8:	4c11      	ldr	r4, [pc, #68]	; (8001040 <LoopForever+0x2e>)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	e001      	b.n	8001002 <LoopFillZerobss>

08000ffe <FillZerobss>:
 8000ffe:	6013      	str	r3, [r2, #0]
 8001000:	3204      	adds	r2, #4

08001002 <LoopFillZerobss>:
 8001002:	42a2      	cmp	r2, r4
 8001004:	d3fb      	bcc.n	8000ffe <FillZerobss>
 8001006:	f7ff ffd7 	bl	8000fb8 <SystemInit>
 800100a:	f003 f921 	bl	8004250 <__libc_init_array>
 800100e:	f7ff fb77 	bl	8000700 <main>

08001012 <LoopForever>:
 8001012:	e7fe      	b.n	8001012 <LoopForever>
 8001014:	20001800 	.word	0x20001800
 8001018:	00000004 	.word	0x00000004
 800101c:	0000001f 	.word	0x0000001f
 8001020:	40021018 	.word	0x40021018
 8001024:	00000001 	.word	0x00000001
 8001028:	40010000 	.word	0x40010000
 800102c:	00000000 	.word	0x00000000
 8001030:	20000000 	.word	0x20000000
 8001034:	20000070 	.word	0x20000070
 8001038:	0800461c 	.word	0x0800461c
 800103c:	20000070 	.word	0x20000070
 8001040:	20000220 	.word	0x20000220

08001044 <ADC1_IRQHandler>:
 8001044:	e7fe      	b.n	8001044 <ADC1_IRQHandler>
	...

08001048 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800104c:	4b07      	ldr	r3, [pc, #28]	; (800106c <HAL_Init+0x24>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <HAL_Init+0x24>)
 8001052:	2110      	movs	r1, #16
 8001054:	430a      	orrs	r2, r1
 8001056:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001058:	2003      	movs	r0, #3
 800105a:	f000 f809 	bl	8001070 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800105e:	f7ff fe25 	bl	8000cac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001062:	2300      	movs	r3, #0
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	40022000 	.word	0x40022000

08001070 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <HAL_InitTick+0x5c>)
 800107a:	681c      	ldr	r4, [r3, #0]
 800107c:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <HAL_InitTick+0x60>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	0019      	movs	r1, r3
 8001082:	23fa      	movs	r3, #250	; 0xfa
 8001084:	0098      	lsls	r0, r3, #2
 8001086:	f7ff f847 	bl	8000118 <__udivsi3>
 800108a:	0003      	movs	r3, r0
 800108c:	0019      	movs	r1, r3
 800108e:	0020      	movs	r0, r4
 8001090:	f7ff f842 	bl	8000118 <__udivsi3>
 8001094:	0003      	movs	r3, r0
 8001096:	0018      	movs	r0, r3
 8001098:	f000 f92f 	bl	80012fa <HAL_SYSTICK_Config>
 800109c:	1e03      	subs	r3, r0, #0
 800109e:	d001      	beq.n	80010a4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e00f      	b.n	80010c4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b03      	cmp	r3, #3
 80010a8:	d80b      	bhi.n	80010c2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010aa:	6879      	ldr	r1, [r7, #4]
 80010ac:	2301      	movs	r3, #1
 80010ae:	425b      	negs	r3, r3
 80010b0:	2200      	movs	r2, #0
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 f8fc 	bl	80012b0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <HAL_InitTick+0x64>)
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80010be:	2300      	movs	r3, #0
 80010c0:	e000      	b.n	80010c4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	0018      	movs	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b003      	add	sp, #12
 80010ca:	bd90      	pop	{r4, r7, pc}
 80010cc:	20000000 	.word	0x20000000
 80010d0:	20000008 	.word	0x20000008
 80010d4:	20000004 	.word	0x20000004

080010d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <HAL_IncTick+0x1c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	001a      	movs	r2, r3
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <HAL_IncTick+0x20>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	18d2      	adds	r2, r2, r3
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <HAL_IncTick+0x20>)
 80010ea:	601a      	str	r2, [r3, #0]
}
 80010ec:	46c0      	nop			; (mov r8, r8)
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	20000008 	.word	0x20000008
 80010f8:	2000020c 	.word	0x2000020c

080010fc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b02      	ldr	r3, [pc, #8]	; (800110c <HAL_GetTick+0x10>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	0018      	movs	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	46c0      	nop			; (mov r8, r8)
 800110c:	2000020c 	.word	0x2000020c

08001110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001118:	f7ff fff0 	bl	80010fc <HAL_GetTick>
 800111c:	0003      	movs	r3, r0
 800111e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	3301      	adds	r3, #1
 8001128:	d005      	beq.n	8001136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112a:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <HAL_Delay+0x44>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	001a      	movs	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	189b      	adds	r3, r3, r2
 8001134:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	f7ff ffe0 	bl	80010fc <HAL_GetTick>
 800113c:	0002      	movs	r2, r0
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	429a      	cmp	r2, r3
 8001146:	d8f7      	bhi.n	8001138 <HAL_Delay+0x28>
  {
  }
}
 8001148:	46c0      	nop			; (mov r8, r8)
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	46bd      	mov	sp, r7
 800114e:	b004      	add	sp, #16
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	20000008 	.word	0x20000008

08001158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	0002      	movs	r2, r0
 8001160:	1dfb      	adds	r3, r7, #7
 8001162:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001164:	1dfb      	adds	r3, r7, #7
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b7f      	cmp	r3, #127	; 0x7f
 800116a:	d809      	bhi.n	8001180 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116c:	1dfb      	adds	r3, r7, #7
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	001a      	movs	r2, r3
 8001172:	231f      	movs	r3, #31
 8001174:	401a      	ands	r2, r3
 8001176:	4b04      	ldr	r3, [pc, #16]	; (8001188 <__NVIC_EnableIRQ+0x30>)
 8001178:	2101      	movs	r1, #1
 800117a:	4091      	lsls	r1, r2
 800117c:	000a      	movs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]
  }
}
 8001180:	46c0      	nop			; (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}
 8001188:	e000e100 	.word	0xe000e100

0800118c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	0002      	movs	r2, r0
 8001194:	6039      	str	r1, [r7, #0]
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b7f      	cmp	r3, #127	; 0x7f
 80011a0:	d828      	bhi.n	80011f4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011a2:	4a2f      	ldr	r2, [pc, #188]	; (8001260 <__NVIC_SetPriority+0xd4>)
 80011a4:	1dfb      	adds	r3, r7, #7
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	089b      	lsrs	r3, r3, #2
 80011ac:	33c0      	adds	r3, #192	; 0xc0
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	589b      	ldr	r3, [r3, r2]
 80011b2:	1dfa      	adds	r2, r7, #7
 80011b4:	7812      	ldrb	r2, [r2, #0]
 80011b6:	0011      	movs	r1, r2
 80011b8:	2203      	movs	r2, #3
 80011ba:	400a      	ands	r2, r1
 80011bc:	00d2      	lsls	r2, r2, #3
 80011be:	21ff      	movs	r1, #255	; 0xff
 80011c0:	4091      	lsls	r1, r2
 80011c2:	000a      	movs	r2, r1
 80011c4:	43d2      	mvns	r2, r2
 80011c6:	401a      	ands	r2, r3
 80011c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	019b      	lsls	r3, r3, #6
 80011ce:	22ff      	movs	r2, #255	; 0xff
 80011d0:	401a      	ands	r2, r3
 80011d2:	1dfb      	adds	r3, r7, #7
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	0018      	movs	r0, r3
 80011d8:	2303      	movs	r3, #3
 80011da:	4003      	ands	r3, r0
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e0:	481f      	ldr	r0, [pc, #124]	; (8001260 <__NVIC_SetPriority+0xd4>)
 80011e2:	1dfb      	adds	r3, r7, #7
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	b25b      	sxtb	r3, r3
 80011e8:	089b      	lsrs	r3, r3, #2
 80011ea:	430a      	orrs	r2, r1
 80011ec:	33c0      	adds	r3, #192	; 0xc0
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011f2:	e031      	b.n	8001258 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f4:	4a1b      	ldr	r2, [pc, #108]	; (8001264 <__NVIC_SetPriority+0xd8>)
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	0019      	movs	r1, r3
 80011fc:	230f      	movs	r3, #15
 80011fe:	400b      	ands	r3, r1
 8001200:	3b08      	subs	r3, #8
 8001202:	089b      	lsrs	r3, r3, #2
 8001204:	3306      	adds	r3, #6
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	18d3      	adds	r3, r2, r3
 800120a:	3304      	adds	r3, #4
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	1dfa      	adds	r2, r7, #7
 8001210:	7812      	ldrb	r2, [r2, #0]
 8001212:	0011      	movs	r1, r2
 8001214:	2203      	movs	r2, #3
 8001216:	400a      	ands	r2, r1
 8001218:	00d2      	lsls	r2, r2, #3
 800121a:	21ff      	movs	r1, #255	; 0xff
 800121c:	4091      	lsls	r1, r2
 800121e:	000a      	movs	r2, r1
 8001220:	43d2      	mvns	r2, r2
 8001222:	401a      	ands	r2, r3
 8001224:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	019b      	lsls	r3, r3, #6
 800122a:	22ff      	movs	r2, #255	; 0xff
 800122c:	401a      	ands	r2, r3
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	0018      	movs	r0, r3
 8001234:	2303      	movs	r3, #3
 8001236:	4003      	ands	r3, r0
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800123c:	4809      	ldr	r0, [pc, #36]	; (8001264 <__NVIC_SetPriority+0xd8>)
 800123e:	1dfb      	adds	r3, r7, #7
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	001c      	movs	r4, r3
 8001244:	230f      	movs	r3, #15
 8001246:	4023      	ands	r3, r4
 8001248:	3b08      	subs	r3, #8
 800124a:	089b      	lsrs	r3, r3, #2
 800124c:	430a      	orrs	r2, r1
 800124e:	3306      	adds	r3, #6
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	18c3      	adds	r3, r0, r3
 8001254:	3304      	adds	r3, #4
 8001256:	601a      	str	r2, [r3, #0]
}
 8001258:	46c0      	nop			; (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	b003      	add	sp, #12
 800125e:	bd90      	pop	{r4, r7, pc}
 8001260:	e000e100 	.word	0xe000e100
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	1e5a      	subs	r2, r3, #1
 8001274:	2380      	movs	r3, #128	; 0x80
 8001276:	045b      	lsls	r3, r3, #17
 8001278:	429a      	cmp	r2, r3
 800127a:	d301      	bcc.n	8001280 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800127c:	2301      	movs	r3, #1
 800127e:	e010      	b.n	80012a2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <SysTick_Config+0x44>)
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	3a01      	subs	r2, #1
 8001286:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001288:	2301      	movs	r3, #1
 800128a:	425b      	negs	r3, r3
 800128c:	2103      	movs	r1, #3
 800128e:	0018      	movs	r0, r3
 8001290:	f7ff ff7c 	bl	800118c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001294:	4b05      	ldr	r3, [pc, #20]	; (80012ac <SysTick_Config+0x44>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129a:	4b04      	ldr	r3, [pc, #16]	; (80012ac <SysTick_Config+0x44>)
 800129c:	2207      	movs	r2, #7
 800129e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	210f      	movs	r1, #15
 80012bc:	187b      	adds	r3, r7, r1
 80012be:	1c02      	adds	r2, r0, #0
 80012c0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	187b      	adds	r3, r7, r1
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	b25b      	sxtb	r3, r3
 80012ca:	0011      	movs	r1, r2
 80012cc:	0018      	movs	r0, r3
 80012ce:	f7ff ff5d 	bl	800118c <__NVIC_SetPriority>
}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	0002      	movs	r2, r0
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e6:	1dfb      	adds	r3, r7, #7
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	0018      	movs	r0, r3
 80012ee:	f7ff ff33 	bl	8001158 <__NVIC_EnableIRQ>
}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff ffaf 	bl	8001268 <SysTick_Config>
 800130a:	0003      	movs	r3, r0
}
 800130c:	0018      	movs	r0, r3
 800130e:	46bd      	mov	sp, r7
 8001310:	b002      	add	sp, #8
 8001312:	bd80      	pop	{r7, pc}

08001314 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800131e:	2300      	movs	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001322:	e149      	b.n	80015b8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2101      	movs	r1, #1
 800132a:	697a      	ldr	r2, [r7, #20]
 800132c:	4091      	lsls	r1, r2
 800132e:	000a      	movs	r2, r1
 8001330:	4013      	ands	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d100      	bne.n	800133c <HAL_GPIO_Init+0x28>
 800133a:	e13a      	b.n	80015b2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2203      	movs	r2, #3
 8001342:	4013      	ands	r3, r2
 8001344:	2b01      	cmp	r3, #1
 8001346:	d005      	beq.n	8001354 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	2203      	movs	r2, #3
 800134e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001350:	2b02      	cmp	r3, #2
 8001352:	d130      	bne.n	80013b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	2203      	movs	r2, #3
 8001360:	409a      	lsls	r2, r3
 8001362:	0013      	movs	r3, r2
 8001364:	43da      	mvns	r2, r3
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4013      	ands	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	68da      	ldr	r2, [r3, #12]
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	409a      	lsls	r2, r3
 8001376:	0013      	movs	r3, r2
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4313      	orrs	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800138a:	2201      	movs	r2, #1
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	409a      	lsls	r2, r3
 8001390:	0013      	movs	r3, r2
 8001392:	43da      	mvns	r2, r3
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4013      	ands	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	091b      	lsrs	r3, r3, #4
 80013a0:	2201      	movs	r2, #1
 80013a2:	401a      	ands	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	409a      	lsls	r2, r3
 80013a8:	0013      	movs	r3, r2
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2203      	movs	r2, #3
 80013bc:	4013      	ands	r3, r2
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d017      	beq.n	80013f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	2203      	movs	r2, #3
 80013ce:	409a      	lsls	r2, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	43da      	mvns	r2, r3
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	689a      	ldr	r2, [r3, #8]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	409a      	lsls	r2, r3
 80013e4:	0013      	movs	r3, r2
 80013e6:	693a      	ldr	r2, [r7, #16]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	693a      	ldr	r2, [r7, #16]
 80013f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2203      	movs	r2, #3
 80013f8:	4013      	ands	r3, r2
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d123      	bne.n	8001446 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	08da      	lsrs	r2, r3, #3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3208      	adds	r2, #8
 8001406:	0092      	lsls	r2, r2, #2
 8001408:	58d3      	ldr	r3, [r2, r3]
 800140a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	2207      	movs	r2, #7
 8001410:	4013      	ands	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	220f      	movs	r2, #15
 8001416:	409a      	lsls	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	43da      	mvns	r2, r3
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	4013      	ands	r3, r2
 8001420:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	691a      	ldr	r2, [r3, #16]
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	2107      	movs	r1, #7
 800142a:	400b      	ands	r3, r1
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	409a      	lsls	r2, r3
 8001430:	0013      	movs	r3, r2
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	08da      	lsrs	r2, r3, #3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	3208      	adds	r2, #8
 8001440:	0092      	lsls	r2, r2, #2
 8001442:	6939      	ldr	r1, [r7, #16]
 8001444:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	2203      	movs	r2, #3
 8001452:	409a      	lsls	r2, r3
 8001454:	0013      	movs	r3, r2
 8001456:	43da      	mvns	r2, r3
 8001458:	693b      	ldr	r3, [r7, #16]
 800145a:	4013      	ands	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2203      	movs	r2, #3
 8001464:	401a      	ands	r2, r3
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	409a      	lsls	r2, r3
 800146c:	0013      	movs	r3, r2
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685a      	ldr	r2, [r3, #4]
 800147e:	23c0      	movs	r3, #192	; 0xc0
 8001480:	029b      	lsls	r3, r3, #10
 8001482:	4013      	ands	r3, r2
 8001484:	d100      	bne.n	8001488 <HAL_GPIO_Init+0x174>
 8001486:	e094      	b.n	80015b2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001488:	4b51      	ldr	r3, [pc, #324]	; (80015d0 <HAL_GPIO_Init+0x2bc>)
 800148a:	699a      	ldr	r2, [r3, #24]
 800148c:	4b50      	ldr	r3, [pc, #320]	; (80015d0 <HAL_GPIO_Init+0x2bc>)
 800148e:	2101      	movs	r1, #1
 8001490:	430a      	orrs	r2, r1
 8001492:	619a      	str	r2, [r3, #24]
 8001494:	4b4e      	ldr	r3, [pc, #312]	; (80015d0 <HAL_GPIO_Init+0x2bc>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	2201      	movs	r2, #1
 800149a:	4013      	ands	r3, r2
 800149c:	60bb      	str	r3, [r7, #8]
 800149e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014a0:	4a4c      	ldr	r2, [pc, #304]	; (80015d4 <HAL_GPIO_Init+0x2c0>)
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	089b      	lsrs	r3, r3, #2
 80014a6:	3302      	adds	r3, #2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	589b      	ldr	r3, [r3, r2]
 80014ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	2203      	movs	r2, #3
 80014b2:	4013      	ands	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	220f      	movs	r2, #15
 80014b8:	409a      	lsls	r2, r3
 80014ba:	0013      	movs	r3, r2
 80014bc:	43da      	mvns	r2, r3
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	2390      	movs	r3, #144	; 0x90
 80014c8:	05db      	lsls	r3, r3, #23
 80014ca:	429a      	cmp	r2, r3
 80014cc:	d00d      	beq.n	80014ea <HAL_GPIO_Init+0x1d6>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a41      	ldr	r2, [pc, #260]	; (80015d8 <HAL_GPIO_Init+0x2c4>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d007      	beq.n	80014e6 <HAL_GPIO_Init+0x1d2>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a40      	ldr	r2, [pc, #256]	; (80015dc <HAL_GPIO_Init+0x2c8>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d101      	bne.n	80014e2 <HAL_GPIO_Init+0x1ce>
 80014de:	2302      	movs	r3, #2
 80014e0:	e004      	b.n	80014ec <HAL_GPIO_Init+0x1d8>
 80014e2:	2305      	movs	r3, #5
 80014e4:	e002      	b.n	80014ec <HAL_GPIO_Init+0x1d8>
 80014e6:	2301      	movs	r3, #1
 80014e8:	e000      	b.n	80014ec <HAL_GPIO_Init+0x1d8>
 80014ea:	2300      	movs	r3, #0
 80014ec:	697a      	ldr	r2, [r7, #20]
 80014ee:	2103      	movs	r1, #3
 80014f0:	400a      	ands	r2, r1
 80014f2:	0092      	lsls	r2, r2, #2
 80014f4:	4093      	lsls	r3, r2
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014fc:	4935      	ldr	r1, [pc, #212]	; (80015d4 <HAL_GPIO_Init+0x2c0>)
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	089b      	lsrs	r3, r3, #2
 8001502:	3302      	adds	r3, #2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800150a:	4b35      	ldr	r3, [pc, #212]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	43da      	mvns	r2, r3
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	2380      	movs	r3, #128	; 0x80
 8001520:	025b      	lsls	r3, r3, #9
 8001522:	4013      	ands	r3, r2
 8001524:	d003      	beq.n	800152e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4313      	orrs	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800152e:	4b2c      	ldr	r3, [pc, #176]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001534:	4b2a      	ldr	r3, [pc, #168]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	43da      	mvns	r2, r3
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685a      	ldr	r2, [r3, #4]
 8001548:	2380      	movs	r3, #128	; 0x80
 800154a:	029b      	lsls	r3, r3, #10
 800154c:	4013      	ands	r3, r2
 800154e:	d003      	beq.n	8001558 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	4313      	orrs	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001558:	4b21      	ldr	r3, [pc, #132]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	43da      	mvns	r2, r3
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4013      	ands	r3, r2
 800156c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	2380      	movs	r3, #128	; 0x80
 8001574:	035b      	lsls	r3, r3, #13
 8001576:	4013      	ands	r3, r2
 8001578:	d003      	beq.n	8001582 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800157a:	693a      	ldr	r2, [r7, #16]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4313      	orrs	r3, r2
 8001580:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001582:	4b17      	ldr	r3, [pc, #92]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001588:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	43da      	mvns	r2, r3
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4013      	ands	r3, r2
 8001596:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	2380      	movs	r3, #128	; 0x80
 800159e:	039b      	lsls	r3, r3, #14
 80015a0:	4013      	ands	r3, r2
 80015a2:	d003      	beq.n	80015ac <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <HAL_GPIO_Init+0x2cc>)
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	3301      	adds	r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	40da      	lsrs	r2, r3
 80015c0:	1e13      	subs	r3, r2, #0
 80015c2:	d000      	beq.n	80015c6 <HAL_GPIO_Init+0x2b2>
 80015c4:	e6ae      	b.n	8001324 <HAL_GPIO_Init+0x10>
  } 
}
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	46c0      	nop			; (mov r8, r8)
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b006      	add	sp, #24
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40010000 	.word	0x40010000
 80015d8:	48000400 	.word	0x48000400
 80015dc:	48000800 	.word	0x48000800
 80015e0:	40010400 	.word	0x40010400

080015e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d102      	bne.n	80015f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	f000 fb76 	bl	8001ce4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2201      	movs	r2, #1
 80015fe:	4013      	ands	r3, r2
 8001600:	d100      	bne.n	8001604 <HAL_RCC_OscConfig+0x20>
 8001602:	e08e      	b.n	8001722 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001604:	4bc5      	ldr	r3, [pc, #788]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	220c      	movs	r2, #12
 800160a:	4013      	ands	r3, r2
 800160c:	2b04      	cmp	r3, #4
 800160e:	d00e      	beq.n	800162e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001610:	4bc2      	ldr	r3, [pc, #776]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	220c      	movs	r2, #12
 8001616:	4013      	ands	r3, r2
 8001618:	2b08      	cmp	r3, #8
 800161a:	d117      	bne.n	800164c <HAL_RCC_OscConfig+0x68>
 800161c:	4bbf      	ldr	r3, [pc, #764]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800161e:	685a      	ldr	r2, [r3, #4]
 8001620:	23c0      	movs	r3, #192	; 0xc0
 8001622:	025b      	lsls	r3, r3, #9
 8001624:	401a      	ands	r2, r3
 8001626:	2380      	movs	r3, #128	; 0x80
 8001628:	025b      	lsls	r3, r3, #9
 800162a:	429a      	cmp	r2, r3
 800162c:	d10e      	bne.n	800164c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800162e:	4bbb      	ldr	r3, [pc, #748]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	029b      	lsls	r3, r3, #10
 8001636:	4013      	ands	r3, r2
 8001638:	d100      	bne.n	800163c <HAL_RCC_OscConfig+0x58>
 800163a:	e071      	b.n	8001720 <HAL_RCC_OscConfig+0x13c>
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d000      	beq.n	8001646 <HAL_RCC_OscConfig+0x62>
 8001644:	e06c      	b.n	8001720 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	f000 fb4c 	bl	8001ce4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	2b01      	cmp	r3, #1
 8001652:	d107      	bne.n	8001664 <HAL_RCC_OscConfig+0x80>
 8001654:	4bb1      	ldr	r3, [pc, #708]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4bb0      	ldr	r3, [pc, #704]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800165a:	2180      	movs	r1, #128	; 0x80
 800165c:	0249      	lsls	r1, r1, #9
 800165e:	430a      	orrs	r2, r1
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	e02f      	b.n	80016c4 <HAL_RCC_OscConfig+0xe0>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10c      	bne.n	8001686 <HAL_RCC_OscConfig+0xa2>
 800166c:	4bab      	ldr	r3, [pc, #684]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	4baa      	ldr	r3, [pc, #680]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001672:	49ab      	ldr	r1, [pc, #684]	; (8001920 <HAL_RCC_OscConfig+0x33c>)
 8001674:	400a      	ands	r2, r1
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	4ba8      	ldr	r3, [pc, #672]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4ba7      	ldr	r3, [pc, #668]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800167e:	49a9      	ldr	r1, [pc, #676]	; (8001924 <HAL_RCC_OscConfig+0x340>)
 8001680:	400a      	ands	r2, r1
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	e01e      	b.n	80016c4 <HAL_RCC_OscConfig+0xe0>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2b05      	cmp	r3, #5
 800168c:	d10e      	bne.n	80016ac <HAL_RCC_OscConfig+0xc8>
 800168e:	4ba3      	ldr	r3, [pc, #652]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4ba2      	ldr	r3, [pc, #648]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001694:	2180      	movs	r1, #128	; 0x80
 8001696:	02c9      	lsls	r1, r1, #11
 8001698:	430a      	orrs	r2, r1
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	4b9f      	ldr	r3, [pc, #636]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b9e      	ldr	r3, [pc, #632]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80016a2:	2180      	movs	r1, #128	; 0x80
 80016a4:	0249      	lsls	r1, r1, #9
 80016a6:	430a      	orrs	r2, r1
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	e00b      	b.n	80016c4 <HAL_RCC_OscConfig+0xe0>
 80016ac:	4b9b      	ldr	r3, [pc, #620]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b9a      	ldr	r3, [pc, #616]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80016b2:	499b      	ldr	r1, [pc, #620]	; (8001920 <HAL_RCC_OscConfig+0x33c>)
 80016b4:	400a      	ands	r2, r1
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	4b98      	ldr	r3, [pc, #608]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b97      	ldr	r3, [pc, #604]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80016be:	4999      	ldr	r1, [pc, #612]	; (8001924 <HAL_RCC_OscConfig+0x340>)
 80016c0:	400a      	ands	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d014      	beq.n	80016f6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fd16 	bl	80010fc <HAL_GetTick>
 80016d0:	0003      	movs	r3, r0
 80016d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d6:	f7ff fd11 	bl	80010fc <HAL_GetTick>
 80016da:	0002      	movs	r2, r0
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b64      	cmp	r3, #100	; 0x64
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e2fd      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e8:	4b8c      	ldr	r3, [pc, #560]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	029b      	lsls	r3, r3, #10
 80016f0:	4013      	ands	r3, r2
 80016f2:	d0f0      	beq.n	80016d6 <HAL_RCC_OscConfig+0xf2>
 80016f4:	e015      	b.n	8001722 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f6:	f7ff fd01 	bl	80010fc <HAL_GetTick>
 80016fa:	0003      	movs	r3, r0
 80016fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001700:	f7ff fcfc 	bl	80010fc <HAL_GetTick>
 8001704:	0002      	movs	r2, r0
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b64      	cmp	r3, #100	; 0x64
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e2e8      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001712:	4b82      	ldr	r3, [pc, #520]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	2380      	movs	r3, #128	; 0x80
 8001718:	029b      	lsls	r3, r3, #10
 800171a:	4013      	ands	r3, r2
 800171c:	d1f0      	bne.n	8001700 <HAL_RCC_OscConfig+0x11c>
 800171e:	e000      	b.n	8001722 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001720:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2202      	movs	r2, #2
 8001728:	4013      	ands	r3, r2
 800172a:	d100      	bne.n	800172e <HAL_RCC_OscConfig+0x14a>
 800172c:	e06c      	b.n	8001808 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800172e:	4b7b      	ldr	r3, [pc, #492]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	220c      	movs	r2, #12
 8001734:	4013      	ands	r3, r2
 8001736:	d00e      	beq.n	8001756 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001738:	4b78      	ldr	r3, [pc, #480]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	220c      	movs	r2, #12
 800173e:	4013      	ands	r3, r2
 8001740:	2b08      	cmp	r3, #8
 8001742:	d11f      	bne.n	8001784 <HAL_RCC_OscConfig+0x1a0>
 8001744:	4b75      	ldr	r3, [pc, #468]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	23c0      	movs	r3, #192	; 0xc0
 800174a:	025b      	lsls	r3, r3, #9
 800174c:	401a      	ands	r2, r3
 800174e:	2380      	movs	r3, #128	; 0x80
 8001750:	021b      	lsls	r3, r3, #8
 8001752:	429a      	cmp	r2, r3
 8001754:	d116      	bne.n	8001784 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001756:	4b71      	ldr	r3, [pc, #452]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2202      	movs	r2, #2
 800175c:	4013      	ands	r3, r2
 800175e:	d005      	beq.n	800176c <HAL_RCC_OscConfig+0x188>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d001      	beq.n	800176c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e2bb      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800176c:	4b6b      	ldr	r3, [pc, #428]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	22f8      	movs	r2, #248	; 0xf8
 8001772:	4393      	bics	r3, r2
 8001774:	0019      	movs	r1, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	00da      	lsls	r2, r3, #3
 800177c:	4b67      	ldr	r3, [pc, #412]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001782:	e041      	b.n	8001808 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d024      	beq.n	80017d6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800178c:	4b63      	ldr	r3, [pc, #396]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b62      	ldr	r3, [pc, #392]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001792:	2101      	movs	r1, #1
 8001794:	430a      	orrs	r2, r1
 8001796:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001798:	f7ff fcb0 	bl	80010fc <HAL_GetTick>
 800179c:	0003      	movs	r3, r0
 800179e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a0:	e008      	b.n	80017b4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a2:	f7ff fcab 	bl	80010fc <HAL_GetTick>
 80017a6:	0002      	movs	r2, r0
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d901      	bls.n	80017b4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80017b0:	2303      	movs	r3, #3
 80017b2:	e297      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017b4:	4b59      	ldr	r3, [pc, #356]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2202      	movs	r2, #2
 80017ba:	4013      	ands	r3, r2
 80017bc:	d0f1      	beq.n	80017a2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017be:	4b57      	ldr	r3, [pc, #348]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	22f8      	movs	r2, #248	; 0xf8
 80017c4:	4393      	bics	r3, r2
 80017c6:	0019      	movs	r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	691b      	ldr	r3, [r3, #16]
 80017cc:	00da      	lsls	r2, r3, #3
 80017ce:	4b53      	ldr	r3, [pc, #332]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80017d0:	430a      	orrs	r2, r1
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	e018      	b.n	8001808 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017d6:	4b51      	ldr	r3, [pc, #324]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	4b50      	ldr	r3, [pc, #320]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80017dc:	2101      	movs	r1, #1
 80017de:	438a      	bics	r2, r1
 80017e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e2:	f7ff fc8b 	bl	80010fc <HAL_GetTick>
 80017e6:	0003      	movs	r3, r0
 80017e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ea:	e008      	b.n	80017fe <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017ec:	f7ff fc86 	bl	80010fc <HAL_GetTick>
 80017f0:	0002      	movs	r2, r0
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e272      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017fe:	4b47      	ldr	r3, [pc, #284]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2202      	movs	r2, #2
 8001804:	4013      	ands	r3, r2
 8001806:	d1f1      	bne.n	80017ec <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	2208      	movs	r2, #8
 800180e:	4013      	ands	r3, r2
 8001810:	d036      	beq.n	8001880 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d019      	beq.n	800184e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800181a:	4b40      	ldr	r3, [pc, #256]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800181c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800181e:	4b3f      	ldr	r3, [pc, #252]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001820:	2101      	movs	r1, #1
 8001822:	430a      	orrs	r2, r1
 8001824:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001826:	f7ff fc69 	bl	80010fc <HAL_GetTick>
 800182a:	0003      	movs	r3, r0
 800182c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001830:	f7ff fc64 	bl	80010fc <HAL_GetTick>
 8001834:	0002      	movs	r2, r0
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e250      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001842:	4b36      	ldr	r3, [pc, #216]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001846:	2202      	movs	r2, #2
 8001848:	4013      	ands	r3, r2
 800184a:	d0f1      	beq.n	8001830 <HAL_RCC_OscConfig+0x24c>
 800184c:	e018      	b.n	8001880 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800184e:	4b33      	ldr	r3, [pc, #204]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001850:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001852:	4b32      	ldr	r3, [pc, #200]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001854:	2101      	movs	r1, #1
 8001856:	438a      	bics	r2, r1
 8001858:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185a:	f7ff fc4f 	bl	80010fc <HAL_GetTick>
 800185e:	0003      	movs	r3, r0
 8001860:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001864:	f7ff fc4a 	bl	80010fc <HAL_GetTick>
 8001868:	0002      	movs	r2, r0
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e236      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001876:	4b29      	ldr	r3, [pc, #164]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187a:	2202      	movs	r2, #2
 800187c:	4013      	ands	r3, r2
 800187e:	d1f1      	bne.n	8001864 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2204      	movs	r2, #4
 8001886:	4013      	ands	r3, r2
 8001888:	d100      	bne.n	800188c <HAL_RCC_OscConfig+0x2a8>
 800188a:	e0b5      	b.n	80019f8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800188c:	201f      	movs	r0, #31
 800188e:	183b      	adds	r3, r7, r0
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001894:	4b21      	ldr	r3, [pc, #132]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001896:	69da      	ldr	r2, [r3, #28]
 8001898:	2380      	movs	r3, #128	; 0x80
 800189a:	055b      	lsls	r3, r3, #21
 800189c:	4013      	ands	r3, r2
 800189e:	d110      	bne.n	80018c2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018a0:	4b1e      	ldr	r3, [pc, #120]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80018a2:	69da      	ldr	r2, [r3, #28]
 80018a4:	4b1d      	ldr	r3, [pc, #116]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80018a6:	2180      	movs	r1, #128	; 0x80
 80018a8:	0549      	lsls	r1, r1, #21
 80018aa:	430a      	orrs	r2, r1
 80018ac:	61da      	str	r2, [r3, #28]
 80018ae:	4b1b      	ldr	r3, [pc, #108]	; (800191c <HAL_RCC_OscConfig+0x338>)
 80018b0:	69da      	ldr	r2, [r3, #28]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	055b      	lsls	r3, r3, #21
 80018b6:	4013      	ands	r3, r2
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018bc:	183b      	adds	r3, r7, r0
 80018be:	2201      	movs	r2, #1
 80018c0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018c2:	4b19      	ldr	r3, [pc, #100]	; (8001928 <HAL_RCC_OscConfig+0x344>)
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	4013      	ands	r3, r2
 80018cc:	d11a      	bne.n	8001904 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ce:	4b16      	ldr	r3, [pc, #88]	; (8001928 <HAL_RCC_OscConfig+0x344>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	4b15      	ldr	r3, [pc, #84]	; (8001928 <HAL_RCC_OscConfig+0x344>)
 80018d4:	2180      	movs	r1, #128	; 0x80
 80018d6:	0049      	lsls	r1, r1, #1
 80018d8:	430a      	orrs	r2, r1
 80018da:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018dc:	f7ff fc0e 	bl	80010fc <HAL_GetTick>
 80018e0:	0003      	movs	r3, r0
 80018e2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018e6:	f7ff fc09 	bl	80010fc <HAL_GetTick>
 80018ea:	0002      	movs	r2, r0
 80018ec:	69bb      	ldr	r3, [r7, #24]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b64      	cmp	r3, #100	; 0x64
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e1f5      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_RCC_OscConfig+0x344>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	2380      	movs	r3, #128	; 0x80
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	4013      	ands	r3, r2
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d10f      	bne.n	800192c <HAL_RCC_OscConfig+0x348>
 800190c:	4b03      	ldr	r3, [pc, #12]	; (800191c <HAL_RCC_OscConfig+0x338>)
 800190e:	6a1a      	ldr	r2, [r3, #32]
 8001910:	4b02      	ldr	r3, [pc, #8]	; (800191c <HAL_RCC_OscConfig+0x338>)
 8001912:	2101      	movs	r1, #1
 8001914:	430a      	orrs	r2, r1
 8001916:	621a      	str	r2, [r3, #32]
 8001918:	e036      	b.n	8001988 <HAL_RCC_OscConfig+0x3a4>
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	40021000 	.word	0x40021000
 8001920:	fffeffff 	.word	0xfffeffff
 8001924:	fffbffff 	.word	0xfffbffff
 8001928:	40007000 	.word	0x40007000
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10c      	bne.n	800194e <HAL_RCC_OscConfig+0x36a>
 8001934:	4bca      	ldr	r3, [pc, #808]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001936:	6a1a      	ldr	r2, [r3, #32]
 8001938:	4bc9      	ldr	r3, [pc, #804]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 800193a:	2101      	movs	r1, #1
 800193c:	438a      	bics	r2, r1
 800193e:	621a      	str	r2, [r3, #32]
 8001940:	4bc7      	ldr	r3, [pc, #796]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001942:	6a1a      	ldr	r2, [r3, #32]
 8001944:	4bc6      	ldr	r3, [pc, #792]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001946:	2104      	movs	r1, #4
 8001948:	438a      	bics	r2, r1
 800194a:	621a      	str	r2, [r3, #32]
 800194c:	e01c      	b.n	8001988 <HAL_RCC_OscConfig+0x3a4>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	2b05      	cmp	r3, #5
 8001954:	d10c      	bne.n	8001970 <HAL_RCC_OscConfig+0x38c>
 8001956:	4bc2      	ldr	r3, [pc, #776]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001958:	6a1a      	ldr	r2, [r3, #32]
 800195a:	4bc1      	ldr	r3, [pc, #772]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 800195c:	2104      	movs	r1, #4
 800195e:	430a      	orrs	r2, r1
 8001960:	621a      	str	r2, [r3, #32]
 8001962:	4bbf      	ldr	r3, [pc, #764]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001964:	6a1a      	ldr	r2, [r3, #32]
 8001966:	4bbe      	ldr	r3, [pc, #760]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001968:	2101      	movs	r1, #1
 800196a:	430a      	orrs	r2, r1
 800196c:	621a      	str	r2, [r3, #32]
 800196e:	e00b      	b.n	8001988 <HAL_RCC_OscConfig+0x3a4>
 8001970:	4bbb      	ldr	r3, [pc, #748]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001972:	6a1a      	ldr	r2, [r3, #32]
 8001974:	4bba      	ldr	r3, [pc, #744]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001976:	2101      	movs	r1, #1
 8001978:	438a      	bics	r2, r1
 800197a:	621a      	str	r2, [r3, #32]
 800197c:	4bb8      	ldr	r3, [pc, #736]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 800197e:	6a1a      	ldr	r2, [r3, #32]
 8001980:	4bb7      	ldr	r3, [pc, #732]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001982:	2104      	movs	r1, #4
 8001984:	438a      	bics	r2, r1
 8001986:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d014      	beq.n	80019ba <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001990:	f7ff fbb4 	bl	80010fc <HAL_GetTick>
 8001994:	0003      	movs	r3, r0
 8001996:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001998:	e009      	b.n	80019ae <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800199a:	f7ff fbaf 	bl	80010fc <HAL_GetTick>
 800199e:	0002      	movs	r2, r0
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	4aaf      	ldr	r2, [pc, #700]	; (8001c64 <HAL_RCC_OscConfig+0x680>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e19a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019ae:	4bac      	ldr	r3, [pc, #688]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	2202      	movs	r2, #2
 80019b4:	4013      	ands	r3, r2
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x3b6>
 80019b8:	e013      	b.n	80019e2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ba:	f7ff fb9f 	bl	80010fc <HAL_GetTick>
 80019be:	0003      	movs	r3, r0
 80019c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019c2:	e009      	b.n	80019d8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019c4:	f7ff fb9a 	bl	80010fc <HAL_GetTick>
 80019c8:	0002      	movs	r2, r0
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	4aa5      	ldr	r2, [pc, #660]	; (8001c64 <HAL_RCC_OscConfig+0x680>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d901      	bls.n	80019d8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e185      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019d8:	4ba1      	ldr	r3, [pc, #644]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	2202      	movs	r2, #2
 80019de:	4013      	ands	r3, r2
 80019e0:	d1f0      	bne.n	80019c4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80019e2:	231f      	movs	r3, #31
 80019e4:	18fb      	adds	r3, r7, r3
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d105      	bne.n	80019f8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019ec:	4b9c      	ldr	r3, [pc, #624]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 80019ee:	69da      	ldr	r2, [r3, #28]
 80019f0:	4b9b      	ldr	r3, [pc, #620]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 80019f2:	499d      	ldr	r1, [pc, #628]	; (8001c68 <HAL_RCC_OscConfig+0x684>)
 80019f4:	400a      	ands	r2, r1
 80019f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2210      	movs	r2, #16
 80019fe:	4013      	ands	r3, r2
 8001a00:	d063      	beq.n	8001aca <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d12a      	bne.n	8001a60 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a0a:	4b95      	ldr	r3, [pc, #596]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a0e:	4b94      	ldr	r3, [pc, #592]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a10:	2104      	movs	r1, #4
 8001a12:	430a      	orrs	r2, r1
 8001a14:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a16:	4b92      	ldr	r3, [pc, #584]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a1a:	4b91      	ldr	r3, [pc, #580]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a22:	f7ff fb6b 	bl	80010fc <HAL_GetTick>
 8001a26:	0003      	movs	r3, r0
 8001a28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a2c:	f7ff fb66 	bl	80010fc <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e152      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a3e:	4b88      	ldr	r3, [pc, #544]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a42:	2202      	movs	r2, #2
 8001a44:	4013      	ands	r3, r2
 8001a46:	d0f1      	beq.n	8001a2c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a48:	4b85      	ldr	r3, [pc, #532]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a4c:	22f8      	movs	r2, #248	; 0xf8
 8001a4e:	4393      	bics	r3, r2
 8001a50:	0019      	movs	r1, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	00da      	lsls	r2, r3, #3
 8001a58:	4b81      	ldr	r3, [pc, #516]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	635a      	str	r2, [r3, #52]	; 0x34
 8001a5e:	e034      	b.n	8001aca <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	695b      	ldr	r3, [r3, #20]
 8001a64:	3305      	adds	r3, #5
 8001a66:	d111      	bne.n	8001a8c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001a68:	4b7d      	ldr	r3, [pc, #500]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a6c:	4b7c      	ldr	r3, [pc, #496]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a6e:	2104      	movs	r1, #4
 8001a70:	438a      	bics	r2, r1
 8001a72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a74:	4b7a      	ldr	r3, [pc, #488]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a78:	22f8      	movs	r2, #248	; 0xf8
 8001a7a:	4393      	bics	r3, r2
 8001a7c:	0019      	movs	r1, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	00da      	lsls	r2, r3, #3
 8001a84:	4b76      	ldr	r3, [pc, #472]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a86:	430a      	orrs	r2, r1
 8001a88:	635a      	str	r2, [r3, #52]	; 0x34
 8001a8a:	e01e      	b.n	8001aca <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a8c:	4b74      	ldr	r3, [pc, #464]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a90:	4b73      	ldr	r3, [pc, #460]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a92:	2104      	movs	r1, #4
 8001a94:	430a      	orrs	r2, r1
 8001a96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001a98:	4b71      	ldr	r3, [pc, #452]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a9c:	4b70      	ldr	r3, [pc, #448]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	438a      	bics	r2, r1
 8001aa2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa4:	f7ff fb2a 	bl	80010fc <HAL_GetTick>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001aae:	f7ff fb25 	bl	80010fc <HAL_GetTick>
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e111      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ac0:	4b67      	ldr	r3, [pc, #412]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d1f1      	bne.n	8001aae <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2220      	movs	r2, #32
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d05c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001ad4:	4b62      	ldr	r3, [pc, #392]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	220c      	movs	r2, #12
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b0c      	cmp	r3, #12
 8001ade:	d00e      	beq.n	8001afe <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001ae0:	4b5f      	ldr	r3, [pc, #380]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	220c      	movs	r2, #12
 8001ae6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	d114      	bne.n	8001b16 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001aec:	4b5c      	ldr	r3, [pc, #368]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	23c0      	movs	r3, #192	; 0xc0
 8001af2:	025b      	lsls	r3, r3, #9
 8001af4:	401a      	ands	r2, r3
 8001af6:	23c0      	movs	r3, #192	; 0xc0
 8001af8:	025b      	lsls	r3, r3, #9
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d10b      	bne.n	8001b16 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001afe:	4b58      	ldr	r3, [pc, #352]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	025b      	lsls	r3, r3, #9
 8001b06:	4013      	ands	r3, r2
 8001b08:	d040      	beq.n	8001b8c <HAL_RCC_OscConfig+0x5a8>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a1b      	ldr	r3, [r3, #32]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d03c      	beq.n	8001b8c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e0e6      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6a1b      	ldr	r3, [r3, #32]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d01b      	beq.n	8001b56 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001b1e:	4b50      	ldr	r3, [pc, #320]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b22:	4b4f      	ldr	r3, [pc, #316]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b24:	2180      	movs	r1, #128	; 0x80
 8001b26:	0249      	lsls	r1, r1, #9
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fae6 	bl	80010fc <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b36:	f7ff fae1 	bl	80010fc <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e0cd      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001b48:	4b45      	ldr	r3, [pc, #276]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	025b      	lsls	r3, r3, #9
 8001b50:	4013      	ands	r3, r2
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x552>
 8001b54:	e01b      	b.n	8001b8e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001b56:	4b42      	ldr	r3, [pc, #264]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b5a:	4b41      	ldr	r3, [pc, #260]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b5c:	4943      	ldr	r1, [pc, #268]	; (8001c6c <HAL_RCC_OscConfig+0x688>)
 8001b5e:	400a      	ands	r2, r1
 8001b60:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b62:	f7ff facb 	bl	80010fc <HAL_GetTick>
 8001b66:	0003      	movs	r3, r0
 8001b68:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b6c:	f7ff fac6 	bl	80010fc <HAL_GetTick>
 8001b70:	0002      	movs	r2, r0
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e0b2      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001b7e:	4b38      	ldr	r3, [pc, #224]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b82:	2380      	movs	r3, #128	; 0x80
 8001b84:	025b      	lsls	r3, r3, #9
 8001b86:	4013      	ands	r3, r2
 8001b88:	d1f0      	bne.n	8001b6c <HAL_RCC_OscConfig+0x588>
 8001b8a:	e000      	b.n	8001b8e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001b8c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d100      	bne.n	8001b98 <HAL_RCC_OscConfig+0x5b4>
 8001b96:	e0a4      	b.n	8001ce2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b98:	4b31      	ldr	r3, [pc, #196]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	220c      	movs	r2, #12
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d100      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5c2>
 8001ba4:	e078      	b.n	8001c98 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d14c      	bne.n	8001c48 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bae:	4b2c      	ldr	r3, [pc, #176]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4b2b      	ldr	r3, [pc, #172]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001bb4:	492e      	ldr	r1, [pc, #184]	; (8001c70 <HAL_RCC_OscConfig+0x68c>)
 8001bb6:	400a      	ands	r2, r1
 8001bb8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bba:	f7ff fa9f 	bl	80010fc <HAL_GetTick>
 8001bbe:	0003      	movs	r3, r0
 8001bc0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bc4:	f7ff fa9a 	bl	80010fc <HAL_GetTick>
 8001bc8:	0002      	movs	r2, r0
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e086      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd6:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	049b      	lsls	r3, r3, #18
 8001bde:	4013      	ands	r3, r2
 8001be0:	d1f0      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001be2:	4b1f      	ldr	r3, [pc, #124]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be6:	220f      	movs	r2, #15
 8001be8:	4393      	bics	r3, r2
 8001bea:	0019      	movs	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bf0:	4b1b      	ldr	r3, [pc, #108]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001bf2:	430a      	orrs	r2, r1
 8001bf4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bf6:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4a1e      	ldr	r2, [pc, #120]	; (8001c74 <HAL_RCC_OscConfig+0x690>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	0019      	movs	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	4b15      	ldr	r3, [pc, #84]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c10:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b12      	ldr	r3, [pc, #72]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001c16:	2180      	movs	r1, #128	; 0x80
 8001c18:	0449      	lsls	r1, r1, #17
 8001c1a:	430a      	orrs	r2, r1
 8001c1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fa6d 	bl	80010fc <HAL_GetTick>
 8001c22:	0003      	movs	r3, r0
 8001c24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c26:	e008      	b.n	8001c3a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c28:	f7ff fa68 	bl	80010fc <HAL_GetTick>
 8001c2c:	0002      	movs	r2, r0
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d901      	bls.n	8001c3a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001c36:	2303      	movs	r3, #3
 8001c38:	e054      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c3a:	4b09      	ldr	r3, [pc, #36]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	2380      	movs	r3, #128	; 0x80
 8001c40:	049b      	lsls	r3, r3, #18
 8001c42:	4013      	ands	r3, r2
 8001c44:	d0f0      	beq.n	8001c28 <HAL_RCC_OscConfig+0x644>
 8001c46:	e04c      	b.n	8001ce2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c48:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <HAL_RCC_OscConfig+0x67c>)
 8001c4e:	4908      	ldr	r1, [pc, #32]	; (8001c70 <HAL_RCC_OscConfig+0x68c>)
 8001c50:	400a      	ands	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7ff fa52 	bl	80010fc <HAL_GetTick>
 8001c58:	0003      	movs	r3, r0
 8001c5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5c:	e015      	b.n	8001c8a <HAL_RCC_OscConfig+0x6a6>
 8001c5e:	46c0      	nop			; (mov r8, r8)
 8001c60:	40021000 	.word	0x40021000
 8001c64:	00001388 	.word	0x00001388
 8001c68:	efffffff 	.word	0xefffffff
 8001c6c:	fffeffff 	.word	0xfffeffff
 8001c70:	feffffff 	.word	0xfeffffff
 8001c74:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c78:	f7ff fa40 	bl	80010fc <HAL_GetTick>
 8001c7c:	0002      	movs	r2, r0
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	1ad3      	subs	r3, r2, r3
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e02c      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8a:	4b18      	ldr	r3, [pc, #96]	; (8001cec <HAL_RCC_OscConfig+0x708>)
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	049b      	lsls	r3, r3, #18
 8001c92:	4013      	ands	r3, r2
 8001c94:	d1f0      	bne.n	8001c78 <HAL_RCC_OscConfig+0x694>
 8001c96:	e024      	b.n	8001ce2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d101      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e01f      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	; (8001cec <HAL_RCC_OscConfig+0x708>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001caa:	4b10      	ldr	r3, [pc, #64]	; (8001cec <HAL_RCC_OscConfig+0x708>)
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cae:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	23c0      	movs	r3, #192	; 0xc0
 8001cb4:	025b      	lsls	r3, r3, #9
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbc:	429a      	cmp	r2, r3
 8001cbe:	d10e      	bne.n	8001cde <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	220f      	movs	r2, #15
 8001cc4:	401a      	ands	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d107      	bne.n	8001cde <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	23f0      	movs	r3, #240	; 0xf0
 8001cd2:	039b      	lsls	r3, r3, #14
 8001cd4:	401a      	ands	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001ce2:	2300      	movs	r3, #0
}
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b008      	add	sp, #32
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0bf      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d04:	4b61      	ldr	r3, [pc, #388]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	683a      	ldr	r2, [r7, #0]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d911      	bls.n	8001d36 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d12:	4b5e      	ldr	r3, [pc, #376]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2201      	movs	r2, #1
 8001d18:	4393      	bics	r3, r2
 8001d1a:	0019      	movs	r1, r3
 8001d1c:	4b5b      	ldr	r3, [pc, #364]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	430a      	orrs	r2, r1
 8001d22:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d24:	4b59      	ldr	r3, [pc, #356]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	683a      	ldr	r2, [r7, #0]
 8001d2e:	429a      	cmp	r2, r3
 8001d30:	d001      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e0a6      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	d015      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2204      	movs	r2, #4
 8001d46:	4013      	ands	r3, r2
 8001d48:	d006      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001d4a:	4b51      	ldr	r3, [pc, #324]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001d4c:	685a      	ldr	r2, [r3, #4]
 8001d4e:	4b50      	ldr	r3, [pc, #320]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001d50:	21e0      	movs	r1, #224	; 0xe0
 8001d52:	00c9      	lsls	r1, r1, #3
 8001d54:	430a      	orrs	r2, r1
 8001d56:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d58:	4b4d      	ldr	r3, [pc, #308]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	22f0      	movs	r2, #240	; 0xf0
 8001d5e:	4393      	bics	r3, r2
 8001d60:	0019      	movs	r1, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	4b4a      	ldr	r3, [pc, #296]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001d68:	430a      	orrs	r2, r1
 8001d6a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2201      	movs	r2, #1
 8001d72:	4013      	ands	r3, r2
 8001d74:	d04c      	beq.n	8001e10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d107      	bne.n	8001d8e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d7e:	4b44      	ldr	r3, [pc, #272]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	2380      	movs	r3, #128	; 0x80
 8001d84:	029b      	lsls	r3, r3, #10
 8001d86:	4013      	ands	r3, r2
 8001d88:	d120      	bne.n	8001dcc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e07a      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d107      	bne.n	8001da6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d96:	4b3e      	ldr	r3, [pc, #248]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	2380      	movs	r3, #128	; 0x80
 8001d9c:	049b      	lsls	r3, r3, #18
 8001d9e:	4013      	ands	r3, r2
 8001da0:	d114      	bne.n	8001dcc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e06e      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b03      	cmp	r3, #3
 8001dac:	d107      	bne.n	8001dbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001dae:	4b38      	ldr	r3, [pc, #224]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001db0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001db2:	2380      	movs	r3, #128	; 0x80
 8001db4:	025b      	lsls	r3, r3, #9
 8001db6:	4013      	ands	r3, r2
 8001db8:	d108      	bne.n	8001dcc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e062      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dbe:	4b34      	ldr	r3, [pc, #208]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d101      	bne.n	8001dcc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e05b      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dcc:	4b30      	ldr	r3, [pc, #192]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2203      	movs	r2, #3
 8001dd2:	4393      	bics	r3, r2
 8001dd4:	0019      	movs	r1, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4b2d      	ldr	r3, [pc, #180]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001de0:	f7ff f98c 	bl	80010fc <HAL_GetTick>
 8001de4:	0003      	movs	r3, r0
 8001de6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de8:	e009      	b.n	8001dfe <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dea:	f7ff f987 	bl	80010fc <HAL_GetTick>
 8001dee:	0002      	movs	r2, r0
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <HAL_RCC_ClockConfig+0x1a4>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e042      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dfe:	4b24      	ldr	r3, [pc, #144]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	220c      	movs	r2, #12
 8001e04:	401a      	ands	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d1ec      	bne.n	8001dea <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e10:	4b1e      	ldr	r3, [pc, #120]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2201      	movs	r2, #1
 8001e16:	4013      	ands	r3, r2
 8001e18:	683a      	ldr	r2, [r7, #0]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d211      	bcs.n	8001e42 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e1e:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2201      	movs	r2, #1
 8001e24:	4393      	bics	r3, r2
 8001e26:	0019      	movs	r1, r3
 8001e28:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e30:	4b16      	ldr	r3, [pc, #88]	; (8001e8c <HAL_RCC_ClockConfig+0x19c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2201      	movs	r2, #1
 8001e36:	4013      	ands	r3, r2
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d001      	beq.n	8001e42 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e020      	b.n	8001e84 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2204      	movs	r2, #4
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d009      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001e4c:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	4a11      	ldr	r2, [pc, #68]	; (8001e98 <HAL_RCC_ClockConfig+0x1a8>)
 8001e52:	4013      	ands	r3, r2
 8001e54:	0019      	movs	r1, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e60:	f000 f820 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8001e64:	0001      	movs	r1, r0
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <HAL_RCC_ClockConfig+0x1a0>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	091b      	lsrs	r3, r3, #4
 8001e6c:	220f      	movs	r2, #15
 8001e6e:	4013      	ands	r3, r2
 8001e70:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <HAL_RCC_ClockConfig+0x1ac>)
 8001e72:	5cd3      	ldrb	r3, [r2, r3]
 8001e74:	000a      	movs	r2, r1
 8001e76:	40da      	lsrs	r2, r3
 8001e78:	4b09      	ldr	r3, [pc, #36]	; (8001ea0 <HAL_RCC_ClockConfig+0x1b0>)
 8001e7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e7c:	2003      	movs	r0, #3
 8001e7e:	f7ff f8f7 	bl	8001070 <HAL_InitTick>
  
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	0018      	movs	r0, r3
 8001e86:	46bd      	mov	sp, r7
 8001e88:	b004      	add	sp, #16
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	40022000 	.word	0x40022000
 8001e90:	40021000 	.word	0x40021000
 8001e94:	00001388 	.word	0x00001388
 8001e98:	fffff8ff 	.word	0xfffff8ff
 8001e9c:	080045fc 	.word	0x080045fc
 8001ea0:	20000000 	.word	0x20000000

08001ea4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea4:	b590      	push	{r4, r7, lr}
 8001ea6:	b08f      	sub	sp, #60	; 0x3c
 8001ea8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001eaa:	2314      	movs	r3, #20
 8001eac:	18fb      	adds	r3, r7, r3
 8001eae:	4a38      	ldr	r2, [pc, #224]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xec>)
 8001eb0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001eb2:	c313      	stmia	r3!, {r0, r1, r4}
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001eb8:	1d3b      	adds	r3, r7, #4
 8001eba:	4a36      	ldr	r2, [pc, #216]	; (8001f94 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001ebc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001ebe:	c313      	stmia	r3!, {r0, r1, r4}
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ecc:	2300      	movs	r3, #0
 8001ece:	637b      	str	r3, [r7, #52]	; 0x34
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001ed8:	4b2f      	ldr	r3, [pc, #188]	; (8001f98 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ee0:	220c      	movs	r2, #12
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	2b0c      	cmp	r3, #12
 8001ee6:	d047      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0xd4>
 8001ee8:	d849      	bhi.n	8001f7e <HAL_RCC_GetSysClockFreq+0xda>
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	d002      	beq.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x50>
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d003      	beq.n	8001efa <HAL_RCC_GetSysClockFreq+0x56>
 8001ef2:	e044      	b.n	8001f7e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ef4:	4b29      	ldr	r3, [pc, #164]	; (8001f9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ef6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ef8:	e044      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001efc:	0c9b      	lsrs	r3, r3, #18
 8001efe:	220f      	movs	r2, #15
 8001f00:	4013      	ands	r3, r2
 8001f02:	2214      	movs	r2, #20
 8001f04:	18ba      	adds	r2, r7, r2
 8001f06:	5cd3      	ldrb	r3, [r2, r3]
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f0a:	4b23      	ldr	r3, [pc, #140]	; (8001f98 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0e:	220f      	movs	r2, #15
 8001f10:	4013      	ands	r3, r2
 8001f12:	1d3a      	adds	r2, r7, #4
 8001f14:	5cd3      	ldrb	r3, [r2, r3]
 8001f16:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f1a:	23c0      	movs	r3, #192	; 0xc0
 8001f1c:	025b      	lsls	r3, r3, #9
 8001f1e:	401a      	ands	r2, r3
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	025b      	lsls	r3, r3, #9
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d109      	bne.n	8001f3c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f2a:	481c      	ldr	r0, [pc, #112]	; (8001f9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f2c:	f7fe f8f4 	bl	8000118 <__udivsi3>
 8001f30:	0003      	movs	r3, r0
 8001f32:	001a      	movs	r2, r3
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	4353      	muls	r3, r2
 8001f38:	637b      	str	r3, [r7, #52]	; 0x34
 8001f3a:	e01a      	b.n	8001f72 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001f3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f3e:	23c0      	movs	r3, #192	; 0xc0
 8001f40:	025b      	lsls	r3, r3, #9
 8001f42:	401a      	ands	r2, r3
 8001f44:	23c0      	movs	r3, #192	; 0xc0
 8001f46:	025b      	lsls	r3, r3, #9
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d109      	bne.n	8001f60 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f4e:	4814      	ldr	r0, [pc, #80]	; (8001fa0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f50:	f7fe f8e2 	bl	8000118 <__udivsi3>
 8001f54:	0003      	movs	r3, r0
 8001f56:	001a      	movs	r2, r3
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	4353      	muls	r3, r2
 8001f5c:	637b      	str	r3, [r7, #52]	; 0x34
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f62:	480e      	ldr	r0, [pc, #56]	; (8001f9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f64:	f7fe f8d8 	bl	8000118 <__udivsi3>
 8001f68:	0003      	movs	r3, r0
 8001f6a:	001a      	movs	r2, r3
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6e:	4353      	muls	r3, r2
 8001f70:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f74:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f76:	e005      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001f78:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f7a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f7c:	e002      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f7e:	4b07      	ldr	r3, [pc, #28]	; (8001f9c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f80:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f82:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f86:	0018      	movs	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b00f      	add	sp, #60	; 0x3c
 8001f8c:	bd90      	pop	{r4, r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	080045dc 	.word	0x080045dc
 8001f94:	080045ec 	.word	0x080045ec
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	007a1200 	.word	0x007a1200
 8001fa0:	02dc6c00 	.word	0x02dc6c00

08001fa4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001fa8:	4b02      	ldr	r3, [pc, #8]	; (8001fb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	0018      	movs	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	46c0      	nop			; (mov r8, r8)
 8001fb4:	20000000 	.word	0x20000000

08001fb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001fbc:	f7ff fff2 	bl	8001fa4 <HAL_RCC_GetHCLKFreq>
 8001fc0:	0001      	movs	r1, r0
 8001fc2:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	0a1b      	lsrs	r3, r3, #8
 8001fc8:	2207      	movs	r2, #7
 8001fca:	4013      	ands	r3, r2
 8001fcc:	4a04      	ldr	r2, [pc, #16]	; (8001fe0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fce:	5cd3      	ldrb	r3, [r2, r3]
 8001fd0:	40d9      	lsrs	r1, r3
 8001fd2:	000b      	movs	r3, r1
}    
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	46c0      	nop			; (mov r8, r8)
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	0800460c 	.word	0x0800460c

08001fe4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e042      	b.n	800207c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	223d      	movs	r2, #61	; 0x3d
 8001ffa:	5c9b      	ldrb	r3, [r3, r2]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d107      	bne.n	8002012 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	223c      	movs	r2, #60	; 0x3c
 8002006:	2100      	movs	r1, #0
 8002008:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	0018      	movs	r0, r3
 800200e:	f7fe fe71 	bl	8000cf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	223d      	movs	r2, #61	; 0x3d
 8002016:	2102      	movs	r1, #2
 8002018:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3304      	adds	r3, #4
 8002022:	0019      	movs	r1, r3
 8002024:	0010      	movs	r0, r2
 8002026:	f001 f80d 	bl	8003044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2246      	movs	r2, #70	; 0x46
 800202e:	2101      	movs	r1, #1
 8002030:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	223e      	movs	r2, #62	; 0x3e
 8002036:	2101      	movs	r1, #1
 8002038:	5499      	strb	r1, [r3, r2]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	223f      	movs	r2, #63	; 0x3f
 800203e:	2101      	movs	r1, #1
 8002040:	5499      	strb	r1, [r3, r2]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2240      	movs	r2, #64	; 0x40
 8002046:	2101      	movs	r1, #1
 8002048:	5499      	strb	r1, [r3, r2]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2241      	movs	r2, #65	; 0x41
 800204e:	2101      	movs	r1, #1
 8002050:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2242      	movs	r2, #66	; 0x42
 8002056:	2101      	movs	r1, #1
 8002058:	5499      	strb	r1, [r3, r2]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2243      	movs	r2, #67	; 0x43
 800205e:	2101      	movs	r1, #1
 8002060:	5499      	strb	r1, [r3, r2]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2244      	movs	r2, #68	; 0x44
 8002066:	2101      	movs	r1, #1
 8002068:	5499      	strb	r1, [r3, r2]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2245      	movs	r2, #69	; 0x45
 800206e:	2101      	movs	r1, #1
 8002070:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	223d      	movs	r2, #61	; 0x3d
 8002076:	2101      	movs	r1, #1
 8002078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	223d      	movs	r2, #61	; 0x3d
 8002090:	5c9b      	ldrb	r3, [r3, r2]
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b01      	cmp	r3, #1
 8002096:	d001      	beq.n	800209c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002098:	2301      	movs	r3, #1
 800209a:	e02e      	b.n	80020fa <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	223d      	movs	r2, #61	; 0x3d
 80020a0:	2102      	movs	r1, #2
 80020a2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a16      	ldr	r2, [pc, #88]	; (8002104 <HAL_TIM_Base_Start+0x80>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d00a      	beq.n	80020c4 <HAL_TIM_Base_Start+0x40>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	2380      	movs	r3, #128	; 0x80
 80020b4:	05db      	lsls	r3, r3, #23
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d004      	beq.n	80020c4 <HAL_TIM_Base_Start+0x40>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a12      	ldr	r2, [pc, #72]	; (8002108 <HAL_TIM_Base_Start+0x84>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d111      	bne.n	80020e8 <HAL_TIM_Base_Start+0x64>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	2207      	movs	r2, #7
 80020cc:	4013      	ands	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d010      	beq.n	80020f8 <HAL_TIM_Base_Start+0x74>
    {
      __HAL_TIM_ENABLE(htim);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2101      	movs	r1, #1
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020e6:	e007      	b.n	80020f8 <HAL_TIM_Base_Start+0x74>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2101      	movs	r1, #1
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b004      	add	sp, #16
 8002100:	bd80      	pop	{r7, pc}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	40012c00 	.word	0x40012c00
 8002108:	40000400 	.word	0x40000400

0800210c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	223d      	movs	r2, #61	; 0x3d
 8002118:	5c9b      	ldrb	r3, [r3, r2]
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b01      	cmp	r3, #1
 800211e:	d001      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e036      	b.n	8002192 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	223d      	movs	r2, #61	; 0x3d
 8002128:	2102      	movs	r1, #2
 800212a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2101      	movs	r1, #1
 8002138:	430a      	orrs	r2, r1
 800213a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a16      	ldr	r2, [pc, #88]	; (800219c <HAL_TIM_Base_Start_IT+0x90>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d00a      	beq.n	800215c <HAL_TIM_Base_Start_IT+0x50>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	2380      	movs	r3, #128	; 0x80
 800214c:	05db      	lsls	r3, r3, #23
 800214e:	429a      	cmp	r2, r3
 8002150:	d004      	beq.n	800215c <HAL_TIM_Base_Start_IT+0x50>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a12      	ldr	r2, [pc, #72]	; (80021a0 <HAL_TIM_Base_Start_IT+0x94>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d111      	bne.n	8002180 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2207      	movs	r2, #7
 8002164:	4013      	ands	r3, r2
 8002166:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2b06      	cmp	r3, #6
 800216c:	d010      	beq.n	8002190 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2101      	movs	r1, #1
 800217a:	430a      	orrs	r2, r1
 800217c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800217e:	e007      	b.n	8002190 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2101      	movs	r1, #1
 800218c:	430a      	orrs	r2, r1
 800218e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002190:	2300      	movs	r3, #0
}
 8002192:	0018      	movs	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	b004      	add	sp, #16
 8002198:	bd80      	pop	{r7, pc}
 800219a:	46c0      	nop			; (mov r8, r8)
 800219c:	40012c00 	.word	0x40012c00
 80021a0:	40000400 	.word	0x40000400

080021a4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	2101      	movs	r1, #1
 80021b8:	438a      	bics	r2, r1
 80021ba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	4a0d      	ldr	r2, [pc, #52]	; (80021f8 <HAL_TIM_Base_Stop_IT+0x54>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	d10d      	bne.n	80021e4 <HAL_TIM_Base_Stop_IT+0x40>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	4a0b      	ldr	r2, [pc, #44]	; (80021fc <HAL_TIM_Base_Stop_IT+0x58>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	d107      	bne.n	80021e4 <HAL_TIM_Base_Stop_IT+0x40>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2101      	movs	r1, #1
 80021e0:	438a      	bics	r2, r1
 80021e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	223d      	movs	r2, #61	; 0x3d
 80021e8:	2101      	movs	r1, #1
 80021ea:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	0018      	movs	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	b002      	add	sp, #8
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	00001111 	.word	0x00001111
 80021fc:	00000444 	.word	0x00000444

08002200 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e042      	b.n	8002298 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	223d      	movs	r2, #61	; 0x3d
 8002216:	5c9b      	ldrb	r3, [r3, r2]
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d107      	bne.n	800222e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	223c      	movs	r2, #60	; 0x3c
 8002222:	2100      	movs	r1, #0
 8002224:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	0018      	movs	r0, r3
 800222a:	f000 f839 	bl	80022a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	223d      	movs	r2, #61	; 0x3d
 8002232:	2102      	movs	r1, #2
 8002234:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3304      	adds	r3, #4
 800223e:	0019      	movs	r1, r3
 8002240:	0010      	movs	r0, r2
 8002242:	f000 feff 	bl	8003044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2246      	movs	r2, #70	; 0x46
 800224a:	2101      	movs	r1, #1
 800224c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	223e      	movs	r2, #62	; 0x3e
 8002252:	2101      	movs	r1, #1
 8002254:	5499      	strb	r1, [r3, r2]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	223f      	movs	r2, #63	; 0x3f
 800225a:	2101      	movs	r1, #1
 800225c:	5499      	strb	r1, [r3, r2]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2240      	movs	r2, #64	; 0x40
 8002262:	2101      	movs	r1, #1
 8002264:	5499      	strb	r1, [r3, r2]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2241      	movs	r2, #65	; 0x41
 800226a:	2101      	movs	r1, #1
 800226c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2242      	movs	r2, #66	; 0x42
 8002272:	2101      	movs	r1, #1
 8002274:	5499      	strb	r1, [r3, r2]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2243      	movs	r2, #67	; 0x43
 800227a:	2101      	movs	r1, #1
 800227c:	5499      	strb	r1, [r3, r2]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2244      	movs	r2, #68	; 0x44
 8002282:	2101      	movs	r1, #1
 8002284:	5499      	strb	r1, [r3, r2]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2245      	movs	r2, #69	; 0x45
 800228a:	2101      	movs	r1, #1
 800228c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	223d      	movs	r2, #61	; 0x3d
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	0018      	movs	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	b002      	add	sp, #8
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80022a8:	46c0      	nop			; (mov r8, r8)
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b002      	add	sp, #8
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d108      	bne.n	80022d2 <HAL_TIM_PWM_Start+0x22>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	223e      	movs	r2, #62	; 0x3e
 80022c4:	5c9b      	ldrb	r3, [r3, r2]
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	3b01      	subs	r3, #1
 80022ca:	1e5a      	subs	r2, r3, #1
 80022cc:	4193      	sbcs	r3, r2
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	e01f      	b.n	8002312 <HAL_TIM_PWM_Start+0x62>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	2b04      	cmp	r3, #4
 80022d6:	d108      	bne.n	80022ea <HAL_TIM_PWM_Start+0x3a>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	223f      	movs	r2, #63	; 0x3f
 80022dc:	5c9b      	ldrb	r3, [r3, r2]
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	3b01      	subs	r3, #1
 80022e2:	1e5a      	subs	r2, r3, #1
 80022e4:	4193      	sbcs	r3, r2
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	e013      	b.n	8002312 <HAL_TIM_PWM_Start+0x62>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d108      	bne.n	8002302 <HAL_TIM_PWM_Start+0x52>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2240      	movs	r2, #64	; 0x40
 80022f4:	5c9b      	ldrb	r3, [r3, r2]
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	3b01      	subs	r3, #1
 80022fa:	1e5a      	subs	r2, r3, #1
 80022fc:	4193      	sbcs	r3, r2
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	e007      	b.n	8002312 <HAL_TIM_PWM_Start+0x62>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2241      	movs	r2, #65	; 0x41
 8002306:	5c9b      	ldrb	r3, [r3, r2]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	3b01      	subs	r3, #1
 800230c:	1e5a      	subs	r2, r3, #1
 800230e:	4193      	sbcs	r3, r2
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e06a      	b.n	80023f0 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d104      	bne.n	800232a <HAL_TIM_PWM_Start+0x7a>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	223e      	movs	r2, #62	; 0x3e
 8002324:	2102      	movs	r1, #2
 8002326:	5499      	strb	r1, [r3, r2]
 8002328:	e013      	b.n	8002352 <HAL_TIM_PWM_Start+0xa2>
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	2b04      	cmp	r3, #4
 800232e:	d104      	bne.n	800233a <HAL_TIM_PWM_Start+0x8a>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	223f      	movs	r2, #63	; 0x3f
 8002334:	2102      	movs	r1, #2
 8002336:	5499      	strb	r1, [r3, r2]
 8002338:	e00b      	b.n	8002352 <HAL_TIM_PWM_Start+0xa2>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	2b08      	cmp	r3, #8
 800233e:	d104      	bne.n	800234a <HAL_TIM_PWM_Start+0x9a>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2240      	movs	r2, #64	; 0x40
 8002344:	2102      	movs	r1, #2
 8002346:	5499      	strb	r1, [r3, r2]
 8002348:	e003      	b.n	8002352 <HAL_TIM_PWM_Start+0xa2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2241      	movs	r2, #65	; 0x41
 800234e:	2102      	movs	r1, #2
 8002350:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6839      	ldr	r1, [r7, #0]
 8002358:	2201      	movs	r2, #1
 800235a:	0018      	movs	r0, r3
 800235c:	f001 fa80 	bl	8003860 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a24      	ldr	r2, [pc, #144]	; (80023f8 <HAL_TIM_PWM_Start+0x148>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d009      	beq.n	800237e <HAL_TIM_PWM_Start+0xce>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a23      	ldr	r2, [pc, #140]	; (80023fc <HAL_TIM_PWM_Start+0x14c>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d004      	beq.n	800237e <HAL_TIM_PWM_Start+0xce>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a21      	ldr	r2, [pc, #132]	; (8002400 <HAL_TIM_PWM_Start+0x150>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d101      	bne.n	8002382 <HAL_TIM_PWM_Start+0xd2>
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <HAL_TIM_PWM_Start+0xd4>
 8002382:	2300      	movs	r3, #0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d008      	beq.n	800239a <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2180      	movs	r1, #128	; 0x80
 8002394:	0209      	lsls	r1, r1, #8
 8002396:	430a      	orrs	r2, r1
 8002398:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a16      	ldr	r2, [pc, #88]	; (80023f8 <HAL_TIM_PWM_Start+0x148>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d00a      	beq.n	80023ba <HAL_TIM_PWM_Start+0x10a>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	05db      	lsls	r3, r3, #23
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d004      	beq.n	80023ba <HAL_TIM_PWM_Start+0x10a>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a13      	ldr	r2, [pc, #76]	; (8002404 <HAL_TIM_PWM_Start+0x154>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d111      	bne.n	80023de <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	2207      	movs	r2, #7
 80023c2:	4013      	ands	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2b06      	cmp	r3, #6
 80023ca:	d010      	beq.n	80023ee <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2101      	movs	r1, #1
 80023d8:	430a      	orrs	r2, r1
 80023da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023dc:	e007      	b.n	80023ee <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2101      	movs	r1, #1
 80023ea:	430a      	orrs	r2, r1
 80023ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
}
 80023f0:	0018      	movs	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b004      	add	sp, #16
 80023f6:	bd80      	pop	{r7, pc}
 80023f8:	40012c00 	.word	0x40012c00
 80023fc:	40014400 	.word	0x40014400
 8002400:	40014800 	.word	0x40014800
 8002404:	40000400 	.word	0x40000400

08002408 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6839      	ldr	r1, [r7, #0]
 8002418:	2200      	movs	r2, #0
 800241a:	0018      	movs	r0, r3
 800241c:	f001 fa20 	bl	8003860 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a2d      	ldr	r2, [pc, #180]	; (80024dc <HAL_TIM_PWM_Stop+0xd4>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d009      	beq.n	800243e <HAL_TIM_PWM_Stop+0x36>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a2c      	ldr	r2, [pc, #176]	; (80024e0 <HAL_TIM_PWM_Stop+0xd8>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d004      	beq.n	800243e <HAL_TIM_PWM_Stop+0x36>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a2a      	ldr	r2, [pc, #168]	; (80024e4 <HAL_TIM_PWM_Stop+0xdc>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d101      	bne.n	8002442 <HAL_TIM_PWM_Stop+0x3a>
 800243e:	2301      	movs	r3, #1
 8002440:	e000      	b.n	8002444 <HAL_TIM_PWM_Stop+0x3c>
 8002442:	2300      	movs	r3, #0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d013      	beq.n	8002470 <HAL_TIM_PWM_Stop+0x68>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	4a26      	ldr	r2, [pc, #152]	; (80024e8 <HAL_TIM_PWM_Stop+0xe0>)
 8002450:	4013      	ands	r3, r2
 8002452:	d10d      	bne.n	8002470 <HAL_TIM_PWM_Stop+0x68>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6a1b      	ldr	r3, [r3, #32]
 800245a:	4a24      	ldr	r2, [pc, #144]	; (80024ec <HAL_TIM_PWM_Stop+0xe4>)
 800245c:	4013      	ands	r3, r2
 800245e:	d107      	bne.n	8002470 <HAL_TIM_PWM_Stop+0x68>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4921      	ldr	r1, [pc, #132]	; (80024f0 <HAL_TIM_PWM_Stop+0xe8>)
 800246c:	400a      	ands	r2, r1
 800246e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	4a1c      	ldr	r2, [pc, #112]	; (80024e8 <HAL_TIM_PWM_Stop+0xe0>)
 8002478:	4013      	ands	r3, r2
 800247a:	d10d      	bne.n	8002498 <HAL_TIM_PWM_Stop+0x90>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	4a1a      	ldr	r2, [pc, #104]	; (80024ec <HAL_TIM_PWM_Stop+0xe4>)
 8002484:	4013      	ands	r3, r2
 8002486:	d107      	bne.n	8002498 <HAL_TIM_PWM_Stop+0x90>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2101      	movs	r1, #1
 8002494:	438a      	bics	r2, r1
 8002496:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d104      	bne.n	80024a8 <HAL_TIM_PWM_Stop+0xa0>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	223e      	movs	r2, #62	; 0x3e
 80024a2:	2101      	movs	r1, #1
 80024a4:	5499      	strb	r1, [r3, r2]
 80024a6:	e013      	b.n	80024d0 <HAL_TIM_PWM_Stop+0xc8>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d104      	bne.n	80024b8 <HAL_TIM_PWM_Stop+0xb0>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	223f      	movs	r2, #63	; 0x3f
 80024b2:	2101      	movs	r1, #1
 80024b4:	5499      	strb	r1, [r3, r2]
 80024b6:	e00b      	b.n	80024d0 <HAL_TIM_PWM_Stop+0xc8>
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	2b08      	cmp	r3, #8
 80024bc:	d104      	bne.n	80024c8 <HAL_TIM_PWM_Stop+0xc0>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2240      	movs	r2, #64	; 0x40
 80024c2:	2101      	movs	r1, #1
 80024c4:	5499      	strb	r1, [r3, r2]
 80024c6:	e003      	b.n	80024d0 <HAL_TIM_PWM_Stop+0xc8>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2241      	movs	r2, #65	; 0x41
 80024cc:	2101      	movs	r1, #1
 80024ce:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b002      	add	sp, #8
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			; (mov r8, r8)
 80024dc:	40012c00 	.word	0x40012c00
 80024e0:	40014400 	.word	0x40014400
 80024e4:	40014800 	.word	0x40014800
 80024e8:	00001111 	.word	0x00001111
 80024ec:	00000444 	.word	0x00000444
 80024f0:	ffff7fff 	.word	0xffff7fff

080024f4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e042      	b.n	800258c <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	223d      	movs	r2, #61	; 0x3d
 800250a:	5c9b      	ldrb	r3, [r3, r2]
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d107      	bne.n	8002522 <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	223c      	movs	r2, #60	; 0x3c
 8002516:	2100      	movs	r1, #0
 8002518:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	0018      	movs	r0, r3
 800251e:	f000 f839 	bl	8002594 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	223d      	movs	r2, #61	; 0x3d
 8002526:	2102      	movs	r1, #2
 8002528:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	3304      	adds	r3, #4
 8002532:	0019      	movs	r1, r3
 8002534:	0010      	movs	r0, r2
 8002536:	f000 fd85 	bl	8003044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2246      	movs	r2, #70	; 0x46
 800253e:	2101      	movs	r1, #1
 8002540:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	223e      	movs	r2, #62	; 0x3e
 8002546:	2101      	movs	r1, #1
 8002548:	5499      	strb	r1, [r3, r2]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	223f      	movs	r2, #63	; 0x3f
 800254e:	2101      	movs	r1, #1
 8002550:	5499      	strb	r1, [r3, r2]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2240      	movs	r2, #64	; 0x40
 8002556:	2101      	movs	r1, #1
 8002558:	5499      	strb	r1, [r3, r2]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2241      	movs	r2, #65	; 0x41
 800255e:	2101      	movs	r1, #1
 8002560:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2242      	movs	r2, #66	; 0x42
 8002566:	2101      	movs	r1, #1
 8002568:	5499      	strb	r1, [r3, r2]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2243      	movs	r2, #67	; 0x43
 800256e:	2101      	movs	r1, #1
 8002570:	5499      	strb	r1, [r3, r2]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2244      	movs	r2, #68	; 0x44
 8002576:	2101      	movs	r1, #1
 8002578:	5499      	strb	r1, [r3, r2]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2245      	movs	r2, #69	; 0x45
 800257e:	2101      	movs	r1, #1
 8002580:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	223d      	movs	r2, #61	; 0x3d
 8002586:	2101      	movs	r1, #1
 8002588:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	0018      	movs	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	b002      	add	sp, #8
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800259c:	46c0      	nop			; (mov r8, r8)
 800259e:	46bd      	mov	sp, r7
 80025a0:	b002      	add	sp, #8
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ae:	230f      	movs	r3, #15
 80025b0:	18fb      	adds	r3, r7, r3
 80025b2:	2200      	movs	r2, #0
 80025b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d104      	bne.n	80025c6 <HAL_TIM_IC_Start_IT+0x22>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	223e      	movs	r2, #62	; 0x3e
 80025c0:	5c9b      	ldrb	r3, [r3, r2]
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	e013      	b.n	80025ee <HAL_TIM_IC_Start_IT+0x4a>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d104      	bne.n	80025d6 <HAL_TIM_IC_Start_IT+0x32>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	223f      	movs	r2, #63	; 0x3f
 80025d0:	5c9b      	ldrb	r3, [r3, r2]
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	e00b      	b.n	80025ee <HAL_TIM_IC_Start_IT+0x4a>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b08      	cmp	r3, #8
 80025da:	d104      	bne.n	80025e6 <HAL_TIM_IC_Start_IT+0x42>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2240      	movs	r2, #64	; 0x40
 80025e0:	5c9b      	ldrb	r3, [r3, r2]
 80025e2:	b2db      	uxtb	r3, r3
 80025e4:	e003      	b.n	80025ee <HAL_TIM_IC_Start_IT+0x4a>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2241      	movs	r2, #65	; 0x41
 80025ea:	5c9b      	ldrb	r3, [r3, r2]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	220e      	movs	r2, #14
 80025f0:	18ba      	adds	r2, r7, r2
 80025f2:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d104      	bne.n	8002604 <HAL_TIM_IC_Start_IT+0x60>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2242      	movs	r2, #66	; 0x42
 80025fe:	5c9b      	ldrb	r3, [r3, r2]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	e013      	b.n	800262c <HAL_TIM_IC_Start_IT+0x88>
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	2b04      	cmp	r3, #4
 8002608:	d104      	bne.n	8002614 <HAL_TIM_IC_Start_IT+0x70>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2243      	movs	r2, #67	; 0x43
 800260e:	5c9b      	ldrb	r3, [r3, r2]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	e00b      	b.n	800262c <HAL_TIM_IC_Start_IT+0x88>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	2b08      	cmp	r3, #8
 8002618:	d104      	bne.n	8002624 <HAL_TIM_IC_Start_IT+0x80>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2244      	movs	r2, #68	; 0x44
 800261e:	5c9b      	ldrb	r3, [r3, r2]
 8002620:	b2db      	uxtb	r3, r3
 8002622:	e003      	b.n	800262c <HAL_TIM_IC_Start_IT+0x88>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2245      	movs	r2, #69	; 0x45
 8002628:	5c9b      	ldrb	r3, [r3, r2]
 800262a:	b2db      	uxtb	r3, r3
 800262c:	210d      	movs	r1, #13
 800262e:	187a      	adds	r2, r7, r1
 8002630:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002632:	230e      	movs	r3, #14
 8002634:	18fb      	adds	r3, r7, r3
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d103      	bne.n	8002644 <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800263c:	187b      	adds	r3, r7, r1
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d001      	beq.n	8002648 <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0ac      	b.n	80027a2 <HAL_TIM_IC_Start_IT+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d104      	bne.n	8002658 <HAL_TIM_IC_Start_IT+0xb4>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	223e      	movs	r2, #62	; 0x3e
 8002652:	2102      	movs	r1, #2
 8002654:	5499      	strb	r1, [r3, r2]
 8002656:	e013      	b.n	8002680 <HAL_TIM_IC_Start_IT+0xdc>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	2b04      	cmp	r3, #4
 800265c:	d104      	bne.n	8002668 <HAL_TIM_IC_Start_IT+0xc4>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	223f      	movs	r2, #63	; 0x3f
 8002662:	2102      	movs	r1, #2
 8002664:	5499      	strb	r1, [r3, r2]
 8002666:	e00b      	b.n	8002680 <HAL_TIM_IC_Start_IT+0xdc>
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	2b08      	cmp	r3, #8
 800266c:	d104      	bne.n	8002678 <HAL_TIM_IC_Start_IT+0xd4>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2240      	movs	r2, #64	; 0x40
 8002672:	2102      	movs	r1, #2
 8002674:	5499      	strb	r1, [r3, r2]
 8002676:	e003      	b.n	8002680 <HAL_TIM_IC_Start_IT+0xdc>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2241      	movs	r2, #65	; 0x41
 800267c:	2102      	movs	r1, #2
 800267e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d104      	bne.n	8002690 <HAL_TIM_IC_Start_IT+0xec>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2242      	movs	r2, #66	; 0x42
 800268a:	2102      	movs	r1, #2
 800268c:	5499      	strb	r1, [r3, r2]
 800268e:	e013      	b.n	80026b8 <HAL_TIM_IC_Start_IT+0x114>
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	2b04      	cmp	r3, #4
 8002694:	d104      	bne.n	80026a0 <HAL_TIM_IC_Start_IT+0xfc>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2243      	movs	r2, #67	; 0x43
 800269a:	2102      	movs	r1, #2
 800269c:	5499      	strb	r1, [r3, r2]
 800269e:	e00b      	b.n	80026b8 <HAL_TIM_IC_Start_IT+0x114>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d104      	bne.n	80026b0 <HAL_TIM_IC_Start_IT+0x10c>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2244      	movs	r2, #68	; 0x44
 80026aa:	2102      	movs	r1, #2
 80026ac:	5499      	strb	r1, [r3, r2]
 80026ae:	e003      	b.n	80026b8 <HAL_TIM_IC_Start_IT+0x114>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2245      	movs	r2, #69	; 0x45
 80026b4:	2102      	movs	r1, #2
 80026b6:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	2b0c      	cmp	r3, #12
 80026bc:	d02a      	beq.n	8002714 <HAL_TIM_IC_Start_IT+0x170>
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	2b0c      	cmp	r3, #12
 80026c2:	d830      	bhi.n	8002726 <HAL_TIM_IC_Start_IT+0x182>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	2b08      	cmp	r3, #8
 80026c8:	d01b      	beq.n	8002702 <HAL_TIM_IC_Start_IT+0x15e>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d82a      	bhi.n	8002726 <HAL_TIM_IC_Start_IT+0x182>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_TIM_IC_Start_IT+0x13a>
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d009      	beq.n	80026f0 <HAL_TIM_IC_Start_IT+0x14c>
 80026dc:	e023      	b.n	8002726 <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2102      	movs	r1, #2
 80026ea:	430a      	orrs	r2, r1
 80026ec:	60da      	str	r2, [r3, #12]
      break;
 80026ee:	e01f      	b.n	8002730 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2104      	movs	r1, #4
 80026fc:	430a      	orrs	r2, r1
 80026fe:	60da      	str	r2, [r3, #12]
      break;
 8002700:	e016      	b.n	8002730 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2108      	movs	r1, #8
 800270e:	430a      	orrs	r2, r1
 8002710:	60da      	str	r2, [r3, #12]
      break;
 8002712:	e00d      	b.n	8002730 <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2110      	movs	r1, #16
 8002720:	430a      	orrs	r2, r1
 8002722:	60da      	str	r2, [r3, #12]
      break;
 8002724:	e004      	b.n	8002730 <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 8002726:	230f      	movs	r3, #15
 8002728:	18fb      	adds	r3, r7, r3
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
      break;
 800272e:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8002730:	230f      	movs	r3, #15
 8002732:	18fb      	adds	r3, r7, r3
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d130      	bne.n	800279c <HAL_TIM_IC_Start_IT+0x1f8>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6839      	ldr	r1, [r7, #0]
 8002740:	2201      	movs	r2, #1
 8002742:	0018      	movs	r0, r3
 8002744:	f001 f88c 	bl	8003860 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a17      	ldr	r2, [pc, #92]	; (80027ac <HAL_TIM_IC_Start_IT+0x208>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d00a      	beq.n	8002768 <HAL_TIM_IC_Start_IT+0x1c4>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	2380      	movs	r3, #128	; 0x80
 8002758:	05db      	lsls	r3, r3, #23
 800275a:	429a      	cmp	r2, r3
 800275c:	d004      	beq.n	8002768 <HAL_TIM_IC_Start_IT+0x1c4>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a13      	ldr	r2, [pc, #76]	; (80027b0 <HAL_TIM_IC_Start_IT+0x20c>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d111      	bne.n	800278c <HAL_TIM_IC_Start_IT+0x1e8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2207      	movs	r2, #7
 8002770:	4013      	ands	r3, r2
 8002772:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b06      	cmp	r3, #6
 8002778:	d010      	beq.n	800279c <HAL_TIM_IC_Start_IT+0x1f8>
      {
        __HAL_TIM_ENABLE(htim);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2101      	movs	r1, #1
 8002786:	430a      	orrs	r2, r1
 8002788:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800278a:	e007      	b.n	800279c <HAL_TIM_IC_Start_IT+0x1f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2101      	movs	r1, #1
 8002798:	430a      	orrs	r2, r1
 800279a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800279c:	230f      	movs	r3, #15
 800279e:	18fb      	adds	r3, r7, r3
 80027a0:	781b      	ldrb	r3, [r3, #0]
}
 80027a2:	0018      	movs	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b004      	add	sp, #16
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	40012c00 	.word	0x40012c00
 80027b0:	40000400 	.word	0x40000400

080027b4 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027be:	230f      	movs	r3, #15
 80027c0:	18fb      	adds	r3, r7, r3
 80027c2:	2200      	movs	r2, #0
 80027c4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2b0c      	cmp	r3, #12
 80027ca:	d02a      	beq.n	8002822 <HAL_TIM_IC_Stop_IT+0x6e>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	2b0c      	cmp	r3, #12
 80027d0:	d830      	bhi.n	8002834 <HAL_TIM_IC_Stop_IT+0x80>
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d01b      	beq.n	8002810 <HAL_TIM_IC_Stop_IT+0x5c>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	2b08      	cmp	r3, #8
 80027dc:	d82a      	bhi.n	8002834 <HAL_TIM_IC_Stop_IT+0x80>
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_TIM_IC_Stop_IT+0x38>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	d009      	beq.n	80027fe <HAL_TIM_IC_Stop_IT+0x4a>
 80027ea:	e023      	b.n	8002834 <HAL_TIM_IC_Stop_IT+0x80>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68da      	ldr	r2, [r3, #12]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2102      	movs	r1, #2
 80027f8:	438a      	bics	r2, r1
 80027fa:	60da      	str	r2, [r3, #12]
      break;
 80027fc:	e01f      	b.n	800283e <HAL_TIM_IC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2104      	movs	r1, #4
 800280a:	438a      	bics	r2, r1
 800280c:	60da      	str	r2, [r3, #12]
      break;
 800280e:	e016      	b.n	800283e <HAL_TIM_IC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2108      	movs	r1, #8
 800281c:	438a      	bics	r2, r1
 800281e:	60da      	str	r2, [r3, #12]
      break;
 8002820:	e00d      	b.n	800283e <HAL_TIM_IC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68da      	ldr	r2, [r3, #12]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2110      	movs	r1, #16
 800282e:	438a      	bics	r2, r1
 8002830:	60da      	str	r2, [r3, #12]
      break;
 8002832:	e004      	b.n	800283e <HAL_TIM_IC_Stop_IT+0x8a>
    }

    default:
      status = HAL_ERROR;
 8002834:	230f      	movs	r3, #15
 8002836:	18fb      	adds	r3, r7, r3
 8002838:	2201      	movs	r2, #1
 800283a:	701a      	strb	r2, [r3, #0]
      break;
 800283c:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800283e:	230f      	movs	r3, #15
 8002840:	18fb      	adds	r3, r7, r3
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d152      	bne.n	80028ee <HAL_TIM_IC_Stop_IT+0x13a>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	6839      	ldr	r1, [r7, #0]
 800284e:	2200      	movs	r2, #0
 8002850:	0018      	movs	r0, r3
 8002852:	f001 f805 	bl	8003860 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	4a27      	ldr	r2, [pc, #156]	; (80028fc <HAL_TIM_IC_Stop_IT+0x148>)
 800285e:	4013      	ands	r3, r2
 8002860:	d10d      	bne.n	800287e <HAL_TIM_IC_Stop_IT+0xca>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	4a25      	ldr	r2, [pc, #148]	; (8002900 <HAL_TIM_IC_Stop_IT+0x14c>)
 800286a:	4013      	ands	r3, r2
 800286c:	d107      	bne.n	800287e <HAL_TIM_IC_Stop_IT+0xca>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2101      	movs	r1, #1
 800287a:	438a      	bics	r2, r1
 800287c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d104      	bne.n	800288e <HAL_TIM_IC_Stop_IT+0xda>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	223e      	movs	r2, #62	; 0x3e
 8002888:	2101      	movs	r1, #1
 800288a:	5499      	strb	r1, [r3, r2]
 800288c:	e013      	b.n	80028b6 <HAL_TIM_IC_Stop_IT+0x102>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	2b04      	cmp	r3, #4
 8002892:	d104      	bne.n	800289e <HAL_TIM_IC_Stop_IT+0xea>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	223f      	movs	r2, #63	; 0x3f
 8002898:	2101      	movs	r1, #1
 800289a:	5499      	strb	r1, [r3, r2]
 800289c:	e00b      	b.n	80028b6 <HAL_TIM_IC_Stop_IT+0x102>
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d104      	bne.n	80028ae <HAL_TIM_IC_Stop_IT+0xfa>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2240      	movs	r2, #64	; 0x40
 80028a8:	2101      	movs	r1, #1
 80028aa:	5499      	strb	r1, [r3, r2]
 80028ac:	e003      	b.n	80028b6 <HAL_TIM_IC_Stop_IT+0x102>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2241      	movs	r2, #65	; 0x41
 80028b2:	2101      	movs	r1, #1
 80028b4:	5499      	strb	r1, [r3, r2]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d104      	bne.n	80028c6 <HAL_TIM_IC_Stop_IT+0x112>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2242      	movs	r2, #66	; 0x42
 80028c0:	2101      	movs	r1, #1
 80028c2:	5499      	strb	r1, [r3, r2]
 80028c4:	e013      	b.n	80028ee <HAL_TIM_IC_Stop_IT+0x13a>
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d104      	bne.n	80028d6 <HAL_TIM_IC_Stop_IT+0x122>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2243      	movs	r2, #67	; 0x43
 80028d0:	2101      	movs	r1, #1
 80028d2:	5499      	strb	r1, [r3, r2]
 80028d4:	e00b      	b.n	80028ee <HAL_TIM_IC_Stop_IT+0x13a>
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d104      	bne.n	80028e6 <HAL_TIM_IC_Stop_IT+0x132>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2244      	movs	r2, #68	; 0x44
 80028e0:	2101      	movs	r1, #1
 80028e2:	5499      	strb	r1, [r3, r2]
 80028e4:	e003      	b.n	80028ee <HAL_TIM_IC_Stop_IT+0x13a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2245      	movs	r2, #69	; 0x45
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 80028ee:	230f      	movs	r3, #15
 80028f0:	18fb      	adds	r3, r7, r3
 80028f2:	781b      	ldrb	r3, [r3, #0]
}
 80028f4:	0018      	movs	r0, r3
 80028f6:	46bd      	mov	sp, r7
 80028f8:	b004      	add	sp, #16
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	00001111 	.word	0x00001111
 8002900:	00000444 	.word	0x00000444

08002904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	2202      	movs	r2, #2
 8002914:	4013      	ands	r3, r2
 8002916:	2b02      	cmp	r3, #2
 8002918:	d124      	bne.n	8002964 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2202      	movs	r2, #2
 8002922:	4013      	ands	r3, r2
 8002924:	2b02      	cmp	r3, #2
 8002926:	d11d      	bne.n	8002964 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2203      	movs	r2, #3
 800292e:	4252      	negs	r2, r2
 8002930:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2203      	movs	r2, #3
 8002940:	4013      	ands	r3, r2
 8002942:	d004      	beq.n	800294e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	0018      	movs	r0, r3
 8002948:	f7fd fdbe 	bl	80004c8 <HAL_TIM_IC_CaptureCallback>
 800294c:	e007      	b.n	800295e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0018      	movs	r0, r3
 8002952:	f000 fb5f 	bl	8003014 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	0018      	movs	r0, r3
 800295a:	f000 fb63 	bl	8003024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	2204      	movs	r2, #4
 800296c:	4013      	ands	r3, r2
 800296e:	2b04      	cmp	r3, #4
 8002970:	d125      	bne.n	80029be <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2204      	movs	r2, #4
 800297a:	4013      	ands	r3, r2
 800297c:	2b04      	cmp	r3, #4
 800297e:	d11e      	bne.n	80029be <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2205      	movs	r2, #5
 8002986:	4252      	negs	r2, r2
 8002988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2202      	movs	r2, #2
 800298e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	699a      	ldr	r2, [r3, #24]
 8002996:	23c0      	movs	r3, #192	; 0xc0
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4013      	ands	r3, r2
 800299c:	d004      	beq.n	80029a8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	0018      	movs	r0, r3
 80029a2:	f7fd fd91 	bl	80004c8 <HAL_TIM_IC_CaptureCallback>
 80029a6:	e007      	b.n	80029b8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	0018      	movs	r0, r3
 80029ac:	f000 fb32 	bl	8003014 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	0018      	movs	r0, r3
 80029b4:	f000 fb36 	bl	8003024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	2208      	movs	r2, #8
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d124      	bne.n	8002a16 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	2208      	movs	r2, #8
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b08      	cmp	r3, #8
 80029d8:	d11d      	bne.n	8002a16 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2209      	movs	r2, #9
 80029e0:	4252      	negs	r2, r2
 80029e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2204      	movs	r2, #4
 80029e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	2203      	movs	r2, #3
 80029f2:	4013      	ands	r3, r2
 80029f4:	d004      	beq.n	8002a00 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7fd fd65 	bl	80004c8 <HAL_TIM_IC_CaptureCallback>
 80029fe:	e007      	b.n	8002a10 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f000 fb06 	bl	8003014 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	f000 fb0a 	bl	8003024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	691b      	ldr	r3, [r3, #16]
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	4013      	ands	r3, r2
 8002a20:	2b10      	cmp	r3, #16
 8002a22:	d125      	bne.n	8002a70 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	2210      	movs	r2, #16
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b10      	cmp	r3, #16
 8002a30:	d11e      	bne.n	8002a70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2211      	movs	r2, #17
 8002a38:	4252      	negs	r2, r2
 8002a3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2208      	movs	r2, #8
 8002a40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	69da      	ldr	r2, [r3, #28]
 8002a48:	23c0      	movs	r3, #192	; 0xc0
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	d004      	beq.n	8002a5a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	0018      	movs	r0, r3
 8002a54:	f7fd fd38 	bl	80004c8 <HAL_TIM_IC_CaptureCallback>
 8002a58:	e007      	b.n	8002a6a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f000 fad9 	bl	8003014 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f000 fadd 	bl	8003024 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	2201      	movs	r2, #1
 8002a78:	4013      	ands	r3, r2
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d10f      	bne.n	8002a9e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	68db      	ldr	r3, [r3, #12]
 8002a84:	2201      	movs	r2, #1
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d108      	bne.n	8002a9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2202      	movs	r2, #2
 8002a92:	4252      	negs	r2, r2
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f7fd fd6f 	bl	800057c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	2280      	movs	r2, #128	; 0x80
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	2b80      	cmp	r3, #128	; 0x80
 8002aaa:	d10f      	bne.n	8002acc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b80      	cmp	r3, #128	; 0x80
 8002ab8:	d108      	bne.n	8002acc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2281      	movs	r2, #129	; 0x81
 8002ac0:	4252      	negs	r2, r2
 8002ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f000 ffac 	bl	8003a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	2240      	movs	r2, #64	; 0x40
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b40      	cmp	r3, #64	; 0x40
 8002ad8:	d10f      	bne.n	8002afa <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	2240      	movs	r2, #64	; 0x40
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	2b40      	cmp	r3, #64	; 0x40
 8002ae6:	d108      	bne.n	8002afa <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2241      	movs	r2, #65	; 0x41
 8002aee:	4252      	negs	r2, r2
 8002af0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	0018      	movs	r0, r3
 8002af6:	f000 fa9d 	bl	8003034 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	2220      	movs	r2, #32
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b20      	cmp	r3, #32
 8002b06:	d10f      	bne.n	8002b28 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b20      	cmp	r3, #32
 8002b14:	d108      	bne.n	8002b28 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2221      	movs	r2, #33	; 0x21
 8002b1c:	4252      	negs	r2, r2
 8002b1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	0018      	movs	r0, r3
 8002b24:	f000 ff76 	bl	8003a14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b28:	46c0      	nop			; (mov r8, r8)
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	b002      	add	sp, #8
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b3c:	2317      	movs	r3, #23
 8002b3e:	18fb      	adds	r3, r7, r3
 8002b40:	2200      	movs	r2, #0
 8002b42:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	223c      	movs	r2, #60	; 0x3c
 8002b48:	5c9b      	ldrb	r3, [r3, r2]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_TIM_IC_ConfigChannel+0x22>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e08c      	b.n	8002c6c <HAL_TIM_IC_ConfigChannel+0x13c>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	223c      	movs	r2, #60	; 0x3c
 8002b56:	2101      	movs	r1, #1
 8002b58:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d11b      	bne.n	8002b98 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6818      	ldr	r0, [r3, #0]
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	6819      	ldr	r1, [r3, #0]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	f000 fcbe 	bl	80034f0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	699a      	ldr	r2, [r3, #24]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	210c      	movs	r1, #12
 8002b80:	438a      	bics	r2, r1
 8002b82:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6999      	ldr	r1, [r3, #24]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	430a      	orrs	r2, r1
 8002b94:	619a      	str	r2, [r3, #24]
 8002b96:	e062      	b.n	8002c5e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d11c      	bne.n	8002bd8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6818      	ldr	r0, [r3, #0]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	6819      	ldr	r1, [r3, #0]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	685a      	ldr	r2, [r3, #4]
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f000 fd23 	bl	80035f8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699a      	ldr	r2, [r3, #24]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	492d      	ldr	r1, [pc, #180]	; (8002c74 <HAL_TIM_IC_ConfigChannel+0x144>)
 8002bbe:	400a      	ands	r2, r1
 8002bc0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6999      	ldr	r1, [r3, #24]
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	021a      	lsls	r2, r3, #8
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	619a      	str	r2, [r3, #24]
 8002bd6:	e042      	b.n	8002c5e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d11b      	bne.n	8002c16 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6818      	ldr	r0, [r3, #0]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	6819      	ldr	r1, [r3, #0]
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	68db      	ldr	r3, [r3, #12]
 8002bee:	f000 fd77 	bl	80036e0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	69da      	ldr	r2, [r3, #28]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	210c      	movs	r1, #12
 8002bfe:	438a      	bics	r2, r1
 8002c00:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	69d9      	ldr	r1, [r3, #28]
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	61da      	str	r2, [r3, #28]
 8002c14:	e023      	b.n	8002c5e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2b0c      	cmp	r3, #12
 8002c1a:	d11c      	bne.n	8002c56 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6818      	ldr	r0, [r3, #0]
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	6819      	ldr	r1, [r3, #0]
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f000 fd98 	bl	8003760 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	69da      	ldr	r2, [r3, #28]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	490e      	ldr	r1, [pc, #56]	; (8002c74 <HAL_TIM_IC_ConfigChannel+0x144>)
 8002c3c:	400a      	ands	r2, r1
 8002c3e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	69d9      	ldr	r1, [r3, #28]
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	021a      	lsls	r2, r3, #8
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	61da      	str	r2, [r3, #28]
 8002c54:	e003      	b.n	8002c5e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8002c56:	2317      	movs	r3, #23
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	223c      	movs	r2, #60	; 0x3c
 8002c62:	2100      	movs	r1, #0
 8002c64:	5499      	strb	r1, [r3, r2]

  return status;
 8002c66:	2317      	movs	r3, #23
 8002c68:	18fb      	adds	r3, r7, r3
 8002c6a:	781b      	ldrb	r3, [r3, #0]
}
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b006      	add	sp, #24
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	fffff3ff 	.word	0xfffff3ff

08002c78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c84:	2317      	movs	r3, #23
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	2200      	movs	r2, #0
 8002c8a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	223c      	movs	r2, #60	; 0x3c
 8002c90:	5c9b      	ldrb	r3, [r3, r2]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d101      	bne.n	8002c9a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002c96:	2302      	movs	r3, #2
 8002c98:	e0ad      	b.n	8002df6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	223c      	movs	r2, #60	; 0x3c
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b0c      	cmp	r3, #12
 8002ca6:	d100      	bne.n	8002caa <HAL_TIM_PWM_ConfigChannel+0x32>
 8002ca8:	e076      	b.n	8002d98 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b0c      	cmp	r3, #12
 8002cae:	d900      	bls.n	8002cb2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002cb0:	e095      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x166>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d04e      	beq.n	8002d56 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d900      	bls.n	8002cc0 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002cbe:	e08e      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x166>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_TIM_PWM_ConfigChannel+0x56>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d021      	beq.n	8002d10 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002ccc:	e087      	b.n	8002dde <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	0011      	movs	r1, r2
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	f000 fa2a 	bl	8003130 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	699a      	ldr	r2, [r3, #24]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2108      	movs	r1, #8
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2104      	movs	r1, #4
 8002cf8:	438a      	bics	r2, r1
 8002cfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6999      	ldr	r1, [r3, #24]
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	691a      	ldr	r2, [r3, #16]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	619a      	str	r2, [r3, #24]
      break;
 8002d0e:	e06b      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	0011      	movs	r1, r2
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f000 fa87 	bl	800322c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699a      	ldr	r2, [r3, #24]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2180      	movs	r1, #128	; 0x80
 8002d2a:	0109      	lsls	r1, r1, #4
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	699a      	ldr	r2, [r3, #24]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4931      	ldr	r1, [pc, #196]	; (8002e00 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002d3c:	400a      	ands	r2, r1
 8002d3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	6999      	ldr	r1, [r3, #24]
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	021a      	lsls	r2, r3, #8
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	619a      	str	r2, [r3, #24]
      break;
 8002d54:	e048      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	0011      	movs	r1, r2
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 fae2 	bl	8003328 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	69da      	ldr	r2, [r3, #28]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2108      	movs	r1, #8
 8002d70:	430a      	orrs	r2, r1
 8002d72:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	69da      	ldr	r2, [r3, #28]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2104      	movs	r1, #4
 8002d80:	438a      	bics	r2, r1
 8002d82:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	69d9      	ldr	r1, [r3, #28]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	430a      	orrs	r2, r1
 8002d94:	61da      	str	r2, [r3, #28]
      break;
 8002d96:	e027      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	0011      	movs	r1, r2
 8002da0:	0018      	movs	r0, r3
 8002da2:	f000 fb41 	bl	8003428 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	69da      	ldr	r2, [r3, #28]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2180      	movs	r1, #128	; 0x80
 8002db2:	0109      	lsls	r1, r1, #4
 8002db4:	430a      	orrs	r2, r1
 8002db6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69da      	ldr	r2, [r3, #28]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	490f      	ldr	r1, [pc, #60]	; (8002e00 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002dc4:	400a      	ands	r2, r1
 8002dc6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	69d9      	ldr	r1, [r3, #28]
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	021a      	lsls	r2, r3, #8
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	61da      	str	r2, [r3, #28]
      break;
 8002ddc:	e004      	b.n	8002de8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002dde:	2317      	movs	r3, #23
 8002de0:	18fb      	adds	r3, r7, r3
 8002de2:	2201      	movs	r2, #1
 8002de4:	701a      	strb	r2, [r3, #0]
      break;
 8002de6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	223c      	movs	r2, #60	; 0x3c
 8002dec:	2100      	movs	r1, #0
 8002dee:	5499      	strb	r1, [r3, r2]

  return status;
 8002df0:	2317      	movs	r3, #23
 8002df2:	18fb      	adds	r3, r7, r3
 8002df4:	781b      	ldrb	r3, [r3, #0]
}
 8002df6:	0018      	movs	r0, r3
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	b006      	add	sp, #24
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	46c0      	nop			; (mov r8, r8)
 8002e00:	fffffbff 	.word	0xfffffbff

08002e04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0e:	230f      	movs	r3, #15
 8002e10:	18fb      	adds	r3, r7, r3
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	223c      	movs	r2, #60	; 0x3c
 8002e1a:	5c9b      	ldrb	r3, [r3, r2]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_TIM_ConfigClockSource+0x20>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e0bc      	b.n	8002f9e <HAL_TIM_ConfigClockSource+0x19a>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	223c      	movs	r2, #60	; 0x3c
 8002e28:	2101      	movs	r1, #1
 8002e2a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	223d      	movs	r2, #61	; 0x3d
 8002e30:	2102      	movs	r1, #2
 8002e32:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2277      	movs	r2, #119	; 0x77
 8002e40:	4393      	bics	r3, r2
 8002e42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4a58      	ldr	r2, [pc, #352]	; (8002fa8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002e48:	4013      	ands	r3, r2
 8002e4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2280      	movs	r2, #128	; 0x80
 8002e5a:	0192      	lsls	r2, r2, #6
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d040      	beq.n	8002ee2 <HAL_TIM_ConfigClockSource+0xde>
 8002e60:	2280      	movs	r2, #128	; 0x80
 8002e62:	0192      	lsls	r2, r2, #6
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d900      	bls.n	8002e6a <HAL_TIM_ConfigClockSource+0x66>
 8002e68:	e088      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e6a:	2280      	movs	r2, #128	; 0x80
 8002e6c:	0152      	lsls	r2, r2, #5
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d100      	bne.n	8002e74 <HAL_TIM_ConfigClockSource+0x70>
 8002e72:	e088      	b.n	8002f86 <HAL_TIM_ConfigClockSource+0x182>
 8002e74:	2280      	movs	r2, #128	; 0x80
 8002e76:	0152      	lsls	r2, r2, #5
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d900      	bls.n	8002e7e <HAL_TIM_ConfigClockSource+0x7a>
 8002e7c:	e07e      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e7e:	2b70      	cmp	r3, #112	; 0x70
 8002e80:	d018      	beq.n	8002eb4 <HAL_TIM_ConfigClockSource+0xb0>
 8002e82:	d900      	bls.n	8002e86 <HAL_TIM_ConfigClockSource+0x82>
 8002e84:	e07a      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e86:	2b60      	cmp	r3, #96	; 0x60
 8002e88:	d04f      	beq.n	8002f2a <HAL_TIM_ConfigClockSource+0x126>
 8002e8a:	d900      	bls.n	8002e8e <HAL_TIM_ConfigClockSource+0x8a>
 8002e8c:	e076      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e8e:	2b50      	cmp	r3, #80	; 0x50
 8002e90:	d03b      	beq.n	8002f0a <HAL_TIM_ConfigClockSource+0x106>
 8002e92:	d900      	bls.n	8002e96 <HAL_TIM_ConfigClockSource+0x92>
 8002e94:	e072      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e96:	2b40      	cmp	r3, #64	; 0x40
 8002e98:	d057      	beq.n	8002f4a <HAL_TIM_ConfigClockSource+0x146>
 8002e9a:	d900      	bls.n	8002e9e <HAL_TIM_ConfigClockSource+0x9a>
 8002e9c:	e06e      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002e9e:	2b30      	cmp	r3, #48	; 0x30
 8002ea0:	d063      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002ea2:	d86b      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d060      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002ea8:	d868      	bhi.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d05d      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002eae:	2b10      	cmp	r3, #16
 8002eb0:	d05b      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0x166>
 8002eb2:	e063      	b.n	8002f7c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6818      	ldr	r0, [r3, #0]
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	6899      	ldr	r1, [r3, #8]
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f000 fcac 	bl	8003820 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2277      	movs	r2, #119	; 0x77
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68ba      	ldr	r2, [r7, #8]
 8002ede:	609a      	str	r2, [r3, #8]
      break;
 8002ee0:	e052      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6818      	ldr	r0, [r3, #0]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	6899      	ldr	r1, [r3, #8]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f000 fc95 	bl	8003820 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	01c9      	lsls	r1, r1, #7
 8002f04:	430a      	orrs	r2, r1
 8002f06:	609a      	str	r2, [r3, #8]
      break;
 8002f08:	e03e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6818      	ldr	r0, [r3, #0]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6859      	ldr	r1, [r3, #4]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	001a      	movs	r2, r3
 8002f18:	f000 fb40 	bl	800359c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2150      	movs	r1, #80	; 0x50
 8002f22:	0018      	movs	r0, r3
 8002f24:	f000 fc62 	bl	80037ec <TIM_ITRx_SetConfig>
      break;
 8002f28:	e02e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	6859      	ldr	r1, [r3, #4]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	001a      	movs	r2, r3
 8002f38:	f000 fba0 	bl	800367c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2160      	movs	r1, #96	; 0x60
 8002f42:	0018      	movs	r0, r3
 8002f44:	f000 fc52 	bl	80037ec <TIM_ITRx_SetConfig>
      break;
 8002f48:	e01e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6818      	ldr	r0, [r3, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	6859      	ldr	r1, [r3, #4]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	001a      	movs	r2, r3
 8002f58:	f000 fb20 	bl	800359c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2140      	movs	r1, #64	; 0x40
 8002f62:	0018      	movs	r0, r3
 8002f64:	f000 fc42 	bl	80037ec <TIM_ITRx_SetConfig>
      break;
 8002f68:	e00e      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	0019      	movs	r1, r3
 8002f74:	0010      	movs	r0, r2
 8002f76:	f000 fc39 	bl	80037ec <TIM_ITRx_SetConfig>
      break;
 8002f7a:	e005      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002f7c:	230f      	movs	r3, #15
 8002f7e:	18fb      	adds	r3, r7, r3
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
      break;
 8002f84:	e000      	b.n	8002f88 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002f86:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	223d      	movs	r2, #61	; 0x3d
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	223c      	movs	r2, #60	; 0x3c
 8002f94:	2100      	movs	r1, #0
 8002f96:	5499      	strb	r1, [r3, r2]

  return status;
 8002f98:	230f      	movs	r3, #15
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	781b      	ldrb	r3, [r3, #0]
}
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	b004      	add	sp, #16
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	46c0      	nop			; (mov r8, r8)
 8002fa8:	ffff00ff 	.word	0xffff00ff

08002fac <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2b0c      	cmp	r3, #12
 8002fbe:	d01e      	beq.n	8002ffe <HAL_TIM_ReadCapturedValue+0x52>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2b0c      	cmp	r3, #12
 8002fc4:	d820      	bhi.n	8003008 <HAL_TIM_ReadCapturedValue+0x5c>
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d013      	beq.n	8002ff4 <HAL_TIM_ReadCapturedValue+0x48>
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d81a      	bhi.n	8003008 <HAL_TIM_ReadCapturedValue+0x5c>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <HAL_TIM_ReadCapturedValue+0x34>
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d005      	beq.n	8002fea <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8002fde:	e013      	b.n	8003008 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe6:	60fb      	str	r3, [r7, #12]
      break;
 8002fe8:	e00f      	b.n	800300a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff0:	60fb      	str	r3, [r7, #12]
      break;
 8002ff2:	e00a      	b.n	800300a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffa:	60fb      	str	r3, [r7, #12]
      break;
 8002ffc:	e005      	b.n	800300a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	60fb      	str	r3, [r7, #12]
      break;
 8003006:	e000      	b.n	800300a <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8003008:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 800300a:	68fb      	ldr	r3, [r7, #12]
}
 800300c:	0018      	movs	r0, r3
 800300e:	46bd      	mov	sp, r7
 8003010:	b004      	add	sp, #16
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800301c:	46c0      	nop			; (mov r8, r8)
 800301e:	46bd      	mov	sp, r7
 8003020:	b002      	add	sp, #8
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800302c:	46c0      	nop			; (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	b002      	add	sp, #8
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800303c:	46c0      	nop			; (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	b002      	add	sp, #8
 8003042:	bd80      	pop	{r7, pc}

08003044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a30      	ldr	r2, [pc, #192]	; (8003118 <TIM_Base_SetConfig+0xd4>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d008      	beq.n	800306e <TIM_Base_SetConfig+0x2a>
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	2380      	movs	r3, #128	; 0x80
 8003060:	05db      	lsls	r3, r3, #23
 8003062:	429a      	cmp	r2, r3
 8003064:	d003      	beq.n	800306e <TIM_Base_SetConfig+0x2a>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a2c      	ldr	r2, [pc, #176]	; (800311c <TIM_Base_SetConfig+0xd8>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d108      	bne.n	8003080 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2270      	movs	r2, #112	; 0x70
 8003072:	4393      	bics	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	68fa      	ldr	r2, [r7, #12]
 800307c:	4313      	orrs	r3, r2
 800307e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a25      	ldr	r2, [pc, #148]	; (8003118 <TIM_Base_SetConfig+0xd4>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d014      	beq.n	80030b2 <TIM_Base_SetConfig+0x6e>
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	2380      	movs	r3, #128	; 0x80
 800308c:	05db      	lsls	r3, r3, #23
 800308e:	429a      	cmp	r2, r3
 8003090:	d00f      	beq.n	80030b2 <TIM_Base_SetConfig+0x6e>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a21      	ldr	r2, [pc, #132]	; (800311c <TIM_Base_SetConfig+0xd8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d00b      	beq.n	80030b2 <TIM_Base_SetConfig+0x6e>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a20      	ldr	r2, [pc, #128]	; (8003120 <TIM_Base_SetConfig+0xdc>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d007      	beq.n	80030b2 <TIM_Base_SetConfig+0x6e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a1f      	ldr	r2, [pc, #124]	; (8003124 <TIM_Base_SetConfig+0xe0>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d003      	beq.n	80030b2 <TIM_Base_SetConfig+0x6e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a1e      	ldr	r2, [pc, #120]	; (8003128 <TIM_Base_SetConfig+0xe4>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d108      	bne.n	80030c4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	4a1d      	ldr	r2, [pc, #116]	; (800312c <TIM_Base_SetConfig+0xe8>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2280      	movs	r2, #128	; 0x80
 80030c8:	4393      	bics	r3, r2
 80030ca:	001a      	movs	r2, r3
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a0a      	ldr	r2, [pc, #40]	; (8003118 <TIM_Base_SetConfig+0xd4>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d007      	beq.n	8003102 <TIM_Base_SetConfig+0xbe>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a0b      	ldr	r2, [pc, #44]	; (8003124 <TIM_Base_SetConfig+0xe0>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d003      	beq.n	8003102 <TIM_Base_SetConfig+0xbe>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <TIM_Base_SetConfig+0xe4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d103      	bne.n	800310a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	691a      	ldr	r2, [r3, #16]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2201      	movs	r2, #1
 800310e:	615a      	str	r2, [r3, #20]
}
 8003110:	46c0      	nop			; (mov r8, r8)
 8003112:	46bd      	mov	sp, r7
 8003114:	b004      	add	sp, #16
 8003116:	bd80      	pop	{r7, pc}
 8003118:	40012c00 	.word	0x40012c00
 800311c:	40000400 	.word	0x40000400
 8003120:	40002000 	.word	0x40002000
 8003124:	40014400 	.word	0x40014400
 8003128:	40014800 	.word	0x40014800
 800312c:	fffffcff 	.word	0xfffffcff

08003130 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	2201      	movs	r2, #1
 8003140:	4393      	bics	r3, r2
 8003142:	001a      	movs	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a1b      	ldr	r3, [r3, #32]
 800314c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	699b      	ldr	r3, [r3, #24]
 8003158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2270      	movs	r2, #112	; 0x70
 800315e:	4393      	bics	r3, r2
 8003160:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2203      	movs	r2, #3
 8003166:	4393      	bics	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	4313      	orrs	r3, r2
 8003172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	2202      	movs	r2, #2
 8003178:	4393      	bics	r3, r2
 800317a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	4313      	orrs	r3, r2
 8003184:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a23      	ldr	r2, [pc, #140]	; (8003218 <TIM_OC1_SetConfig+0xe8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d007      	beq.n	800319e <TIM_OC1_SetConfig+0x6e>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a22      	ldr	r2, [pc, #136]	; (800321c <TIM_OC1_SetConfig+0xec>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d003      	beq.n	800319e <TIM_OC1_SetConfig+0x6e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a21      	ldr	r2, [pc, #132]	; (8003220 <TIM_OC1_SetConfig+0xf0>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d10c      	bne.n	80031b8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2208      	movs	r2, #8
 80031a2:	4393      	bics	r3, r2
 80031a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	2204      	movs	r2, #4
 80031b4:	4393      	bics	r3, r2
 80031b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a17      	ldr	r2, [pc, #92]	; (8003218 <TIM_OC1_SetConfig+0xe8>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d007      	beq.n	80031d0 <TIM_OC1_SetConfig+0xa0>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a16      	ldr	r2, [pc, #88]	; (800321c <TIM_OC1_SetConfig+0xec>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d003      	beq.n	80031d0 <TIM_OC1_SetConfig+0xa0>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a15      	ldr	r2, [pc, #84]	; (8003220 <TIM_OC1_SetConfig+0xf0>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d111      	bne.n	80031f4 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	4a14      	ldr	r2, [pc, #80]	; (8003224 <TIM_OC1_SetConfig+0xf4>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	4a13      	ldr	r2, [pc, #76]	; (8003228 <TIM_OC1_SetConfig+0xf8>)
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	695b      	ldr	r3, [r3, #20]
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	621a      	str	r2, [r3, #32]
}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	46bd      	mov	sp, r7
 8003212:	b006      	add	sp, #24
 8003214:	bd80      	pop	{r7, pc}
 8003216:	46c0      	nop			; (mov r8, r8)
 8003218:	40012c00 	.word	0x40012c00
 800321c:	40014400 	.word	0x40014400
 8003220:	40014800 	.word	0x40014800
 8003224:	fffffeff 	.word	0xfffffeff
 8003228:	fffffdff 	.word	0xfffffdff

0800322c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a1b      	ldr	r3, [r3, #32]
 800323a:	2210      	movs	r2, #16
 800323c:	4393      	bics	r3, r2
 800323e:	001a      	movs	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4a2c      	ldr	r2, [pc, #176]	; (800330c <TIM_OC2_SetConfig+0xe0>)
 800325a:	4013      	ands	r3, r2
 800325c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	4a2b      	ldr	r2, [pc, #172]	; (8003310 <TIM_OC2_SetConfig+0xe4>)
 8003262:	4013      	ands	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	021b      	lsls	r3, r3, #8
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	2220      	movs	r2, #32
 8003276:	4393      	bics	r3, r2
 8003278:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	011b      	lsls	r3, r3, #4
 8003280:	697a      	ldr	r2, [r7, #20]
 8003282:	4313      	orrs	r3, r2
 8003284:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a22      	ldr	r2, [pc, #136]	; (8003314 <TIM_OC2_SetConfig+0xe8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d10d      	bne.n	80032aa <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2280      	movs	r2, #128	; 0x80
 8003292:	4393      	bics	r3, r2
 8003294:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	011b      	lsls	r3, r3, #4
 800329c:	697a      	ldr	r2, [r7, #20]
 800329e:	4313      	orrs	r3, r2
 80032a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	2240      	movs	r2, #64	; 0x40
 80032a6:	4393      	bics	r3, r2
 80032a8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a19      	ldr	r2, [pc, #100]	; (8003314 <TIM_OC2_SetConfig+0xe8>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d007      	beq.n	80032c2 <TIM_OC2_SetConfig+0x96>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a18      	ldr	r2, [pc, #96]	; (8003318 <TIM_OC2_SetConfig+0xec>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d003      	beq.n	80032c2 <TIM_OC2_SetConfig+0x96>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a17      	ldr	r2, [pc, #92]	; (800331c <TIM_OC2_SetConfig+0xf0>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d113      	bne.n	80032ea <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	4a16      	ldr	r2, [pc, #88]	; (8003320 <TIM_OC2_SetConfig+0xf4>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4a15      	ldr	r2, [pc, #84]	; (8003324 <TIM_OC2_SetConfig+0xf8>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	693a      	ldr	r2, [r7, #16]
 80032da:	4313      	orrs	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68fa      	ldr	r2, [r7, #12]
 80032f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	621a      	str	r2, [r3, #32]
}
 8003304:	46c0      	nop			; (mov r8, r8)
 8003306:	46bd      	mov	sp, r7
 8003308:	b006      	add	sp, #24
 800330a:	bd80      	pop	{r7, pc}
 800330c:	ffff8fff 	.word	0xffff8fff
 8003310:	fffffcff 	.word	0xfffffcff
 8003314:	40012c00 	.word	0x40012c00
 8003318:	40014400 	.word	0x40014400
 800331c:	40014800 	.word	0x40014800
 8003320:	fffffbff 	.word	0xfffffbff
 8003324:	fffff7ff 	.word	0xfffff7ff

08003328 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	4a33      	ldr	r2, [pc, #204]	; (8003404 <TIM_OC3_SetConfig+0xdc>)
 8003338:	401a      	ands	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2270      	movs	r2, #112	; 0x70
 8003354:	4393      	bics	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2203      	movs	r2, #3
 800335c:	4393      	bics	r3, r2
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	4a26      	ldr	r2, [pc, #152]	; (8003408 <TIM_OC3_SetConfig+0xe0>)
 800336e:	4013      	ands	r3, r2
 8003370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	021b      	lsls	r3, r3, #8
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	4313      	orrs	r3, r2
 800337c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a22      	ldr	r2, [pc, #136]	; (800340c <TIM_OC3_SetConfig+0xe4>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d10d      	bne.n	80033a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	4a21      	ldr	r2, [pc, #132]	; (8003410 <TIM_OC3_SetConfig+0xe8>)
 800338a:	4013      	ands	r3, r2
 800338c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68db      	ldr	r3, [r3, #12]
 8003392:	021b      	lsls	r3, r3, #8
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	4313      	orrs	r3, r2
 8003398:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	4a1d      	ldr	r2, [pc, #116]	; (8003414 <TIM_OC3_SetConfig+0xec>)
 800339e:	4013      	ands	r3, r2
 80033a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a19      	ldr	r2, [pc, #100]	; (800340c <TIM_OC3_SetConfig+0xe4>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d007      	beq.n	80033ba <TIM_OC3_SetConfig+0x92>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a1a      	ldr	r2, [pc, #104]	; (8003418 <TIM_OC3_SetConfig+0xf0>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d003      	beq.n	80033ba <TIM_OC3_SetConfig+0x92>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a19      	ldr	r2, [pc, #100]	; (800341c <TIM_OC3_SetConfig+0xf4>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d113      	bne.n	80033e2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	4a18      	ldr	r2, [pc, #96]	; (8003420 <TIM_OC3_SetConfig+0xf8>)
 80033be:	4013      	ands	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	4a17      	ldr	r2, [pc, #92]	; (8003424 <TIM_OC3_SetConfig+0xfc>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68fa      	ldr	r2, [r7, #12]
 80033ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	621a      	str	r2, [r3, #32]
}
 80033fc:	46c0      	nop			; (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	b006      	add	sp, #24
 8003402:	bd80      	pop	{r7, pc}
 8003404:	fffffeff 	.word	0xfffffeff
 8003408:	fffffdff 	.word	0xfffffdff
 800340c:	40012c00 	.word	0x40012c00
 8003410:	fffff7ff 	.word	0xfffff7ff
 8003414:	fffffbff 	.word	0xfffffbff
 8003418:	40014400 	.word	0x40014400
 800341c:	40014800 	.word	0x40014800
 8003420:	ffffefff 	.word	0xffffefff
 8003424:	ffffdfff 	.word	0xffffdfff

08003428 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	4a26      	ldr	r2, [pc, #152]	; (80034d0 <TIM_OC4_SetConfig+0xa8>)
 8003438:	401a      	ands	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	4a20      	ldr	r2, [pc, #128]	; (80034d4 <TIM_OC4_SetConfig+0xac>)
 8003454:	4013      	ands	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4a1f      	ldr	r2, [pc, #124]	; (80034d8 <TIM_OC4_SetConfig+0xb0>)
 800345c:	4013      	ands	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4a1b      	ldr	r2, [pc, #108]	; (80034dc <TIM_OC4_SetConfig+0xb4>)
 8003470:	4013      	ands	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	031b      	lsls	r3, r3, #12
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4313      	orrs	r3, r2
 800347e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a17      	ldr	r2, [pc, #92]	; (80034e0 <TIM_OC4_SetConfig+0xb8>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d007      	beq.n	8003498 <TIM_OC4_SetConfig+0x70>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a16      	ldr	r2, [pc, #88]	; (80034e4 <TIM_OC4_SetConfig+0xbc>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d003      	beq.n	8003498 <TIM_OC4_SetConfig+0x70>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a15      	ldr	r2, [pc, #84]	; (80034e8 <TIM_OC4_SetConfig+0xc0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d109      	bne.n	80034ac <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	4a14      	ldr	r2, [pc, #80]	; (80034ec <TIM_OC4_SetConfig+0xc4>)
 800349c:	4013      	ands	r3, r2
 800349e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	019b      	lsls	r3, r3, #6
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	621a      	str	r2, [r3, #32]
}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b006      	add	sp, #24
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	ffffefff 	.word	0xffffefff
 80034d4:	ffff8fff 	.word	0xffff8fff
 80034d8:	fffffcff 	.word	0xfffffcff
 80034dc:	ffffdfff 	.word	0xffffdfff
 80034e0:	40012c00 	.word	0x40012c00
 80034e4:	40014400 	.word	0x40014400
 80034e8:	40014800 	.word	0x40014800
 80034ec:	ffffbfff 	.word	0xffffbfff

080034f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	607a      	str	r2, [r7, #4]
 80034fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	2201      	movs	r2, #1
 8003504:	4393      	bics	r3, r2
 8003506:	001a      	movs	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	4a1e      	ldr	r2, [pc, #120]	; (8003594 <TIM_TI1_SetConfig+0xa4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d008      	beq.n	8003532 <TIM_TI1_SetConfig+0x42>
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	2380      	movs	r3, #128	; 0x80
 8003524:	05db      	lsls	r3, r3, #23
 8003526:	429a      	cmp	r2, r3
 8003528:	d003      	beq.n	8003532 <TIM_TI1_SetConfig+0x42>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4a1a      	ldr	r2, [pc, #104]	; (8003598 <TIM_TI1_SetConfig+0xa8>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <TIM_TI1_SetConfig+0x46>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <TIM_TI1_SetConfig+0x48>
 8003536:	2300      	movs	r3, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2203      	movs	r2, #3
 8003540:	4393      	bics	r3, r2
 8003542:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4313      	orrs	r3, r2
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	e003      	b.n	8003556 <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	2201      	movs	r2, #1
 8003552:	4313      	orrs	r3, r2
 8003554:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	22f0      	movs	r2, #240	; 0xf0
 800355a:	4393      	bics	r3, r2
 800355c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	22ff      	movs	r2, #255	; 0xff
 8003564:	4013      	ands	r3, r2
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	4313      	orrs	r3, r2
 800356a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	220a      	movs	r2, #10
 8003570:	4393      	bics	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	220a      	movs	r2, #10
 8003578:	4013      	ands	r3, r2
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4313      	orrs	r3, r2
 800357e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	621a      	str	r2, [r3, #32]
}
 800358c:	46c0      	nop			; (mov r8, r8)
 800358e:	46bd      	mov	sp, r7
 8003590:	b006      	add	sp, #24
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40012c00 	.word	0x40012c00
 8003598:	40000400 	.word	0x40000400

0800359c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	2201      	movs	r2, #1
 80035b4:	4393      	bics	r3, r2
 80035b6:	001a      	movs	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	22f0      	movs	r2, #240	; 0xf0
 80035c6:	4393      	bics	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	220a      	movs	r2, #10
 80035d8:	4393      	bics	r3, r2
 80035da:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	621a      	str	r2, [r3, #32]
}
 80035f0:	46c0      	nop			; (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b006      	add	sp, #24
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	2210      	movs	r2, #16
 800360c:	4393      	bics	r3, r2
 800360e:	001a      	movs	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	4a14      	ldr	r2, [pc, #80]	; (8003674 <TIM_TI2_SetConfig+0x7c>)
 8003624:	4013      	ands	r3, r2
 8003626:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	021b      	lsls	r3, r3, #8
 800362c:	697a      	ldr	r2, [r7, #20]
 800362e:	4313      	orrs	r3, r2
 8003630:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	4a10      	ldr	r2, [pc, #64]	; (8003678 <TIM_TI2_SetConfig+0x80>)
 8003636:	4013      	ands	r3, r2
 8003638:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	031b      	lsls	r3, r3, #12
 800363e:	041b      	lsls	r3, r3, #16
 8003640:	0c1b      	lsrs	r3, r3, #16
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	4313      	orrs	r3, r2
 8003646:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	22a0      	movs	r2, #160	; 0xa0
 800364c:	4393      	bics	r3, r2
 800364e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	011b      	lsls	r3, r3, #4
 8003654:	22a0      	movs	r2, #160	; 0xa0
 8003656:	4013      	ands	r3, r2
 8003658:	693a      	ldr	r2, [r7, #16]
 800365a:	4313      	orrs	r3, r2
 800365c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	697a      	ldr	r2, [r7, #20]
 8003662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	693a      	ldr	r2, [r7, #16]
 8003668:	621a      	str	r2, [r3, #32]
}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	46bd      	mov	sp, r7
 800366e:	b006      	add	sp, #24
 8003670:	bd80      	pop	{r7, pc}
 8003672:	46c0      	nop			; (mov r8, r8)
 8003674:	fffffcff 	.word	0xfffffcff
 8003678:	ffff0fff 	.word	0xffff0fff

0800367c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	2210      	movs	r2, #16
 800368e:	4393      	bics	r3, r2
 8003690:	001a      	movs	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a1b      	ldr	r3, [r3, #32]
 80036a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	4a0d      	ldr	r2, [pc, #52]	; (80036dc <TIM_TI2_ConfigInputStage+0x60>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	031b      	lsls	r3, r3, #12
 80036ae:	697a      	ldr	r2, [r7, #20]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	22a0      	movs	r2, #160	; 0xa0
 80036b8:	4393      	bics	r3, r2
 80036ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	621a      	str	r2, [r3, #32]
}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b006      	add	sp, #24
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	ffff0fff 	.word	0xffff0fff

080036e0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4a19      	ldr	r2, [pc, #100]	; (8003758 <TIM_TI3_SetConfig+0x78>)
 80036f4:	401a      	ands	r2, r3
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	2203      	movs	r2, #3
 800370a:	4393      	bics	r3, r2
 800370c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4313      	orrs	r3, r2
 8003714:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	22f0      	movs	r2, #240	; 0xf0
 800371a:	4393      	bics	r3, r2
 800371c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	011b      	lsls	r3, r3, #4
 8003722:	22ff      	movs	r2, #255	; 0xff
 8003724:	4013      	ands	r3, r2
 8003726:	697a      	ldr	r2, [r7, #20]
 8003728:	4313      	orrs	r3, r2
 800372a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	4a0b      	ldr	r2, [pc, #44]	; (800375c <TIM_TI3_SetConfig+0x7c>)
 8003730:	4013      	ands	r3, r2
 8003732:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	021a      	lsls	r2, r3, #8
 8003738:	23a0      	movs	r3, #160	; 0xa0
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	4013      	ands	r3, r2
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	4313      	orrs	r3, r2
 8003742:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	697a      	ldr	r2, [r7, #20]
 8003748:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	693a      	ldr	r2, [r7, #16]
 800374e:	621a      	str	r2, [r3, #32]
}
 8003750:	46c0      	nop			; (mov r8, r8)
 8003752:	46bd      	mov	sp, r7
 8003754:	b006      	add	sp, #24
 8003756:	bd80      	pop	{r7, pc}
 8003758:	fffffeff 	.word	0xfffffeff
 800375c:	fffff5ff 	.word	0xfffff5ff

08003760 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	4a1a      	ldr	r2, [pc, #104]	; (80037dc <TIM_TI4_SetConfig+0x7c>)
 8003774:	401a      	ands	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <TIM_TI4_SetConfig+0x80>)
 800378a:	4013      	ands	r3, r2
 800378c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	021b      	lsls	r3, r3, #8
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	4313      	orrs	r3, r2
 8003796:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	4a12      	ldr	r2, [pc, #72]	; (80037e4 <TIM_TI4_SetConfig+0x84>)
 800379c:	4013      	ands	r3, r2
 800379e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	031b      	lsls	r3, r3, #12
 80037a4:	041b      	lsls	r3, r3, #16
 80037a6:	0c1b      	lsrs	r3, r3, #16
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	4a0d      	ldr	r2, [pc, #52]	; (80037e8 <TIM_TI4_SetConfig+0x88>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	031a      	lsls	r2, r3, #12
 80037ba:	23a0      	movs	r3, #160	; 0xa0
 80037bc:	021b      	lsls	r3, r3, #8
 80037be:	4013      	ands	r3, r2
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	621a      	str	r2, [r3, #32]
}
 80037d2:	46c0      	nop			; (mov r8, r8)
 80037d4:	46bd      	mov	sp, r7
 80037d6:	b006      	add	sp, #24
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	ffffefff 	.word	0xffffefff
 80037e0:	fffffcff 	.word	0xfffffcff
 80037e4:	ffff0fff 	.word	0xffff0fff
 80037e8:	ffff5fff 	.word	0xffff5fff

080037ec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2270      	movs	r2, #112	; 0x70
 8003800:	4393      	bics	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	4313      	orrs	r3, r2
 800380a:	2207      	movs	r2, #7
 800380c:	4313      	orrs	r3, r2
 800380e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68fa      	ldr	r2, [r7, #12]
 8003814:	609a      	str	r2, [r3, #8]
}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	46bd      	mov	sp, r7
 800381a:	b004      	add	sp, #16
 800381c:	bd80      	pop	{r7, pc}
	...

08003820 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	4a09      	ldr	r2, [pc, #36]	; (800385c <TIM_ETR_SetConfig+0x3c>)
 8003838:	4013      	ands	r3, r2
 800383a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	021a      	lsls	r2, r3, #8
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	431a      	orrs	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4313      	orrs	r3, r2
 8003848:	697a      	ldr	r2, [r7, #20]
 800384a:	4313      	orrs	r3, r2
 800384c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	697a      	ldr	r2, [r7, #20]
 8003852:	609a      	str	r2, [r3, #8]
}
 8003854:	46c0      	nop			; (mov r8, r8)
 8003856:	46bd      	mov	sp, r7
 8003858:	b006      	add	sp, #24
 800385a:	bd80      	pop	{r7, pc}
 800385c:	ffff00ff 	.word	0xffff00ff

08003860 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	221f      	movs	r2, #31
 8003870:	4013      	ands	r3, r2
 8003872:	2201      	movs	r2, #1
 8003874:	409a      	lsls	r2, r3
 8003876:	0013      	movs	r3, r2
 8003878:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	43d2      	mvns	r2, r2
 8003882:	401a      	ands	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6a1a      	ldr	r2, [r3, #32]
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	211f      	movs	r1, #31
 8003890:	400b      	ands	r3, r1
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4099      	lsls	r1, r3
 8003896:	000b      	movs	r3, r1
 8003898:	431a      	orrs	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	621a      	str	r2, [r3, #32]
}
 800389e:	46c0      	nop			; (mov r8, r8)
 80038a0:	46bd      	mov	sp, r7
 80038a2:	b006      	add	sp, #24
 80038a4:	bd80      	pop	{r7, pc}
	...

080038a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	223c      	movs	r2, #60	; 0x3c
 80038b6:	5c9b      	ldrb	r3, [r3, r2]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038bc:	2302      	movs	r3, #2
 80038be:	e042      	b.n	8003946 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	223c      	movs	r2, #60	; 0x3c
 80038c4:	2101      	movs	r1, #1
 80038c6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	223d      	movs	r2, #61	; 0x3d
 80038cc:	2102      	movs	r1, #2
 80038ce:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2270      	movs	r2, #112	; 0x70
 80038e4:	4393      	bics	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	68fa      	ldr	r2, [r7, #12]
 80038f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a14      	ldr	r2, [pc, #80]	; (8003950 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d00a      	beq.n	800391a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2380      	movs	r3, #128	; 0x80
 800390a:	05db      	lsls	r3, r3, #23
 800390c:	429a      	cmp	r2, r3
 800390e:	d004      	beq.n	800391a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a0f      	ldr	r2, [pc, #60]	; (8003954 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d10c      	bne.n	8003934 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	2280      	movs	r2, #128	; 0x80
 800391e:	4393      	bics	r3, r2
 8003920:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	68ba      	ldr	r2, [r7, #8]
 8003928:	4313      	orrs	r3, r2
 800392a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68ba      	ldr	r2, [r7, #8]
 8003932:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	223d      	movs	r2, #61	; 0x3d
 8003938:	2101      	movs	r1, #1
 800393a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	223c      	movs	r2, #60	; 0x3c
 8003940:	2100      	movs	r1, #0
 8003942:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	0018      	movs	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	b004      	add	sp, #16
 800394c:	bd80      	pop	{r7, pc}
 800394e:	46c0      	nop			; (mov r8, r8)
 8003950:	40012c00 	.word	0x40012c00
 8003954:	40000400 	.word	0x40000400

08003958 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	223c      	movs	r2, #60	; 0x3c
 800396a:	5c9b      	ldrb	r3, [r3, r2]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d101      	bne.n	8003974 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003970:	2302      	movs	r3, #2
 8003972:	e03e      	b.n	80039f2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	223c      	movs	r2, #60	; 0x3c
 8003978:	2101      	movs	r1, #1
 800397a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	22ff      	movs	r2, #255	; 0xff
 8003980:	4393      	bics	r3, r2
 8003982:	001a      	movs	r2, r3
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	4313      	orrs	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4a1b      	ldr	r2, [pc, #108]	; (80039fc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003990:	401a      	ands	r2, r3
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	4313      	orrs	r3, r2
 8003998:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4a18      	ldr	r2, [pc, #96]	; (8003a00 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800399e:	401a      	ands	r2, r3
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	4313      	orrs	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4a16      	ldr	r2, [pc, #88]	; (8003a04 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80039ac:	401a      	ands	r2, r3
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	4a13      	ldr	r2, [pc, #76]	; (8003a08 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80039ba:	401a      	ands	r2, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4a11      	ldr	r2, [pc, #68]	; (8003a0c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80039c8:	401a      	ands	r2, r3
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	4a0e      	ldr	r2, [pc, #56]	; (8003a10 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80039d6:	401a      	ands	r2, r3
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	4313      	orrs	r3, r2
 80039de:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	223c      	movs	r2, #60	; 0x3c
 80039ec:	2100      	movs	r1, #0
 80039ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	0018      	movs	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b004      	add	sp, #16
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	fffffcff 	.word	0xfffffcff
 8003a00:	fffffbff 	.word	0xfffffbff
 8003a04:	fffff7ff 	.word	0xfffff7ff
 8003a08:	ffffefff 	.word	0xffffefff
 8003a0c:	ffffdfff 	.word	0xffffdfff
 8003a10:	ffffbfff 	.word	0xffffbfff

08003a14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a1c:	46c0      	nop			; (mov r8, r8)
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b002      	add	sp, #8
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a2c:	46c0      	nop			; (mov r8, r8)
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b002      	add	sp, #8
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e044      	b.n	8003ad0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d107      	bne.n	8003a5e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2274      	movs	r2, #116	; 0x74
 8003a52:	2100      	movs	r1, #0
 8003a54:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f7fd fa07 	bl	8000e6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2224      	movs	r2, #36	; 0x24
 8003a62:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2101      	movs	r1, #1
 8003a70:	438a      	bics	r2, r1
 8003a72:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	0018      	movs	r0, r3
 8003a78:	f000 f8da 	bl	8003c30 <UART_SetConfig>
 8003a7c:	0003      	movs	r3, r0
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d101      	bne.n	8003a86 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e024      	b.n	8003ad0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	0018      	movs	r0, r3
 8003a92:	f000 fa0d 	bl	8003eb0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	490d      	ldr	r1, [pc, #52]	; (8003ad8 <HAL_UART_Init+0xa4>)
 8003aa2:	400a      	ands	r2, r1
 8003aa4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	212a      	movs	r1, #42	; 0x2a
 8003ab2:	438a      	bics	r2, r1
 8003ab4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	430a      	orrs	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f000 faa5 	bl	8004018 <UART_CheckIdleState>
 8003ace:	0003      	movs	r3, r0
}
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	ffffb7ff 	.word	0xffffb7ff

08003adc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b08a      	sub	sp, #40	; 0x28
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	60f8      	str	r0, [r7, #12]
 8003ae4:	60b9      	str	r1, [r7, #8]
 8003ae6:	603b      	str	r3, [r7, #0]
 8003ae8:	1dbb      	adds	r3, r7, #6
 8003aea:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003af0:	2b20      	cmp	r3, #32
 8003af2:	d000      	beq.n	8003af6 <HAL_UART_Transmit+0x1a>
 8003af4:	e096      	b.n	8003c24 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d003      	beq.n	8003b04 <HAL_UART_Transmit+0x28>
 8003afc:	1dbb      	adds	r3, r7, #6
 8003afe:	881b      	ldrh	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e08e      	b.n	8003c26 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	689a      	ldr	r2, [r3, #8]
 8003b0c:	2380      	movs	r3, #128	; 0x80
 8003b0e:	015b      	lsls	r3, r3, #5
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d109      	bne.n	8003b28 <HAL_UART_Transmit+0x4c>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d105      	bne.n	8003b28 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	4013      	ands	r3, r2
 8003b22:	d001      	beq.n	8003b28 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e07e      	b.n	8003c26 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2274      	movs	r2, #116	; 0x74
 8003b2c:	5c9b      	ldrb	r3, [r3, r2]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d101      	bne.n	8003b36 <HAL_UART_Transmit+0x5a>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e077      	b.n	8003c26 <HAL_UART_Transmit+0x14a>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2274      	movs	r2, #116	; 0x74
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2280      	movs	r2, #128	; 0x80
 8003b42:	2100      	movs	r1, #0
 8003b44:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2221      	movs	r2, #33	; 0x21
 8003b4a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b4c:	f7fd fad6 	bl	80010fc <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	1dba      	adds	r2, r7, #6
 8003b58:	2150      	movs	r1, #80	; 0x50
 8003b5a:	8812      	ldrh	r2, [r2, #0]
 8003b5c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	1dba      	adds	r2, r7, #6
 8003b62:	2152      	movs	r1, #82	; 0x52
 8003b64:	8812      	ldrh	r2, [r2, #0]
 8003b66:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	2380      	movs	r3, #128	; 0x80
 8003b6e:	015b      	lsls	r3, r3, #5
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d108      	bne.n	8003b86 <HAL_UART_Transmit+0xaa>
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d104      	bne.n	8003b86 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	61bb      	str	r3, [r7, #24]
 8003b84:	e003      	b.n	8003b8e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2274      	movs	r2, #116	; 0x74
 8003b92:	2100      	movs	r1, #0
 8003b94:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003b96:	e02d      	b.n	8003bf4 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	0013      	movs	r3, r2
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	2180      	movs	r1, #128	; 0x80
 8003ba6:	f000 fa7f 	bl	80040a8 <UART_WaitOnFlagUntilTimeout>
 8003baa:	1e03      	subs	r3, r0, #0
 8003bac:	d001      	beq.n	8003bb2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e039      	b.n	8003c26 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10b      	bne.n	8003bd0 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	881a      	ldrh	r2, [r3, #0]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	05d2      	lsls	r2, r2, #23
 8003bc2:	0dd2      	lsrs	r2, r2, #23
 8003bc4:	b292      	uxth	r2, r2
 8003bc6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	3302      	adds	r3, #2
 8003bcc:	61bb      	str	r3, [r7, #24]
 8003bce:	e008      	b.n	8003be2 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	781a      	ldrb	r2, [r3, #0]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	b292      	uxth	r2, r2
 8003bda:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	3301      	adds	r3, #1
 8003be0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2252      	movs	r2, #82	; 0x52
 8003be6:	5a9b      	ldrh	r3, [r3, r2]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	3b01      	subs	r3, #1
 8003bec:	b299      	uxth	r1, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2252      	movs	r2, #82	; 0x52
 8003bf2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2252      	movs	r2, #82	; 0x52
 8003bf8:	5a9b      	ldrh	r3, [r3, r2]
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1cb      	bne.n	8003b98 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c00:	697a      	ldr	r2, [r7, #20]
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	0013      	movs	r3, r2
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2140      	movs	r1, #64	; 0x40
 8003c0e:	f000 fa4b 	bl	80040a8 <UART_WaitOnFlagUntilTimeout>
 8003c12:	1e03      	subs	r3, r0, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e005      	b.n	8003c26 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003c20:	2300      	movs	r3, #0
 8003c22:	e000      	b.n	8003c26 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003c24:	2302      	movs	r3, #2
  }
}
 8003c26:	0018      	movs	r0, r3
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	b008      	add	sp, #32
 8003c2c:	bd80      	pop	{r7, pc}
	...

08003c30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b088      	sub	sp, #32
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c38:	231e      	movs	r3, #30
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	431a      	orrs	r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	69db      	ldr	r3, [r3, #28]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a8d      	ldr	r2, [pc, #564]	; (8003e94 <UART_SetConfig+0x264>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	0019      	movs	r1, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	697a      	ldr	r2, [r7, #20]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	4a88      	ldr	r2, [pc, #544]	; (8003e98 <UART_SetConfig+0x268>)
 8003c76:	4013      	ands	r3, r2
 8003c78:	0019      	movs	r1, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68da      	ldr	r2, [r3, #12]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	697a      	ldr	r2, [r7, #20]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	4a7f      	ldr	r2, [pc, #508]	; (8003e9c <UART_SetConfig+0x26c>)
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	0019      	movs	r1, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a7b      	ldr	r2, [pc, #492]	; (8003ea0 <UART_SetConfig+0x270>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d127      	bne.n	8003d06 <UART_SetConfig+0xd6>
 8003cb6:	4b7b      	ldr	r3, [pc, #492]	; (8003ea4 <UART_SetConfig+0x274>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cba:	2203      	movs	r2, #3
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	2b03      	cmp	r3, #3
 8003cc0:	d00d      	beq.n	8003cde <UART_SetConfig+0xae>
 8003cc2:	d81b      	bhi.n	8003cfc <UART_SetConfig+0xcc>
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d014      	beq.n	8003cf2 <UART_SetConfig+0xc2>
 8003cc8:	d818      	bhi.n	8003cfc <UART_SetConfig+0xcc>
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d002      	beq.n	8003cd4 <UART_SetConfig+0xa4>
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d00a      	beq.n	8003ce8 <UART_SetConfig+0xb8>
 8003cd2:	e013      	b.n	8003cfc <UART_SetConfig+0xcc>
 8003cd4:	231f      	movs	r3, #31
 8003cd6:	18fb      	adds	r3, r7, r3
 8003cd8:	2200      	movs	r2, #0
 8003cda:	701a      	strb	r2, [r3, #0]
 8003cdc:	e021      	b.n	8003d22 <UART_SetConfig+0xf2>
 8003cde:	231f      	movs	r3, #31
 8003ce0:	18fb      	adds	r3, r7, r3
 8003ce2:	2202      	movs	r2, #2
 8003ce4:	701a      	strb	r2, [r3, #0]
 8003ce6:	e01c      	b.n	8003d22 <UART_SetConfig+0xf2>
 8003ce8:	231f      	movs	r3, #31
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	2204      	movs	r2, #4
 8003cee:	701a      	strb	r2, [r3, #0]
 8003cf0:	e017      	b.n	8003d22 <UART_SetConfig+0xf2>
 8003cf2:	231f      	movs	r3, #31
 8003cf4:	18fb      	adds	r3, r7, r3
 8003cf6:	2208      	movs	r2, #8
 8003cf8:	701a      	strb	r2, [r3, #0]
 8003cfa:	e012      	b.n	8003d22 <UART_SetConfig+0xf2>
 8003cfc:	231f      	movs	r3, #31
 8003cfe:	18fb      	adds	r3, r7, r3
 8003d00:	2210      	movs	r2, #16
 8003d02:	701a      	strb	r2, [r3, #0]
 8003d04:	e00d      	b.n	8003d22 <UART_SetConfig+0xf2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a67      	ldr	r2, [pc, #412]	; (8003ea8 <UART_SetConfig+0x278>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d104      	bne.n	8003d1a <UART_SetConfig+0xea>
 8003d10:	231f      	movs	r3, #31
 8003d12:	18fb      	adds	r3, r7, r3
 8003d14:	2200      	movs	r2, #0
 8003d16:	701a      	strb	r2, [r3, #0]
 8003d18:	e003      	b.n	8003d22 <UART_SetConfig+0xf2>
 8003d1a:	231f      	movs	r3, #31
 8003d1c:	18fb      	adds	r3, r7, r3
 8003d1e:	2210      	movs	r2, #16
 8003d20:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	69da      	ldr	r2, [r3, #28]
 8003d26:	2380      	movs	r3, #128	; 0x80
 8003d28:	021b      	lsls	r3, r3, #8
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d15d      	bne.n	8003dea <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003d2e:	231f      	movs	r3, #31
 8003d30:	18fb      	adds	r3, r7, r3
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	2b08      	cmp	r3, #8
 8003d36:	d015      	beq.n	8003d64 <UART_SetConfig+0x134>
 8003d38:	dc18      	bgt.n	8003d6c <UART_SetConfig+0x13c>
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d00d      	beq.n	8003d5a <UART_SetConfig+0x12a>
 8003d3e:	dc15      	bgt.n	8003d6c <UART_SetConfig+0x13c>
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d002      	beq.n	8003d4a <UART_SetConfig+0x11a>
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d005      	beq.n	8003d54 <UART_SetConfig+0x124>
 8003d48:	e010      	b.n	8003d6c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d4a:	f7fe f935 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8003d4e:	0003      	movs	r3, r0
 8003d50:	61bb      	str	r3, [r7, #24]
        break;
 8003d52:	e012      	b.n	8003d7a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d54:	4b55      	ldr	r3, [pc, #340]	; (8003eac <UART_SetConfig+0x27c>)
 8003d56:	61bb      	str	r3, [r7, #24]
        break;
 8003d58:	e00f      	b.n	8003d7a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d5a:	f7fe f8a3 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8003d5e:	0003      	movs	r3, r0
 8003d60:	61bb      	str	r3, [r7, #24]
        break;
 8003d62:	e00a      	b.n	8003d7a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d64:	2380      	movs	r3, #128	; 0x80
 8003d66:	021b      	lsls	r3, r3, #8
 8003d68:	61bb      	str	r3, [r7, #24]
        break;
 8003d6a:	e006      	b.n	8003d7a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d70:	231e      	movs	r3, #30
 8003d72:	18fb      	adds	r3, r7, r3
 8003d74:	2201      	movs	r2, #1
 8003d76:	701a      	strb	r2, [r3, #0]
        break;
 8003d78:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d100      	bne.n	8003d82 <UART_SetConfig+0x152>
 8003d80:	e07b      	b.n	8003e7a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	005a      	lsls	r2, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	085b      	lsrs	r3, r3, #1
 8003d8c:	18d2      	adds	r2, r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	0019      	movs	r1, r3
 8003d94:	0010      	movs	r0, r2
 8003d96:	f7fc f9bf 	bl	8000118 <__udivsi3>
 8003d9a:	0003      	movs	r3, r0
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	2b0f      	cmp	r3, #15
 8003da4:	d91c      	bls.n	8003de0 <UART_SetConfig+0x1b0>
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	2380      	movs	r3, #128	; 0x80
 8003daa:	025b      	lsls	r3, r3, #9
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d217      	bcs.n	8003de0 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	200e      	movs	r0, #14
 8003db6:	183b      	adds	r3, r7, r0
 8003db8:	210f      	movs	r1, #15
 8003dba:	438a      	bics	r2, r1
 8003dbc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	085b      	lsrs	r3, r3, #1
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2207      	movs	r2, #7
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	b299      	uxth	r1, r3
 8003dca:	183b      	adds	r3, r7, r0
 8003dcc:	183a      	adds	r2, r7, r0
 8003dce:	8812      	ldrh	r2, [r2, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	183a      	adds	r2, r7, r0
 8003dda:	8812      	ldrh	r2, [r2, #0]
 8003ddc:	60da      	str	r2, [r3, #12]
 8003dde:	e04c      	b.n	8003e7a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003de0:	231e      	movs	r3, #30
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	2201      	movs	r2, #1
 8003de6:	701a      	strb	r2, [r3, #0]
 8003de8:	e047      	b.n	8003e7a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003dea:	231f      	movs	r3, #31
 8003dec:	18fb      	adds	r3, r7, r3
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d015      	beq.n	8003e20 <UART_SetConfig+0x1f0>
 8003df4:	dc18      	bgt.n	8003e28 <UART_SetConfig+0x1f8>
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	d00d      	beq.n	8003e16 <UART_SetConfig+0x1e6>
 8003dfa:	dc15      	bgt.n	8003e28 <UART_SetConfig+0x1f8>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <UART_SetConfig+0x1d6>
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d005      	beq.n	8003e10 <UART_SetConfig+0x1e0>
 8003e04:	e010      	b.n	8003e28 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e06:	f7fe f8d7 	bl	8001fb8 <HAL_RCC_GetPCLK1Freq>
 8003e0a:	0003      	movs	r3, r0
 8003e0c:	61bb      	str	r3, [r7, #24]
        break;
 8003e0e:	e012      	b.n	8003e36 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e10:	4b26      	ldr	r3, [pc, #152]	; (8003eac <UART_SetConfig+0x27c>)
 8003e12:	61bb      	str	r3, [r7, #24]
        break;
 8003e14:	e00f      	b.n	8003e36 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e16:	f7fe f845 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	61bb      	str	r3, [r7, #24]
        break;
 8003e1e:	e00a      	b.n	8003e36 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e20:	2380      	movs	r3, #128	; 0x80
 8003e22:	021b      	lsls	r3, r3, #8
 8003e24:	61bb      	str	r3, [r7, #24]
        break;
 8003e26:	e006      	b.n	8003e36 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e2c:	231e      	movs	r3, #30
 8003e2e:	18fb      	adds	r3, r7, r3
 8003e30:	2201      	movs	r2, #1
 8003e32:	701a      	strb	r2, [r3, #0]
        break;
 8003e34:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d01e      	beq.n	8003e7a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	085a      	lsrs	r2, r3, #1
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	18d2      	adds	r2, r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	0019      	movs	r1, r3
 8003e4c:	0010      	movs	r0, r2
 8003e4e:	f7fc f963 	bl	8000118 <__udivsi3>
 8003e52:	0003      	movs	r3, r0
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	2b0f      	cmp	r3, #15
 8003e5c:	d909      	bls.n	8003e72 <UART_SetConfig+0x242>
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	2380      	movs	r3, #128	; 0x80
 8003e62:	025b      	lsls	r3, r3, #9
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d204      	bcs.n	8003e72 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	60da      	str	r2, [r3, #12]
 8003e70:	e003      	b.n	8003e7a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003e72:	231e      	movs	r3, #30
 8003e74:	18fb      	adds	r3, r7, r3
 8003e76:	2201      	movs	r2, #1
 8003e78:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003e86:	231e      	movs	r3, #30
 8003e88:	18fb      	adds	r3, r7, r3
 8003e8a:	781b      	ldrb	r3, [r3, #0]
}
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	b008      	add	sp, #32
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	efff69f3 	.word	0xefff69f3
 8003e98:	ffffcfff 	.word	0xffffcfff
 8003e9c:	fffff4ff 	.word	0xfffff4ff
 8003ea0:	40013800 	.word	0x40013800
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	40004400 	.word	0x40004400
 8003eac:	007a1200 	.word	0x007a1200

08003eb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	d00b      	beq.n	8003eda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	4a4a      	ldr	r2, [pc, #296]	; (8003ff4 <UART_AdvFeatureConfig+0x144>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	0019      	movs	r1, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	2202      	movs	r2, #2
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	d00b      	beq.n	8003efc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4a43      	ldr	r2, [pc, #268]	; (8003ff8 <UART_AdvFeatureConfig+0x148>)
 8003eec:	4013      	ands	r3, r2
 8003eee:	0019      	movs	r1, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	2204      	movs	r2, #4
 8003f02:	4013      	ands	r3, r2
 8003f04:	d00b      	beq.n	8003f1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	4a3b      	ldr	r2, [pc, #236]	; (8003ffc <UART_AdvFeatureConfig+0x14c>)
 8003f0e:	4013      	ands	r3, r2
 8003f10:	0019      	movs	r1, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f22:	2208      	movs	r2, #8
 8003f24:	4013      	ands	r3, r2
 8003f26:	d00b      	beq.n	8003f40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	4a34      	ldr	r2, [pc, #208]	; (8004000 <UART_AdvFeatureConfig+0x150>)
 8003f30:	4013      	ands	r3, r2
 8003f32:	0019      	movs	r1, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f44:	2210      	movs	r2, #16
 8003f46:	4013      	ands	r3, r2
 8003f48:	d00b      	beq.n	8003f62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	4a2c      	ldr	r2, [pc, #176]	; (8004004 <UART_AdvFeatureConfig+0x154>)
 8003f52:	4013      	ands	r3, r2
 8003f54:	0019      	movs	r1, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	2220      	movs	r2, #32
 8003f68:	4013      	ands	r3, r2
 8003f6a:	d00b      	beq.n	8003f84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	4a25      	ldr	r2, [pc, #148]	; (8004008 <UART_AdvFeatureConfig+0x158>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	0019      	movs	r1, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f88:	2240      	movs	r2, #64	; 0x40
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	d01d      	beq.n	8003fca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	4a1d      	ldr	r2, [pc, #116]	; (800400c <UART_AdvFeatureConfig+0x15c>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	0019      	movs	r1, r3
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	430a      	orrs	r2, r1
 8003fa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003faa:	2380      	movs	r3, #128	; 0x80
 8003fac:	035b      	lsls	r3, r3, #13
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d10b      	bne.n	8003fca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	4a15      	ldr	r2, [pc, #84]	; (8004010 <UART_AdvFeatureConfig+0x160>)
 8003fba:	4013      	ands	r3, r2
 8003fbc:	0019      	movs	r1, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	2280      	movs	r2, #128	; 0x80
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d00b      	beq.n	8003fec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	4a0e      	ldr	r2, [pc, #56]	; (8004014 <UART_AdvFeatureConfig+0x164>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	0019      	movs	r1, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	605a      	str	r2, [r3, #4]
  }
}
 8003fec:	46c0      	nop			; (mov r8, r8)
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	b002      	add	sp, #8
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	fffdffff 	.word	0xfffdffff
 8003ff8:	fffeffff 	.word	0xfffeffff
 8003ffc:	fffbffff 	.word	0xfffbffff
 8004000:	ffff7fff 	.word	0xffff7fff
 8004004:	ffffefff 	.word	0xffffefff
 8004008:	ffffdfff 	.word	0xffffdfff
 800400c:	ffefffff 	.word	0xffefffff
 8004010:	ff9fffff 	.word	0xff9fffff
 8004014:	fff7ffff 	.word	0xfff7ffff

08004018 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af02      	add	r7, sp, #8
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2280      	movs	r2, #128	; 0x80
 8004024:	2100      	movs	r1, #0
 8004026:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004028:	f7fd f868 	bl	80010fc <HAL_GetTick>
 800402c:	0003      	movs	r3, r0
 800402e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2208      	movs	r2, #8
 8004038:	4013      	ands	r3, r2
 800403a:	2b08      	cmp	r3, #8
 800403c:	d10c      	bne.n	8004058 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2280      	movs	r2, #128	; 0x80
 8004042:	0391      	lsls	r1, r2, #14
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	4a17      	ldr	r2, [pc, #92]	; (80040a4 <UART_CheckIdleState+0x8c>)
 8004048:	9200      	str	r2, [sp, #0]
 800404a:	2200      	movs	r2, #0
 800404c:	f000 f82c 	bl	80040a8 <UART_WaitOnFlagUntilTimeout>
 8004050:	1e03      	subs	r3, r0, #0
 8004052:	d001      	beq.n	8004058 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e021      	b.n	800409c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2204      	movs	r2, #4
 8004060:	4013      	ands	r3, r2
 8004062:	2b04      	cmp	r3, #4
 8004064:	d10c      	bne.n	8004080 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2280      	movs	r2, #128	; 0x80
 800406a:	03d1      	lsls	r1, r2, #15
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	4a0d      	ldr	r2, [pc, #52]	; (80040a4 <UART_CheckIdleState+0x8c>)
 8004070:	9200      	str	r2, [sp, #0]
 8004072:	2200      	movs	r2, #0
 8004074:	f000 f818 	bl	80040a8 <UART_WaitOnFlagUntilTimeout>
 8004078:	1e03      	subs	r3, r0, #0
 800407a:	d001      	beq.n	8004080 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e00d      	b.n	800409c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2220      	movs	r2, #32
 8004084:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2220      	movs	r2, #32
 800408a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2274      	movs	r2, #116	; 0x74
 8004096:	2100      	movs	r1, #0
 8004098:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	0018      	movs	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	b004      	add	sp, #16
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	01ffffff 	.word	0x01ffffff

080040a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b094      	sub	sp, #80	; 0x50
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	603b      	str	r3, [r7, #0]
 80040b4:	1dfb      	adds	r3, r7, #7
 80040b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040b8:	e0a3      	b.n	8004202 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040bc:	3301      	adds	r3, #1
 80040be:	d100      	bne.n	80040c2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80040c0:	e09f      	b.n	8004202 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040c2:	f7fd f81b 	bl	80010fc <HAL_GetTick>
 80040c6:	0002      	movs	r2, r0
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d302      	bcc.n	80040d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80040d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d13d      	bne.n	8004154 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d8:	f3ef 8310 	mrs	r3, PRIMASK
 80040dc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80040de:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040e0:	647b      	str	r3, [r7, #68]	; 0x44
 80040e2:	2301      	movs	r3, #1
 80040e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e8:	f383 8810 	msr	PRIMASK, r3
}
 80040ec:	46c0      	nop			; (mov r8, r8)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	494c      	ldr	r1, [pc, #304]	; (800422c <UART_WaitOnFlagUntilTimeout+0x184>)
 80040fa:	400a      	ands	r2, r1
 80040fc:	601a      	str	r2, [r3, #0]
 80040fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004100:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004104:	f383 8810 	msr	PRIMASK, r3
}
 8004108:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800410a:	f3ef 8310 	mrs	r3, PRIMASK
 800410e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004112:	643b      	str	r3, [r7, #64]	; 0x40
 8004114:	2301      	movs	r3, #1
 8004116:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800411a:	f383 8810 	msr	PRIMASK, r3
}
 800411e:	46c0      	nop			; (mov r8, r8)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2101      	movs	r1, #1
 800412c:	438a      	bics	r2, r1
 800412e:	609a      	str	r2, [r3, #8]
 8004130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004132:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004136:	f383 8810 	msr	PRIMASK, r3
}
 800413a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2220      	movs	r2, #32
 8004140:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2220      	movs	r2, #32
 8004146:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2274      	movs	r2, #116	; 0x74
 800414c:	2100      	movs	r1, #0
 800414e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e067      	b.n	8004224 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	2204      	movs	r2, #4
 800415c:	4013      	ands	r3, r2
 800415e:	d050      	beq.n	8004202 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69da      	ldr	r2, [r3, #28]
 8004166:	2380      	movs	r3, #128	; 0x80
 8004168:	011b      	lsls	r3, r3, #4
 800416a:	401a      	ands	r2, r3
 800416c:	2380      	movs	r3, #128	; 0x80
 800416e:	011b      	lsls	r3, r3, #4
 8004170:	429a      	cmp	r2, r3
 8004172:	d146      	bne.n	8004202 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2280      	movs	r2, #128	; 0x80
 800417a:	0112      	lsls	r2, r2, #4
 800417c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800417e:	f3ef 8310 	mrs	r3, PRIMASK
 8004182:	613b      	str	r3, [r7, #16]
  return(result);
 8004184:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004186:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004188:	2301      	movs	r3, #1
 800418a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f383 8810 	msr	PRIMASK, r3
}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4923      	ldr	r1, [pc, #140]	; (800422c <UART_WaitOnFlagUntilTimeout+0x184>)
 80041a0:	400a      	ands	r2, r1
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	f383 8810 	msr	PRIMASK, r3
}
 80041ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041b0:	f3ef 8310 	mrs	r3, PRIMASK
 80041b4:	61fb      	str	r3, [r7, #28]
  return(result);
 80041b6:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041b8:	64bb      	str	r3, [r7, #72]	; 0x48
 80041ba:	2301      	movs	r3, #1
 80041bc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041be:	6a3b      	ldr	r3, [r7, #32]
 80041c0:	f383 8810 	msr	PRIMASK, r3
}
 80041c4:	46c0      	nop			; (mov r8, r8)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2101      	movs	r1, #1
 80041d2:	438a      	bics	r2, r1
 80041d4:	609a      	str	r2, [r3, #8]
 80041d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041d8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041dc:	f383 8810 	msr	PRIMASK, r3
}
 80041e0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2220      	movs	r2, #32
 80041e6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2220      	movs	r2, #32
 80041ec:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2280      	movs	r2, #128	; 0x80
 80041f2:	2120      	movs	r1, #32
 80041f4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2274      	movs	r2, #116	; 0x74
 80041fa:	2100      	movs	r1, #0
 80041fc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e010      	b.n	8004224 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	69db      	ldr	r3, [r3, #28]
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	4013      	ands	r3, r2
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	425a      	negs	r2, r3
 8004212:	4153      	adcs	r3, r2
 8004214:	b2db      	uxtb	r3, r3
 8004216:	001a      	movs	r2, r3
 8004218:	1dfb      	adds	r3, r7, #7
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	429a      	cmp	r2, r3
 800421e:	d100      	bne.n	8004222 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004220:	e74b      	b.n	80040ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	0018      	movs	r0, r3
 8004226:	46bd      	mov	sp, r7
 8004228:	b014      	add	sp, #80	; 0x50
 800422a:	bd80      	pop	{r7, pc}
 800422c:	fffffe5f 	.word	0xfffffe5f

08004230 <calloc>:
 8004230:	b510      	push	{r4, lr}
 8004232:	4b03      	ldr	r3, [pc, #12]	; (8004240 <calloc+0x10>)
 8004234:	000a      	movs	r2, r1
 8004236:	0001      	movs	r1, r0
 8004238:	6818      	ldr	r0, [r3, #0]
 800423a:	f000 f83e 	bl	80042ba <_calloc_r>
 800423e:	bd10      	pop	{r4, pc}
 8004240:	2000000c 	.word	0x2000000c

08004244 <__errno>:
 8004244:	4b01      	ldr	r3, [pc, #4]	; (800424c <__errno+0x8>)
 8004246:	6818      	ldr	r0, [r3, #0]
 8004248:	4770      	bx	lr
 800424a:	46c0      	nop			; (mov r8, r8)
 800424c:	2000000c 	.word	0x2000000c

08004250 <__libc_init_array>:
 8004250:	b570      	push	{r4, r5, r6, lr}
 8004252:	2600      	movs	r6, #0
 8004254:	4d0c      	ldr	r5, [pc, #48]	; (8004288 <__libc_init_array+0x38>)
 8004256:	4c0d      	ldr	r4, [pc, #52]	; (800428c <__libc_init_array+0x3c>)
 8004258:	1b64      	subs	r4, r4, r5
 800425a:	10a4      	asrs	r4, r4, #2
 800425c:	42a6      	cmp	r6, r4
 800425e:	d109      	bne.n	8004274 <__libc_init_array+0x24>
 8004260:	2600      	movs	r6, #0
 8004262:	f000 f8bb 	bl	80043dc <_init>
 8004266:	4d0a      	ldr	r5, [pc, #40]	; (8004290 <__libc_init_array+0x40>)
 8004268:	4c0a      	ldr	r4, [pc, #40]	; (8004294 <__libc_init_array+0x44>)
 800426a:	1b64      	subs	r4, r4, r5
 800426c:	10a4      	asrs	r4, r4, #2
 800426e:	42a6      	cmp	r6, r4
 8004270:	d105      	bne.n	800427e <__libc_init_array+0x2e>
 8004272:	bd70      	pop	{r4, r5, r6, pc}
 8004274:	00b3      	lsls	r3, r6, #2
 8004276:	58eb      	ldr	r3, [r5, r3]
 8004278:	4798      	blx	r3
 800427a:	3601      	adds	r6, #1
 800427c:	e7ee      	b.n	800425c <__libc_init_array+0xc>
 800427e:	00b3      	lsls	r3, r6, #2
 8004280:	58eb      	ldr	r3, [r5, r3]
 8004282:	4798      	blx	r3
 8004284:	3601      	adds	r6, #1
 8004286:	e7f2      	b.n	800426e <__libc_init_array+0x1e>
 8004288:	08004614 	.word	0x08004614
 800428c:	08004614 	.word	0x08004614
 8004290:	08004614 	.word	0x08004614
 8004294:	08004618 	.word	0x08004618

08004298 <memcpy>:
 8004298:	2300      	movs	r3, #0
 800429a:	b510      	push	{r4, lr}
 800429c:	429a      	cmp	r2, r3
 800429e:	d100      	bne.n	80042a2 <memcpy+0xa>
 80042a0:	bd10      	pop	{r4, pc}
 80042a2:	5ccc      	ldrb	r4, [r1, r3]
 80042a4:	54c4      	strb	r4, [r0, r3]
 80042a6:	3301      	adds	r3, #1
 80042a8:	e7f8      	b.n	800429c <memcpy+0x4>

080042aa <memset>:
 80042aa:	0003      	movs	r3, r0
 80042ac:	1882      	adds	r2, r0, r2
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d100      	bne.n	80042b4 <memset+0xa>
 80042b2:	4770      	bx	lr
 80042b4:	7019      	strb	r1, [r3, #0]
 80042b6:	3301      	adds	r3, #1
 80042b8:	e7f9      	b.n	80042ae <memset+0x4>

080042ba <_calloc_r>:
 80042ba:	434a      	muls	r2, r1
 80042bc:	b570      	push	{r4, r5, r6, lr}
 80042be:	0011      	movs	r1, r2
 80042c0:	0015      	movs	r5, r2
 80042c2:	f000 f809 	bl	80042d8 <_malloc_r>
 80042c6:	1e04      	subs	r4, r0, #0
 80042c8:	d003      	beq.n	80042d2 <_calloc_r+0x18>
 80042ca:	002a      	movs	r2, r5
 80042cc:	2100      	movs	r1, #0
 80042ce:	f7ff ffec 	bl	80042aa <memset>
 80042d2:	0020      	movs	r0, r4
 80042d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080042d8 <_malloc_r>:
 80042d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042da:	2303      	movs	r3, #3
 80042dc:	1ccd      	adds	r5, r1, #3
 80042de:	439d      	bics	r5, r3
 80042e0:	3508      	adds	r5, #8
 80042e2:	0006      	movs	r6, r0
 80042e4:	2d0c      	cmp	r5, #12
 80042e6:	d21f      	bcs.n	8004328 <_malloc_r+0x50>
 80042e8:	250c      	movs	r5, #12
 80042ea:	42a9      	cmp	r1, r5
 80042ec:	d81e      	bhi.n	800432c <_malloc_r+0x54>
 80042ee:	0030      	movs	r0, r6
 80042f0:	f000 f862 	bl	80043b8 <__malloc_lock>
 80042f4:	4925      	ldr	r1, [pc, #148]	; (800438c <_malloc_r+0xb4>)
 80042f6:	680a      	ldr	r2, [r1, #0]
 80042f8:	0014      	movs	r4, r2
 80042fa:	2c00      	cmp	r4, #0
 80042fc:	d11a      	bne.n	8004334 <_malloc_r+0x5c>
 80042fe:	4f24      	ldr	r7, [pc, #144]	; (8004390 <_malloc_r+0xb8>)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d104      	bne.n	8004310 <_malloc_r+0x38>
 8004306:	0021      	movs	r1, r4
 8004308:	0030      	movs	r0, r6
 800430a:	f000 f843 	bl	8004394 <_sbrk_r>
 800430e:	6038      	str	r0, [r7, #0]
 8004310:	0029      	movs	r1, r5
 8004312:	0030      	movs	r0, r6
 8004314:	f000 f83e 	bl	8004394 <_sbrk_r>
 8004318:	1c43      	adds	r3, r0, #1
 800431a:	d12b      	bne.n	8004374 <_malloc_r+0x9c>
 800431c:	230c      	movs	r3, #12
 800431e:	0030      	movs	r0, r6
 8004320:	6033      	str	r3, [r6, #0]
 8004322:	f000 f851 	bl	80043c8 <__malloc_unlock>
 8004326:	e003      	b.n	8004330 <_malloc_r+0x58>
 8004328:	2d00      	cmp	r5, #0
 800432a:	dade      	bge.n	80042ea <_malloc_r+0x12>
 800432c:	230c      	movs	r3, #12
 800432e:	6033      	str	r3, [r6, #0]
 8004330:	2000      	movs	r0, #0
 8004332:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004334:	6823      	ldr	r3, [r4, #0]
 8004336:	1b5b      	subs	r3, r3, r5
 8004338:	d419      	bmi.n	800436e <_malloc_r+0x96>
 800433a:	2b0b      	cmp	r3, #11
 800433c:	d903      	bls.n	8004346 <_malloc_r+0x6e>
 800433e:	6023      	str	r3, [r4, #0]
 8004340:	18e4      	adds	r4, r4, r3
 8004342:	6025      	str	r5, [r4, #0]
 8004344:	e003      	b.n	800434e <_malloc_r+0x76>
 8004346:	6863      	ldr	r3, [r4, #4]
 8004348:	42a2      	cmp	r2, r4
 800434a:	d10e      	bne.n	800436a <_malloc_r+0x92>
 800434c:	600b      	str	r3, [r1, #0]
 800434e:	0030      	movs	r0, r6
 8004350:	f000 f83a 	bl	80043c8 <__malloc_unlock>
 8004354:	0020      	movs	r0, r4
 8004356:	2207      	movs	r2, #7
 8004358:	300b      	adds	r0, #11
 800435a:	1d23      	adds	r3, r4, #4
 800435c:	4390      	bics	r0, r2
 800435e:	1ac2      	subs	r2, r0, r3
 8004360:	4298      	cmp	r0, r3
 8004362:	d0e6      	beq.n	8004332 <_malloc_r+0x5a>
 8004364:	1a1b      	subs	r3, r3, r0
 8004366:	50a3      	str	r3, [r4, r2]
 8004368:	e7e3      	b.n	8004332 <_malloc_r+0x5a>
 800436a:	6053      	str	r3, [r2, #4]
 800436c:	e7ef      	b.n	800434e <_malloc_r+0x76>
 800436e:	0022      	movs	r2, r4
 8004370:	6864      	ldr	r4, [r4, #4]
 8004372:	e7c2      	b.n	80042fa <_malloc_r+0x22>
 8004374:	2303      	movs	r3, #3
 8004376:	1cc4      	adds	r4, r0, #3
 8004378:	439c      	bics	r4, r3
 800437a:	42a0      	cmp	r0, r4
 800437c:	d0e1      	beq.n	8004342 <_malloc_r+0x6a>
 800437e:	1a21      	subs	r1, r4, r0
 8004380:	0030      	movs	r0, r6
 8004382:	f000 f807 	bl	8004394 <_sbrk_r>
 8004386:	1c43      	adds	r3, r0, #1
 8004388:	d1db      	bne.n	8004342 <_malloc_r+0x6a>
 800438a:	e7c7      	b.n	800431c <_malloc_r+0x44>
 800438c:	200000a4 	.word	0x200000a4
 8004390:	200000a8 	.word	0x200000a8

08004394 <_sbrk_r>:
 8004394:	2300      	movs	r3, #0
 8004396:	b570      	push	{r4, r5, r6, lr}
 8004398:	4d06      	ldr	r5, [pc, #24]	; (80043b4 <_sbrk_r+0x20>)
 800439a:	0004      	movs	r4, r0
 800439c:	0008      	movs	r0, r1
 800439e:	602b      	str	r3, [r5, #0]
 80043a0:	f7fc fdd4 	bl	8000f4c <_sbrk>
 80043a4:	1c43      	adds	r3, r0, #1
 80043a6:	d103      	bne.n	80043b0 <_sbrk_r+0x1c>
 80043a8:	682b      	ldr	r3, [r5, #0]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d000      	beq.n	80043b0 <_sbrk_r+0x1c>
 80043ae:	6023      	str	r3, [r4, #0]
 80043b0:	bd70      	pop	{r4, r5, r6, pc}
 80043b2:	46c0      	nop			; (mov r8, r8)
 80043b4:	20000210 	.word	0x20000210

080043b8 <__malloc_lock>:
 80043b8:	b510      	push	{r4, lr}
 80043ba:	4802      	ldr	r0, [pc, #8]	; (80043c4 <__malloc_lock+0xc>)
 80043bc:	f000 f80c 	bl	80043d8 <__retarget_lock_acquire_recursive>
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	46c0      	nop			; (mov r8, r8)
 80043c4:	20000218 	.word	0x20000218

080043c8 <__malloc_unlock>:
 80043c8:	b510      	push	{r4, lr}
 80043ca:	4802      	ldr	r0, [pc, #8]	; (80043d4 <__malloc_unlock+0xc>)
 80043cc:	f000 f805 	bl	80043da <__retarget_lock_release_recursive>
 80043d0:	bd10      	pop	{r4, pc}
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	20000218 	.word	0x20000218

080043d8 <__retarget_lock_acquire_recursive>:
 80043d8:	4770      	bx	lr

080043da <__retarget_lock_release_recursive>:
 80043da:	4770      	bx	lr

080043dc <_init>:
 80043dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043e2:	bc08      	pop	{r3}
 80043e4:	469e      	mov	lr, r3
 80043e6:	4770      	bx	lr

080043e8 <_fini>:
 80043e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ea:	46c0      	nop			; (mov r8, r8)
 80043ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043ee:	bc08      	pop	{r3}
 80043f0:	469e      	mov	lr, r3
 80043f2:	4770      	bx	lr
