<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_Convolution_Controller</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_Convolution_Controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d06652b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_Convolution_Controller_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d06652b0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6952233c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>cReady</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cSum</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>debug</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MULTIPLIER_INPUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MULTIPLICAND_INPUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">47</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MULTIPLY_START</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>FINALADD_START</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="7" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>c:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../Sources/definitions.h</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f4eae977</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>c:/GitHub/ReconHardware/FPGA_Files/Sources/definitions.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../Sources/definitions.h</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_Convolution_Controller_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_Convolution_Controller_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6952233c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="7" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="8" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="9" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_Convolution_Controller_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_Convolution_Controller_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-11-05T03:41:13Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534699da_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7daff192_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27973e56_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437bc22e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c648c68_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7bb13c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1147b8_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbbac43_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c09d2c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec7ee8d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfd76a4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15803d95_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1cdbd1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690b1a08_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eca91e1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6333d04a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6741c0cf_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bba79c9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500e8a29_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2ea92_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b758_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8315dd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d27418f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bc66f3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8652ad_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fcc01e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa6572e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd243d5_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bad982_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb5aa6c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2b153_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1136140e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0c7572_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4326a83d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101255c8_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e1b660_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e570dbd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b41d6e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea7188f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71eb7c09_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ad0bd9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c71691_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fdf74d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448cbabf_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742c32c8_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc049cb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce2313f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4198b37e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c1a1b2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26895053_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae8b3ef_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c844dd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa61dd6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641339b1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682de304_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6accc262_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c52b440_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49543ea3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bf0300_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b2797a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138c2937_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dff741_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddf5d38_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c2348f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e5b1fd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c5d7a7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6775e9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538a4fc2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32909b34_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faf7a9a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4550293e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9adebb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64575cb6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292ccee8_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342411_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b27a4af_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1471195c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a82f40a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1737c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77999105_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a15856c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f1a6af_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270aa261_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be22f33_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304041b5_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632ddaff_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6d0dc1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f9d0c3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433008f9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c3165c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac15536_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e06aeae_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7241eac7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b6db42_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db34e9d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634a851e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70868da4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f69ff0c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c57834_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3bbd2d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b788afb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d95b1b0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cde11_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218bc613_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a69edf2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0dca4a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1900a9ea_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2b01d4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2de4b7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68013fc4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66549685_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2309f6ed_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2b8537_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffc344f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ebcf82_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a178b02_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74356f6c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89e3e4b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb35d0a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c51ae4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b23451_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7f580a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe7ecf9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf49dd7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3692da_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a49c9af_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@451456ef_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645006cb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48510f6e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e05cd17_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6849e55f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1545d2ba_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168c24c1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1d0c13_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e22c67_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63cd404a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d2ea7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226f0953_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209880cb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d5da45_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4684e701_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6061f27c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd68294_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b5a321_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4360b945_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d05161f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368c1f2b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c21836a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83ca00e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dedaad9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d9ce06_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c6285f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463daa95_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8a5be9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19da7413_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fb18f2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773f6ccc_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fc9d69_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db1a956_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70778aab_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c3bad7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a18f562_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4fb027_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4818ca0a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3cdf40_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a81bf14_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412bc1e3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571d12c9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5c2e76_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78efe427_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36047612_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38780ef1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81645e4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e84c9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ac6dd4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37708e6a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65534324_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5245b380_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446896f6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334eb34a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dc0cec_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b2fedd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69219280_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1d7642_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a8471a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6934ce35_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e5be8a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eecf51b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59369dae_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0be225_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778f3dc0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa13b88_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158f63fa_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cff405_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693194cf_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2400e78b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237554f6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a946bca_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b54db1a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adf012e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312c677_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fc983bd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19562e2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6c8ccf_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c60998_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ded6d35_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b641c9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b22fdc_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5c88df_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c9bf54_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df4c1f7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c13944_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489d984b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1248f7b4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f827e8c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b19f30c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89088ef_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6c947b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719285e2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc6a65c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7443f326_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a662934_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dafae1b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c43e886_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20abee2b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d39bbad_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e44c2fc_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23287c0b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dcfa9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfffb1e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6961d6e1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a0f7e2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ce0cb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511742b2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4077b8a5_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de9a0bc_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7222dc81_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4908714c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660dd718_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292af69c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1b3716_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df99122_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd431e4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d037f91_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fb0db7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145b3cb3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639935f4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6666ca_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672058b4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562884df_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c54ea4e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ff6bcf_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646e7301_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708455ec_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff68c07_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2791a8d0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1b008f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30223576_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6e6158_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d177e2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249ccc35_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4947f147_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463cbed_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8a8d39_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285890c0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9744f16_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640cbaca_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7837511e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_Convolution_Controller_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="3bb08c52"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6582cf48"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cfbc2254"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="85d47e05"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4b2bc8f6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
