Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Aug  1 22:15:37 2021
| Host         : LAPTOP-0FSA8U4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[143]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[144]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[72]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[73]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[32]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[33]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[34]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[35]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[36]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[47]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[48]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[49]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[50]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[51]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[52]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[53]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[54]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[55]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[56]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[57]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[58]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[59]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[60]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[61]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[62]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[136]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/forward/ALUSrcA_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/forward/ALUSrcA_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 15 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.389        0.000                      0                11062        0.054        0.000                      0                11046        7.000        0.000                       0                  6362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_25/inst/clk_in1                                                                         {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25/inst/clk_in1                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             23.208        0.000                      0                 9605        0.056        0.000                      0                 9605       18.870        0.000                       0                  5680  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  
clk_50M                                                                                           9.823        0.000                      0                  294        0.139        0.000                      0                  294        9.500        0.000                       0                   195  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.052        0.000                      0                  928        0.091        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M                                                                                     clk_out1_clk_wiz_0                                                                                1.389        0.000                      0                 1746        0.699        0.000                      0                 1746  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.924        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_50M                                                                                          10.935        0.000                      0                  166        0.054        0.000                      0                  166  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       39.002        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               37.629        0.000                      0                   91        0.328        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.846        0.000                      0                  100        0.373        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25/inst/clk_in1
  To Clock:  clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.208ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.411ns  (logic 3.666ns (22.339%)  route 12.745ns (77.661%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.797    15.877    cpu/DataRoad/pc/branch
    SLICE_X61Y107        LUT5 (Prop_lut5_I1_O)        0.105    15.982 r  cpu/DataRoad/pc/physical_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.435    16.418    cpu/DataRoad/pc/new_pc_branch[2]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.105    16.523 r  cpu/DataRoad/pc/physical_pc[0]_INST_0/O
                         net (fo=1, routed)           0.473    16.995    cpu/DataRoad/ID_EX/physical_pc[0]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.125    17.120 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_20/O
                         net (fo=3, routed)           0.678    17.799    u_ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286    41.288    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/CLK
                         clock pessimism              0.067    41.355    
                         clock uncertainty           -0.127    41.227    
    SLICE_X62Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.221    41.006    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8
  -------------------------------------------------------------------
                         required time                         41.006    
                         arrival time                         -17.799    
  -------------------------------------------------------------------
                         slack                                 23.208    

Slack (MET) :             23.246ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.386ns  (logic 3.667ns (22.379%)  route 12.719ns (77.621%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 41.284 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.673    15.753    cpu/DataRoad/pc/branch
    SLICE_X57Y111        LUT5 (Prop_lut5_I1_O)        0.105    15.858 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.122    15.981    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X57Y111        LUT3 (Prop_lut3_I2_O)        0.105    16.086 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.791    16.877    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.126    17.003 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.770    17.773    u_ila_0/inst/ila_core_inst/probe6[11]
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.282    41.284    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/CLK
                         clock pessimism              0.067    41.351    
                         clock uncertainty           -0.127    41.223    
    SLICE_X64Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.204    41.019    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8
  -------------------------------------------------------------------
                         required time                         41.019    
                         arrival time                         -17.773    
  -------------------------------------------------------------------
                         slack                                 23.246    

Slack (MET) :             23.301ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.497ns  (logic 3.646ns (22.101%)  route 12.851ns (77.899%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.758    15.838    cpu/DataRoad/pc/branch
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.105    15.943 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.466    16.410    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.105    16.515 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.678    17.193    cpu/DataRoad/ID_EX/physical_pc[3]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.105    17.298 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.587    17.885    u_ila_0/inst/ila_core_inst/probe6[3]
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286    41.288    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/CLK
                         clock pessimism              0.067    41.355    
                         clock uncertainty           -0.127    41.227    
    SLICE_X62Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    41.185    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8
  -------------------------------------------------------------------
                         required time                         41.185    
                         arrival time                         -17.885    
  -------------------------------------------------------------------
                         slack                                 23.301    

Slack (MET) :             23.326ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 3.666ns (22.472%)  route 12.648ns (77.528%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 41.284 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.633    15.714    cpu/DataRoad/pc/branch
    SLICE_X59Y114        LUT5 (Prop_lut5_I1_O)        0.105    15.819 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.478    16.297    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.105    16.402 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.768    17.170    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X62Y119        LUT3 (Prop_lut3_I2_O)        0.125    17.295 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.406    17.701    u_ila_0/inst/ila_core_inst/probe6[13]
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.282    41.284    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/CLK
                         clock pessimism              0.067    41.351    
                         clock uncertainty           -0.127    41.223    
    SLICE_X64Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.196    41.027    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8
  -------------------------------------------------------------------
                         required time                         41.027    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                 23.326    

Slack (MET) :             23.334ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.503ns  (logic 3.646ns (22.093%)  route 12.857ns (77.907%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 41.297 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.758    15.838    cpu/DataRoad/pc/branch
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.105    15.943 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.466    16.410    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.105    16.515 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.678    17.193    cpu/DataRoad/ID_EX/physical_pc[3]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.105    17.298 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.593    17.891    cpu/DataRoad/base_control/addr[3]
    SLICE_X62Y108        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.295    41.297    cpu/DataRoad/base_control/clk
    SLICE_X62Y108        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[3]/C
                         clock pessimism              0.067    41.364    
                         clock uncertainty           -0.127    41.236    
    SLICE_X62Y108        FDCE (Setup_fdce_C_D)       -0.012    41.224    cpu/DataRoad/base_control/base_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.224    
                         arrival time                         -17.891    
  -------------------------------------------------------------------
                         slack                                 23.334    

Slack (MET) :             23.352ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.272ns  (logic 3.667ns (22.535%)  route 12.605ns (77.465%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 41.298 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.834    15.914    cpu/DataRoad/pc/branch
    SLICE_X62Y110        LUT5 (Prop_lut5_I1_O)        0.105    16.019 r  cpu/DataRoad/pc/physical_pc[18]_INST_0_i_1/O
                         net (fo=2, routed)           0.374    16.393    cpu/DataRoad/pc/new_pc_branch[20]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.105    16.498 r  cpu/DataRoad/pc/physical_pc[18]_INST_0/O
                         net (fo=1, routed)           0.466    16.964    cpu/DataRoad/ID_EX/physical_pc[18]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.126    17.090 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_2/O
                         net (fo=3, routed)           0.570    17.660    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[18]
    SLICE_X63Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.296    41.298    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X63Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.067    41.365    
                         clock uncertainty           -0.127    41.237    
    SLICE_X63Y106        FDRE (Setup_fdre_C_D)       -0.225    41.012    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         41.012    
                         arrival time                         -17.660    
  -------------------------------------------------------------------
                         slack                                 23.352    

Slack (MET) :             23.361ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.295ns  (logic 3.666ns (22.498%)  route 12.629ns (77.502%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.633    15.714    cpu/DataRoad/pc/branch
    SLICE_X59Y114        LUT5 (Prop_lut5_I1_O)        0.105    15.819 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.478    16.297    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.105    16.402 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.768    17.170    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X62Y119        LUT3 (Prop_lut3_I2_O)        0.125    17.295 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.388    17.683    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[13]
    SLICE_X62Y118        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.288    41.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X62Y118        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.067    41.357    
                         clock uncertainty           -0.127    41.229    
    SLICE_X62Y118        FDRE (Setup_fdre_C_D)       -0.186    41.043    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                         -17.683    
  -------------------------------------------------------------------
                         slack                                 23.361    

Slack (MET) :             23.376ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.429ns  (logic 3.845ns (23.403%)  route 12.584ns (76.597%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.296 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.842    15.922    cpu/DataRoad/pc/branch
    SLICE_X62Y110        LUT5 (Prop_lut5_I1_O)        0.105    16.027 r  cpu/DataRoad/pc/physical_pc[19]_INST_0_i_1/O
                         net (fo=2, routed)           0.536    16.563    cpu/DataRoad/pc/new_pc_branch[21]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.126    16.689 r  cpu/DataRoad/pc/physical_pc[19]_INST_0/O
                         net (fo=1, routed)           0.337    17.026    cpu/DataRoad/ID_EX/physical_pc[19]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.283    17.309 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_1/O
                         net (fo=3, routed)           0.508    17.817    u_ila_0/inst/ila_core_inst/probe6[19]
    SLICE_X64Y105        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.294    41.296    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y105        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/CLK
                         clock pessimism              0.067    41.363    
                         clock uncertainty           -0.127    41.235    
    SLICE_X64Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    41.193    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8
  -------------------------------------------------------------------
                         required time                         41.193    
                         arrival time                         -17.817    
  -------------------------------------------------------------------
                         slack                                 23.376    

Slack (MET) :             23.379ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.435ns  (logic 3.832ns (23.316%)  route 12.603ns (76.684%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.615    15.696    cpu/DataRoad/pc/branch
    SLICE_X61Y109        LUT5 (Prop_lut5_I1_O)        0.105    15.801 r  cpu/DataRoad/pc/physical_pc[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.616    16.417    cpu/DataRoad/pc/new_pc_branch[7]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.128    16.545 r  cpu/DataRoad/pc/physical_pc[5]_INST_0/O
                         net (fo=1, routed)           0.458    17.003    cpu/DataRoad/ID_EX/physical_pc[5]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.268    17.271 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_15/O
                         net (fo=3, routed)           0.552    17.823    u_ila_0/inst/ila_core_inst/probe6[5]
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286    41.288    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/CLK
                         clock pessimism              0.067    41.355    
                         clock uncertainty           -0.127    41.227    
    SLICE_X62Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    41.202    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8
  -------------------------------------------------------------------
                         required time                         41.202    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                                 23.379    

Slack (MET) :             23.456ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.344ns  (logic 3.646ns (22.308%)  route 12.698ns (77.692%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 41.295 - 40.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655     9.520    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.625 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    10.030    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.135 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    10.725    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    10.830 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    11.389    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.494 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    11.494    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.951 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.049 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.049    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.147 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.147    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.412 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    13.254    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    13.504 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    13.728    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    13.833 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    14.147    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    14.252 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    14.976    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    15.081 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.758    15.838    cpu/DataRoad/pc/branch
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.105    15.943 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.466    16.410    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.105    16.515 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.678    17.193    cpu/DataRoad/ID_EX/physical_pc[3]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.105    17.298 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.434    17.732    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[3]
    SLICE_X63Y112        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.293    41.295    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X63Y112        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.067    41.362    
                         clock uncertainty           -0.127    41.234    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)       -0.047    41.187    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.187    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                 23.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.584     0.586    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y110        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     0.750 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/Q
                         net (fo=1, routed)           0.103     0.852    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[25]
    RAMB36_X2Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.894     0.896    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.641    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     0.796    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.585     0.587    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y109        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.164     0.751 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.103     0.853    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X2Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.894     0.896    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y21         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.641    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.796    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.283ns (56.528%)  route 0.218ns (43.472%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.585     0.587    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X57Y103        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     0.728 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[113]/Q
                         net (fo=1, routed)           0.218     0.945    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data7[1]
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.045     0.990 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_5/O
                         net (fo=1, routed)           0.000     0.990    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_5_n_0
    SLICE_X58Y98         MUXF7 (Prop_muxf7_I1_O)      0.074     1.064 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.064    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[1]_i_2_n_0
    SLICE_X58Y98         MUXF8 (Prop_muxf8_I0_O)      0.023     1.087 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.087    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/D[1]
    SLICE_X58Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.925     0.927    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X58Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C
                         clock pessimism             -0.005     0.922    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.105     1.027    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.293ns (58.289%)  route 0.210ns (41.711%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.584     0.586    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X60Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDRE (Prop_fdre_C_Q)         0.164     0.750 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[195]/Q
                         net (fo=1, routed)           0.210     0.959    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data12[3]
    SLICE_X59Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.004 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[3]_i_7/O
                         net (fo=1, routed)           0.000     1.004    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[3]_i_7_n_0
    SLICE_X59Y98         MUXF7 (Prop_muxf7_I1_O)      0.065     1.069 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.069    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[3]_i_3_n_0
    SLICE_X59Y98         MUXF8 (Prop_muxf8_I1_O)      0.019     1.088 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.088    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/D[3]
    SLICE_X59Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.925     0.927    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X59Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                         clock pessimism             -0.005     0.922    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.105     1.027    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.290ns (57.733%)  route 0.212ns (42.267%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.587     0.589    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X52Y102        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.164     0.753 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[132]/Q
                         net (fo=1, routed)           0.212     0.965    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data8[4]
    SLICE_X57Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.010 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     1.010    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_6_n_0
    SLICE_X57Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.072 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.072    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_3_n_0
    SLICE_X57Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.091 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.091    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/D[4]
    SLICE_X57Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.927     0.929    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X57Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C
                         clock pessimism             -0.005     0.924    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.105     1.029    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.204ns (45.790%)  route 0.242ns (54.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.620     0.622    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X2Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      0.204     0.826 r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=1, routed)           0.242     1.067    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[246]_0[91]
    SLICE_X42Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.928     0.930    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X42Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]/C
                         clock pessimism             -0.005     0.925    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.063     0.988    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.310ns (58.626%)  route 0.219ns (41.374%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.584     0.586    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X61Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.128     0.714 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[218]/Q
                         net (fo=1, routed)           0.219     0.932    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data13[10]
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.098     1.030 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_7/O
                         net (fo=1, routed)           0.000     1.030    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_7_n_0
    SLICE_X54Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     1.095 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     1.095    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_3_n_0
    SLICE_X54Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.114 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.114    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/D[10]
    SLICE_X54Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.927     0.929    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X54Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C
                         clock pessimism             -0.005     0.924    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.105     1.029    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][167]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.471%)  route 0.124ns (45.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.647     0.649    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.148     0.797 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][167]/Q
                         net (fo=1, routed)           0.124     0.921    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X3Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.961     0.963    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X3Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.237     0.726    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.102     0.828    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.045%)  route 0.201ns (51.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.683     0.685    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X38Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.141     0.826 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.201     1.027    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.072 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[14]_i_1__19/O
                         net (fo=1, routed)           0.000     1.072    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[14]
    SLICE_X37Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.889     0.891    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X37Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.005     0.886    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.092     0.978    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.219%)  route 0.163ns (49.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.580     0.582    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y105        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.164     0.746 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][210]/Q
                         net (fo=1, routed)           0.163     0.908    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[27]
    RAMB36_X3Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.890     0.892    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X3Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.658    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.155     0.813    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X2Y21     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y86     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X52Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        9.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.823ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.891ns  (logic 1.658ns (16.762%)  route 8.233ns (83.238%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 24.425 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.550    11.008    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y127        LUT5 (Prop_lut5_I1_O)        0.105    11.113 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=2, routed)           0.425    11.538    cpu/DataRoad/MEM_WR/real_DataOut__124__0[7]
    SLICE_X63Y127        LUT3 (Prop_lut3_I0_O)        0.105    11.643 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=36, routed)          0.761    12.404    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.124    12.528 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=6, routed)           2.062    14.590    cpu/DataRoad/mem/DataIn[7]
    SLICE_X73Y133        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.286    24.425    cpu/DataRoad/mem/clk_50M
    SLICE_X73Y133        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/C
                         clock pessimism              0.229    24.655    
                         clock uncertainty           -0.035    24.619    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)       -0.206    24.413    cpu/DataRoad/mem/uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         24.413    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                  9.823    

Slack (MET) :             10.086ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 1.947ns (19.598%)  route 7.988ns (80.402%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 24.419 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.560    11.017    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y130        LUT5 (Prop_lut5_I1_O)        0.105    11.122 r  cpu/DataRoad/MEM_WR/regs_i_39/O
                         net (fo=2, routed)           0.352    11.474    cpu/DataRoad/MEM_WR/real_DataOut__124__0[25]
    SLICE_X65Y130        LUT3 (Prop_lut3_I0_O)        0.105    11.579 r  cpu/DataRoad/MEM_WR/regs_i_7/O
                         net (fo=36, routed)          1.024    12.603    cpu/DataRoad/EX_MEM/last_before_last_alu_result[25]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.125    12.728 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           1.618    14.345    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.288    14.633 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    14.633    cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.280    24.419    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.229    24.649    
                         clock uncertainty           -0.035    24.613    
    SLICE_X70Y127        FDRE (Setup_fdre_C_D)        0.106    24.719    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.719    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 10.086    

Slack (MET) :             10.114ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 1.658ns (17.217%)  route 7.972ns (82.783%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 24.423 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.550    11.008    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y127        LUT5 (Prop_lut5_I1_O)        0.105    11.113 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=2, routed)           0.425    11.538    cpu/DataRoad/MEM_WR/real_DataOut__124__0[7]
    SLICE_X63Y127        LUT3 (Prop_lut3_I0_O)        0.105    11.643 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=36, routed)          0.761    12.404    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.124    12.528 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=6, routed)           1.801    14.329    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X62Y126        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.284    24.423    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y126        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/C
                         clock pessimism              0.229    24.653    
                         clock uncertainty           -0.035    24.617    
    SLICE_X62Y126        FDRE (Setup_fdre_C_D)       -0.174    24.443    cpu/DataRoad/mem/ext_control/ext_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         24.443    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                 10.114    

Slack (MET) :             10.115ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.876ns  (logic 1.920ns (19.441%)  route 7.956ns (80.559%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 24.419 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.572    11.029    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.105    11.134 r  cpu/DataRoad/MEM_WR/regs_i_46/O
                         net (fo=2, routed)           0.283    11.418    cpu/DataRoad/MEM_WR/real_DataOut__124__0[18]
    SLICE_X66Y132        LUT3 (Prop_lut3_I0_O)        0.105    11.523 r  cpu/DataRoad/MEM_WR/regs_i_14/O
                         net (fo=36, routed)          1.281    12.804    cpu/DataRoad/EX_MEM/last_before_last_alu_result[18]
    SLICE_X61Y130        LUT3 (Prop_lut3_I0_O)        0.119    12.923 r  cpu/DataRoad/EX_MEM/mem_i_14/O
                         net (fo=2, routed)           1.385    14.308    cpu/DataRoad/mem/ext_control/DataIn[18]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.267    14.575 r  cpu/DataRoad/mem/ext_control/ext_datain[18]_i_1/O
                         net (fo=1, routed)           0.000    14.575    cpu/DataRoad/mem/ext_control/ext_datain[18]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.280    24.419    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/C
                         clock pessimism              0.229    24.649    
                         clock uncertainty           -0.035    24.613    
    SLICE_X70Y127        FDRE (Setup_fdre_C_D)        0.076    24.689    cpu/DataRoad/mem/ext_control/ext_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                 10.115    

Slack (MET) :             10.249ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 1.943ns (19.982%)  route 7.781ns (80.018%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.576    11.033    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y129        LUT5 (Prop_lut5_I1_O)        0.105    11.138 r  cpu/DataRoad/MEM_WR/regs_i_41/O
                         net (fo=2, routed)           0.507    11.645    cpu/DataRoad/MEM_WR/real_DataOut__124__0[23]
    SLICE_X64Y131        LUT3 (Prop_lut3_I0_O)        0.105    11.750 r  cpu/DataRoad/MEM_WR/regs_i_9/O
                         net (fo=36, routed)          0.859    12.609    cpu/DataRoad/EX_MEM/last_before_last_alu_result[23]
    SLICE_X70Y129        LUT3 (Prop_lut3_I0_O)        0.126    12.735 r  cpu/DataRoad/EX_MEM/mem_i_9/O
                         net (fo=2, routed)           1.404    14.139    cpu/DataRoad/mem/ext_control/DataIn[23]
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.283    14.422 r  cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1/O
                         net (fo=1, routed)           0.000    14.422    cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1_n_0
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.289    24.428    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/C
                         clock pessimism              0.246    24.675    
                         clock uncertainty           -0.035    24.639    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.032    24.671    cpu/DataRoad/mem/ext_control/ext_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         24.671    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                 10.249    

Slack (MET) :             10.370ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 1.938ns (20.072%)  route 7.717ns (79.928%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.670    11.127    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y131        LUT5 (Prop_lut5_I1_O)        0.105    11.232 r  cpu/DataRoad/MEM_WR/regs_i_35/O
                         net (fo=2, routed)           0.381    11.613    cpu/DataRoad/MEM_WR/real_DataOut__124__0[29]
    SLICE_X65Y132        LUT3 (Prop_lut3_I0_O)        0.105    11.718 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=36, routed)          0.990    12.708    cpu/DataRoad/EX_MEM/last_before_last_alu_result[29]
    SLICE_X59Y131        LUT3 (Prop_lut3_I0_O)        0.126    12.834 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           1.242    14.076    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X66Y130        LUT3 (Prop_lut3_I2_O)        0.278    14.354 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    14.354    cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1_n_0
    SLICE_X66Y130        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.285    24.424    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X66Y130        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.229    24.654    
                         clock uncertainty           -0.035    24.618    
    SLICE_X66Y130        FDRE (Setup_fdre_C_D)        0.106    24.724    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.724    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                 10.370    

Slack (MET) :             10.408ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 1.942ns (20.271%)  route 7.638ns (79.729%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 24.423 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     9.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     9.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    10.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.692    11.149    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y132        LUT5 (Prop_lut5_I1_O)        0.105    11.254 r  cpu/DataRoad/MEM_WR/regs_i_40/O
                         net (fo=2, routed)           0.629    11.883    cpu/DataRoad/MEM_WR/real_DataOut__124__0[24]
    SLICE_X64Y132        LUT3 (Prop_lut3_I0_O)        0.105    11.988 r  cpu/DataRoad/MEM_WR/regs_i_8/O
                         net (fo=36, routed)          0.885    12.873    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X60Y132        LUT3 (Prop_lut3_I0_O)        0.125    12.998 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           0.998    13.996    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X67Y129        LUT3 (Prop_lut3_I2_O)        0.283    14.279 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    14.279    cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1_n_0
    SLICE_X67Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.284    24.423    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.229    24.653    
                         clock uncertainty           -0.035    24.617    
    SLICE_X67Y129        FDRE (Setup_fdre_C_D)        0.069    24.686    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.686    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                 10.408    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 1.639ns (17.148%)  route 7.919ns (82.852%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.808     9.712    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y126        LUT5 (Prop_lut5_I0_O)        0.105     9.817 r  cpu/DataRoad/mem/ext_control/DataOut[22]_INST_0/O
                         net (fo=2, routed)           0.737    10.554    cpu/DataRoad/MEM_WR/DataOut[22]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.105    10.659 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.468    11.127    cpu/DataRoad/MEM_WR/p_0_in__0[6]
    SLICE_X68Y124        LUT6 (Prop_lut6_I1_O)        0.105    11.232 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=38, routed)          0.883    12.115    cpu/DataRoad/EX_MEM/last_before_last_alu_result[6]
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.105    12.220 r  cpu/DataRoad/EX_MEM/mem_i_26/O
                         net (fo=6, routed)           1.932    14.152    cpu/DataRoad/mem/ext_control/DataIn[6]
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.105    14.257 r  cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000    14.257    cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1_n_0
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.246    24.677    
                         clock uncertainty           -0.035    24.641    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.030    24.671    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         24.671    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.441ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 1.534ns (16.250%)  route 7.906ns (83.750%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 24.425 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.870     9.774    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X67Y129        LUT5 (Prop_lut5_I0_O)        0.105     9.879 r  cpu/DataRoad/mem/ext_control/DataOut[20]_INST_0/O
                         net (fo=2, routed)           0.665    10.544    cpu/DataRoad/MEM_WR/DataOut[20]
    SLICE_X67Y128        LUT6 (Prop_lut6_I0_O)        0.105    10.649 r  cpu/DataRoad/MEM_WR/regs_i_63/O
                         net (fo=1, routed)           0.474    11.123    cpu/DataRoad/MEM_WR/p_0_in__0[4]
    SLICE_X66Y128        LUT6 (Prop_lut6_I1_O)        0.105    11.228 r  cpu/DataRoad/MEM_WR/regs_i_28/O
                         net (fo=48, routed)          0.885    12.113    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.105    12.218 r  cpu/DataRoad/EX_MEM/mem_i_28/O
                         net (fo=6, routed)           1.920    14.139    cpu/DataRoad/mem/DataIn[4]
    SLICE_X73Y133        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.286    24.425    cpu/DataRoad/mem/clk_50M
    SLICE_X73Y133        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[4]/C
                         clock pessimism              0.229    24.655    
                         clock uncertainty           -0.035    24.619    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)       -0.039    24.580    cpu/DataRoad/mem/uart_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         24.580    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                 10.441    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 1.642ns (17.174%)  route 7.919ns (82.826%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379     5.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471     5.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105     5.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314     5.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105     6.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     6.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     6.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     6.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     7.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     7.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     7.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     8.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     8.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     8.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     8.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.808     9.712    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y126        LUT5 (Prop_lut5_I0_O)        0.105     9.817 r  cpu/DataRoad/mem/ext_control/DataOut[22]_INST_0/O
                         net (fo=2, routed)           0.737    10.554    cpu/DataRoad/MEM_WR/DataOut[22]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.105    10.659 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.468    11.127    cpu/DataRoad/MEM_WR/p_0_in__0[6]
    SLICE_X68Y124        LUT6 (Prop_lut6_I1_O)        0.105    11.232 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=38, routed)          0.883    12.115    cpu/DataRoad/EX_MEM/last_before_last_alu_result[6]
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.105    12.220 r  cpu/DataRoad/EX_MEM/mem_i_26/O
                         net (fo=6, routed)           1.932    14.152    cpu/DataRoad/mem/ext_control/DataIn[6]
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.108    14.260 r  cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1/O
                         net (fo=1, routed)           0.000    14.260    cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1_n_0
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/C
                         clock pessimism              0.246    24.677    
                         clock uncertainty           -0.035    24.641    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.069    24.710    cpu/DataRoad/mem/ext_control/ext_datain_reg[30]
  -------------------------------------------------------------------
                         required time                         24.710    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 10.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/TxD_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.572     1.519    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X75Y133        FDRE                                         r  cpu/DataRoad/mem/uart_t/TxD_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y133        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/uart_t/TxD_shift_reg[3]/Q
                         net (fo=1, routed)           0.086     1.746    cpu/DataRoad/mem/uart_t/TxD_shift_reg_n_0_[3]
    SLICE_X74Y133        LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  cpu/DataRoad/mem/uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    cpu/DataRoad/mem/uart_t/TxD_shift[2]_i_1_n_0
    SLICE_X74Y133        FDRE                                         r  cpu/DataRoad/mem/uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.840     2.037    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X74Y133        FDRE                                         r  cpu/DataRoad/mem/uart_t/TxD_shift_reg[2]/C
                         clock pessimism             -0.505     1.532    
    SLICE_X74Y133        FDRE (Hold_fdre_C_D)         0.120     1.652    cpu/DataRoad/mem/uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.742    cpu/DataRoad/mem/uart_r/OversamplingCnt0
    SLICE_X67Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.043    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[1]/C
                         clock pessimism             -0.520     1.523    
    SLICE_X67Y135        FDRE (Hold_fdre_C_D)         0.075     1.598    cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.094%)  route 0.082ns (27.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X66Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  cpu/DataRoad/mem/uart_r/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.082     1.769    cpu/DataRoad/mem/uart_r/RxD_sync_reg_n_0_[0]
    SLICE_X67Y136        LUT3 (Prop_lut3_I0_O)        0.049     1.818 r  cpu/DataRoad/mem/uart_r/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    cpu/DataRoad/mem/uart_r/RxD_sync[1]_i_1_n_0
    SLICE_X67Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.043    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_sync_reg[1]/C
                         clock pessimism             -0.507     1.536    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.107     1.643    cpu/DataRoad/mem/uart_r/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.225%)  route 0.128ns (40.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cpu/DataRoad/mem/uart_r/RxD_bit_reg/Q
                         net (fo=4, routed)           0.128     1.792    cpu/DataRoad/mem/uart_r/tickgen/RxD_bit_reg_0
    SLICE_X68Y135        LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  cpu/DataRoad/mem/uart_r/tickgen/RxD_data_ready_i_1/O
                         net (fo=1, routed)           0.000     1.837    cpu/DataRoad/mem/uart_r/tickgen_n_6
    SLICE_X68Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.043    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X68Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                         clock pessimism             -0.505     1.538    
    SLICE_X68Y135        FDRE (Hold_fdre_C_D)         0.121     1.659    cpu/DataRoad/mem/uart_r/RxD_data_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.315%)  route 0.134ns (48.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.134     1.796    cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg_n_0_[0]
    SLICE_X72Y137        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.043    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X72Y137        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[1]/C
                         clock pessimism             -0.505     1.538    
    SLICE_X72Y137        FDRE (Hold_fdre_C_D)         0.059     1.597    cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.784%)  route 0.065ns (22.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.128     1.650 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[10]/Q
                         net (fo=2, routed)           0.065     1.714    cpu/DataRoad/mem/uart_t/tickgen/Q[3]
    SLICE_X73Y136        LUT3 (Prop_lut3_I0_O)        0.099     1.813 r  cpu/DataRoad/mem/uart_t/tickgen/FSM_onehot_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    cpu/DataRoad/mem/uart_t/tickgen_n_3
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.845     2.042    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                         clock pessimism             -0.520     1.522    
    SLICE_X73Y136        FDRE (Hold_fdre_C_D)         0.091     1.613    cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.867%)  route 0.104ns (33.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X66Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[10]/Q
                         net (fo=3, routed)           0.104     1.790    cpu/DataRoad/mem/uart_r/tickgen/Q[6]
    SLICE_X67Y135        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/uart_r/tickgen/FSM_onehot_RxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    cpu/DataRoad/mem/uart_r/tickgen_n_5
    SLICE_X67Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.043    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]/C
                         clock pessimism             -0.507     1.536    
    SLICE_X67Y135        FDRE (Hold_fdre_C_D)         0.091     1.627    cpu/DataRoad/mem/uart_r/FSM_onehot_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/Filter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_r/RxD_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.277%)  route 0.118ns (38.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/Filter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cpu/DataRoad/mem/uart_r/Filter_cnt_reg[0]/Q
                         net (fo=3, routed)           0.118     1.781    cpu/DataRoad/mem/uart_r/tickgen/RxD_bit_reg_1
    SLICE_X67Y136        LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  cpu/DataRoad/mem/uart_r/tickgen/RxD_bit_i_1/O
                         net (fo=1, routed)           0.000     1.826    cpu/DataRoad/mem/uart_r/tickgen_n_0
    SLICE_X67Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.846     2.043    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X67Y136        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_bit_reg/C
                         clock pessimism             -0.520     1.523    
    SLICE_X67Y136        FDRE (Hold_fdre_C_D)         0.092     1.615    cpu/DataRoad/mem/uart_r/RxD_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_t/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.799%)  route 0.180ns (49.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.573     1.520    cpu/DataRoad/mem/clk_50M
    SLICE_X73Y132        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y132        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  cpu/DataRoad/mem/uart_tx_reg[6]/Q
                         net (fo=1, routed)           0.180     1.841    cpu/DataRoad/mem/uart_t/Q[6]
    SLICE_X74Y133        LUT4 (Prop_lut4_I0_O)        0.045     1.886 r  cpu/DataRoad/mem/uart_t/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.886    cpu/DataRoad/mem/uart_t/TxD_shift[6]_i_1_n_0
    SLICE_X74Y133        FDRE                                         r  cpu/DataRoad/mem/uart_t/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.840     2.037    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X74Y133        FDRE                                         r  cpu/DataRoad/mem/uart_t/TxD_shift_reg[6]/C
                         clock pessimism             -0.484     1.553    
    SLICE_X74Y133        FDRE (Hold_fdre_C_D)         0.121     1.674    cpu/DataRoad/mem/uart_t/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.069%)  route 0.118ns (41.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X72Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[6]/Q
                         net (fo=2, routed)           0.118     1.804    cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg_n_0_[6]
    SLICE_X72Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.845     2.042    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X72Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[7]/C
                         clock pessimism             -0.520     1.522    
    SLICE_X72Y136        FDRE (Hold_fdre_C_D)         0.060     1.582    cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcB_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X72Y131   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X71Y131   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X71Y131   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X70Y130   cpu/DataRoad/mem/ext_control/data_z_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X67Y124   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcA_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcA_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcB_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X70Y130   cpu/DataRoad/mem/ext_control/data_z_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X70Y130   cpu/DataRoad/mem/ext_control/data_z_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y126   cpu/DataRoad/mem/ext_control/ext_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y126   cpu/DataRoad/mem/ext_control/ext_addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y126   cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y127   cpu/DataRoad/mem/ext_control/ext_addr_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcA_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcB_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y127   cpu/DataRoad/forward/ALUSrcB_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y131   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y131   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X71Y131   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X67Y124   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X67Y124   cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X67Y126   cpu/DataRoad/mem/ext_control/dataout_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.658ns (27.906%)  route 4.283ns (72.094%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.742     9.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y75         LUT3 (Prop_lut3_I1_O)        0.283    10.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.414    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.433    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.072    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                 27.052    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.658ns (27.948%)  route 4.274ns (72.052%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.733     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y75         LUT3 (Prop_lut3_I1_O)        0.283    10.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.414    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.433    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.076    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                 27.065    

Slack (MET) :             27.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 1.658ns (28.609%)  route 4.137ns (71.391%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.596     9.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y75         LUT3 (Prop_lut3_I1_O)        0.283    10.071 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.414    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.433    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.074    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 27.200    

Slack (MET) :             27.248ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 1.469ns (25.556%)  route 4.279ns (74.444%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 36.802 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.271     9.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.105     9.224 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.696     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.105    10.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.416    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.433    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)        0.072    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                 27.248    

Slack (MET) :             27.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 1.658ns (29.171%)  route 4.026ns (70.829%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 36.802 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.485     9.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.283     9.960 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.960    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.416    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.474    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.076    37.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.317    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                 27.357    

Slack (MET) :             27.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 1.658ns (29.474%)  route 3.967ns (70.526%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.426     9.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X68Y75         LUT3 (Prop_lut3_I1_O)        0.283     9.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X68Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.414    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.433    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X68Y75         FDRE (Setup_fdre_C_D)        0.072    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 27.368    

Slack (MET) :             27.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.658ns (29.495%)  route 3.963ns (70.505%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.422     9.614    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X68Y75         LUT3 (Prop_lut3_I1_O)        0.283     9.897 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X68Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.414    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.433    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X68Y75         FDRE (Setup_fdre_C_D)        0.076    37.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.274    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                 27.376    

Slack (MET) :             27.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.658ns (29.579%)  route 3.947ns (70.421%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 36.800 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.228     9.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.116     9.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.406     9.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y75         LUT3 (Prop_lut3_I1_O)        0.283     9.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.414    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.433    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.074    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                 27.390    

Slack (MET) :             27.624ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.469ns (27.140%)  route 3.944ns (72.860%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 36.802 - 33.000 ) 
    Source Clock Delay      (SCD):    4.276ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.530     4.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.433     4.709 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.382     6.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X71Y73         LUT4 (Prop_lut4_I2_O)        0.119     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.931     7.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X71Y72         LUT6 (Prop_lut6_I3_O)        0.267     7.407 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.407    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X71Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.257     9.105    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.374     9.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.105     9.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.416    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.474    37.276    
                         clock uncertainty           -0.035    37.241    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.072    37.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.313    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 27.624    

Slack (MET) :             28.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.968ns (21.592%)  route 3.515ns (78.408%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.804ns = ( 36.804 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I3_O)        0.115     6.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.011     7.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y82         LUT4 (Prop_lut4_I1_O)        0.264     7.777 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.503     8.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y81         LUT5 (Prop_lut5_I4_O)        0.105     8.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.371     8.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X72Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.418    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X72Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.433    37.237    
                         clock uncertainty           -0.035    37.202    
    SLICE_X72Y80         FDRE (Setup_fdre_C_R)       -0.423    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.779    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                 28.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.903%)  route 0.131ns (48.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X50Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.131     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X48Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.917     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.433     2.138    
    SLICE_X48Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.903%)  route 0.131ns (48.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X50Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.131     2.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X48Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.917     2.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X48Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.433     2.138    
    SLICE_X48Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X53Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDCE (Prop_fdce_C_Q)         0.141     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X52Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.454     2.116    
    SLICE_X52Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.647     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.141     2.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.469     2.106    
    SLICE_X57Y86         FDCE (Hold_fdce_C_D)         0.075     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.643     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDPE (Prop_fdpe_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X53Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.915     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.467     2.102    
    SLICE_X53Y79         FDPE (Hold_fdpe_C_D)         0.075     2.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X57Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.918     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X57Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.468     2.104    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.075     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.469     2.104    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.071     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X50Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.113     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X52Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.453     2.117    
    SLICE_X52Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.064     2.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.919     2.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.469     2.104    
    SLICE_X58Y86         FDCE (Hold_fdce_C_D)         0.075     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.646     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X58Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.141     2.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.064     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X58Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.920     2.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X58Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.469     2.105    
    SLICE_X58Y87         FDCE (Hold_fdce_C_D)         0.075     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X50Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X50Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X50Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X50Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X68Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X69Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X52Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X48Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.693ns  (logic 3.562ns (24.243%)  route 11.131ns (75.757%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.797    37.470    cpu/DataRoad/pc/branch
    SLICE_X61Y107        LUT5 (Prop_lut5_I1_O)        0.105    37.575 r  cpu/DataRoad/pc/physical_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.435    38.010    cpu/DataRoad/pc/new_pc_branch[2]
    SLICE_X62Y108        LUT3 (Prop_lut3_I2_O)        0.105    38.115 r  cpu/DataRoad/pc/physical_pc[0]_INST_0/O
                         net (fo=1, routed)           0.473    38.588    cpu/DataRoad/ID_EX/physical_pc[0]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.125    38.713 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_20/O
                         net (fo=3, routed)           0.678    39.391    u_ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286    41.288    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/CLK
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.287    41.001    
    SLICE_X62Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.221    40.780    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8
  -------------------------------------------------------------------
                         required time                         40.780    
                         arrival time                         -39.391    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.667ns  (logic 3.563ns (24.292%)  route 11.104ns (75.708%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 41.284 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.673    37.346    cpu/DataRoad/pc/branch
    SLICE_X57Y111        LUT5 (Prop_lut5_I1_O)        0.105    37.451 r  cpu/DataRoad/pc/physical_pc[11]_INST_0_i_1/O
                         net (fo=2, routed)           0.122    37.573    cpu/DataRoad/pc/new_pc_branch[13]
    SLICE_X57Y111        LUT3 (Prop_lut3_I2_O)        0.105    37.678 r  cpu/DataRoad/pc/physical_pc[11]_INST_0/O
                         net (fo=1, routed)           0.791    38.470    cpu/DataRoad/ID_EX/physical_pc[11]
    SLICE_X63Y110        LUT3 (Prop_lut3_I2_O)        0.126    38.596 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_9/O
                         net (fo=3, routed)           0.770    39.366    u_ila_0/inst/ila_core_inst/probe6[11]
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.282    41.284    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/CLK
                         clock pessimism              0.000    41.284    
                         clock uncertainty           -0.287    40.997    
    SLICE_X64Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.204    40.793    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8
  -------------------------------------------------------------------
                         required time                         40.793    
                         arrival time                         -39.366    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.779ns  (logic 3.542ns (23.967%)  route 11.237ns (76.033%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.758    37.431    cpu/DataRoad/pc/branch
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.105    37.536 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.466    38.002    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.105    38.107 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.678    38.785    cpu/DataRoad/ID_EX/physical_pc[3]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.105    38.890 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.587    39.477    u_ila_0/inst/ila_core_inst/probe6[3]
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286    41.288    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/CLK
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.287    41.001    
    SLICE_X62Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    40.959    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8
  -------------------------------------------------------------------
                         required time                         40.959    
                         arrival time                         -39.477    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.595ns  (logic 3.562ns (24.405%)  route 11.033ns (75.595%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 41.284 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.633    37.306    cpu/DataRoad/pc/branch
    SLICE_X59Y114        LUT5 (Prop_lut5_I1_O)        0.105    37.411 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.478    37.890    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.105    37.995 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.768    38.762    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X62Y119        LUT3 (Prop_lut3_I2_O)        0.125    38.887 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.406    39.294    u_ila_0/inst/ila_core_inst/probe6[13]
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.282    41.284    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y121        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/CLK
                         clock pessimism              0.000    41.284    
                         clock uncertainty           -0.287    40.997    
    SLICE_X64Y121        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.196    40.801    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8
  -------------------------------------------------------------------
                         required time                         40.801    
                         arrival time                         -39.294    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.785ns  (logic 3.542ns (23.957%)  route 11.243ns (76.043%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 41.297 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.758    37.431    cpu/DataRoad/pc/branch
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.105    37.536 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.466    38.002    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.105    38.107 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.678    38.785    cpu/DataRoad/ID_EX/physical_pc[3]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.105    38.890 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.593    39.483    cpu/DataRoad/base_control/addr[3]
    SLICE_X62Y108        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.295    41.297    cpu/DataRoad/base_control/clk
    SLICE_X62Y108        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[3]/C
                         clock pessimism              0.000    41.297    
                         clock uncertainty           -0.287    41.010    
    SLICE_X62Y108        FDCE (Setup_fdce_C_D)       -0.012    40.998    cpu/DataRoad/base_control/base_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -39.483    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.554ns  (logic 3.563ns (24.481%)  route 10.991ns (75.519%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 41.298 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.834    37.507    cpu/DataRoad/pc/branch
    SLICE_X62Y110        LUT5 (Prop_lut5_I1_O)        0.105    37.612 r  cpu/DataRoad/pc/physical_pc[18]_INST_0_i_1/O
                         net (fo=2, routed)           0.374    37.986    cpu/DataRoad/pc/new_pc_branch[20]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.105    38.091 r  cpu/DataRoad/pc/physical_pc[18]_INST_0/O
                         net (fo=1, routed)           0.466    38.557    cpu/DataRoad/ID_EX/physical_pc[18]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.126    38.683 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_2/O
                         net (fo=3, routed)           0.570    39.253    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[18]
    SLICE_X63Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.296    41.298    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X63Y106        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/C
                         clock pessimism              0.000    41.298    
                         clock uncertainty           -0.287    41.011    
    SLICE_X63Y106        FDRE (Setup_fdre_C_D)       -0.225    40.786    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
  -------------------------------------------------------------------
                         required time                         40.786    
                         arrival time                         -39.253    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.577ns  (logic 3.562ns (24.436%)  route 11.015ns (75.564%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 41.290 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.633    37.306    cpu/DataRoad/pc/branch
    SLICE_X59Y114        LUT5 (Prop_lut5_I1_O)        0.105    37.411 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.478    37.890    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X62Y114        LUT3 (Prop_lut3_I2_O)        0.105    37.995 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.768    38.762    cpu/DataRoad/ID_EX/physical_pc[13]
    SLICE_X62Y119        LUT3 (Prop_lut3_I2_O)        0.125    38.887 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.388    39.275    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[13]
    SLICE_X62Y118        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.288    41.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X62Y118        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000    41.290    
                         clock uncertainty           -0.287    41.003    
    SLICE_X62Y118        FDRE (Setup_fdre_C_D)       -0.186    40.817    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         40.817    
                         arrival time                         -39.275    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.711ns  (logic 3.741ns (25.429%)  route 10.970ns (74.571%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.296 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.842    37.515    cpu/DataRoad/pc/branch
    SLICE_X62Y110        LUT5 (Prop_lut5_I1_O)        0.105    37.620 r  cpu/DataRoad/pc/physical_pc[19]_INST_0_i_1/O
                         net (fo=2, routed)           0.536    38.156    cpu/DataRoad/pc/new_pc_branch[21]
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.126    38.282 r  cpu/DataRoad/pc/physical_pc[19]_INST_0/O
                         net (fo=1, routed)           0.337    38.619    cpu/DataRoad/ID_EX/physical_pc[19]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.283    38.902 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_1/O
                         net (fo=3, routed)           0.508    39.410    u_ila_0/inst/ila_core_inst/probe6[19]
    SLICE_X64Y105        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.294    41.296    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y105        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/CLK
                         clock pessimism              0.000    41.296    
                         clock uncertainty           -0.287    41.009    
    SLICE_X64Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    40.967    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -39.410    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.717ns  (logic 3.728ns (25.331%)  route 10.989ns (74.669%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 41.288 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.615    37.289    cpu/DataRoad/pc/branch
    SLICE_X61Y109        LUT5 (Prop_lut5_I1_O)        0.105    37.394 r  cpu/DataRoad/pc/physical_pc[5]_INST_0_i_1/O
                         net (fo=2, routed)           0.616    38.010    cpu/DataRoad/pc/new_pc_branch[7]
    SLICE_X62Y109        LUT3 (Prop_lut3_I2_O)        0.128    38.138 r  cpu/DataRoad/pc/physical_pc[5]_INST_0/O
                         net (fo=1, routed)           0.458    38.596    cpu/DataRoad/ID_EX/physical_pc[5]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.268    38.864 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_15/O
                         net (fo=3, routed)           0.552    39.416    u_ila_0/inst/ila_core_inst/probe6[5]
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286    41.288    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y120        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/CLK
                         clock pessimism              0.000    41.288    
                         clock uncertainty           -0.287    41.001    
    SLICE_X62Y120        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.025    40.976    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                         -39.416    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.626ns  (logic 3.542ns (24.218%)  route 11.084ns (75.782%))
  Logic Levels:           24  (CARRY4=4 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 41.295 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397    24.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y127        FDRE (Prop_fdre_C_Q)         0.379    25.078 r  cpu/DataRoad/forward/ALUSrcA_reg[0]/Q
                         net (fo=32, routed)          0.471    25.548    cpu/DataRoad/ID_EX/q[63]_i_6[0]
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.105    25.653 r  cpu/DataRoad/ID_EX/q[68]_i_24/O
                         net (fo=1, routed)           0.314    25.968    cpu/DataRoad/MEM_WR/q[40]_i_5_0
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.105    26.073 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566    26.638    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105    26.743 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235    26.978    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105    27.083 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459    27.543    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105    27.648 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369    28.017    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105    28.122 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677    28.799    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105    28.904 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776    29.680    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105    29.785 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568    30.352    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105    30.457 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.655    31.112    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y127        LUT5 (Prop_lut5_I1_O)        0.105    31.217 r  cpu/DataRoad/MEM_WR/regs_i_55/O
                         net (fo=2, routed)           0.405    31.623    cpu/DataRoad/MEM_WR/real_DataOut__124__0[9]
    SLICE_X62Y127        LUT3 (Prop_lut3_I0_O)        0.105    31.728 r  cpu/DataRoad/MEM_WR/regs_i_23/O
                         net (fo=36, routed)          0.590    32.317    cpu/DataRoad/forward/last_before_last_alu_result[9]
    SLICE_X61Y131        LUT6 (Prop_lut6_I5_O)        0.105    32.422 r  cpu/DataRoad/forward/q[45]_i_8/O
                         net (fo=3, routed)           0.559    32.981    cpu/DataRoad/alu/add/q_reg[45]_i_2[1]
    SLICE_X63Y131        LUT3 (Prop_lut3_I0_O)        0.105    33.086 r  cpu/DataRoad/alu/add/q[45]_i_12/O
                         net (fo=1, routed)           0.000    33.086    cpu/DataRoad/forward/S[1]
    SLICE_X63Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    33.543 r  cpu/DataRoad/forward/q_reg[45]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.543    cpu/DataRoad/forward/q_reg[45]_i_2_n_0
    SLICE_X63Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.641 r  cpu/DataRoad/forward/q_reg[53]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.641    cpu/DataRoad/forward/q_reg[53]_i_10_n_0
    SLICE_X63Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.739 r  cpu/DataRoad/forward/q_reg[53]_i_4/CO[3]
                         net (fo=1, routed)           0.000    33.739    cpu/DataRoad/forward/q_reg[53]_i_4_n_0
    SLICE_X63Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    34.004 f  cpu/DataRoad/forward/q_reg[60]_i_4/O[1]
                         net (fo=2, routed)           0.842    34.846    cpu/DataRoad/forward_n_71
    SLICE_X61Y132        LUT4 (Prop_lut4_I2_O)        0.250    35.096 r  cpu/DataRoad/pc_i_11/O
                         net (fo=1, routed)           0.225    35.321    cpu/DataRoad/pc_i_11_n_0
    SLICE_X61Y131        LUT5 (Prop_lut5_I4_O)        0.105    35.426 r  cpu/DataRoad/pc_i_7/O
                         net (fo=1, routed)           0.313    35.739    cpu/DataRoad/pc_i_7_n_0
    SLICE_X59Y132        LUT4 (Prop_lut4_I3_O)        0.105    35.844 r  cpu/DataRoad/pc_i_3/O
                         net (fo=2, routed)           0.724    36.568    cpu/DataRoad/ID_EX/Zero
    SLICE_X60Y119        LUT3 (Prop_lut3_I1_O)        0.105    36.673 r  cpu/DataRoad/ID_EX/pc_i_1/O
                         net (fo=32, routed)          0.758    37.431    cpu/DataRoad/pc/branch
    SLICE_X60Y107        LUT5 (Prop_lut5_I1_O)        0.105    37.536 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.466    38.002    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X62Y107        LUT3 (Prop_lut3_I2_O)        0.105    38.107 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.678    38.785    cpu/DataRoad/ID_EX/physical_pc[3]
    SLICE_X62Y113        LUT3 (Prop_lut3_I2_O)        0.105    38.890 r  cpu/DataRoad/ID_EX/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.434    39.324    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[3]
    SLICE_X63Y112        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.293    41.295    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X63Y112        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000    41.295    
                         clock uncertainty           -0.287    41.008    
    SLICE_X63Y112        FDRE (Setup_fdre_C_D)       -0.047    40.961    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                         -39.324    
  -------------------------------------------------------------------
                         slack                                  1.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/uart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.988%)  route 0.218ns (51.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X68Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/Q
                         net (fo=4, routed)           0.218     1.904    cpu/DataRoad/mem/uart_r/uart_ready
    SLICE_X70Y134        LUT6 (Prop_lut6_I1_O)        0.045     1.949 r  cpu/DataRoad/mem/uart_r/uart_i_1/O
                         net (fo=1, routed)           0.000     1.949    cpu/DataRoad/mem/uart_r_n_9
    SLICE_X70Y134        FDRE                                         r  cpu/DataRoad/mem/uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.842     0.844    cpu/DataRoad/mem/clk
    SLICE_X70Y134        FDRE                                         r  cpu/DataRoad/mem/uart_reg/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.287     1.130    
    SLICE_X70Y134        FDRE (Hold_fdre_C_D)         0.120     1.250    cpu/DataRoad/mem/uart_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.299ns (36.031%)  route 0.531ns (63.969%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X68Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/Q
                         net (fo=4, routed)           0.298     1.985    cpu/DataRoad/mem/uart_t/uart_ready
    SLICE_X70Y134        LUT5 (Prop_lut5_I1_O)        0.045     2.030 r  cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.120     2.151    cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I1_O)        0.045     2.196 r  cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.112     2.307    cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_2_n_0
    SLICE_X71Y134        LUT6 (Prop_lut6_I4_O)        0.045     2.352 r  cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.352    cpu/DataRoad/mem/uart_t_n_0
    SLICE_X71Y134        FDRE                                         r  cpu/DataRoad/mem/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.842     0.844    cpu/DataRoad/mem/clk
    SLICE_X71Y134        FDRE                                         r  cpu/DataRoad/mem/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.287     1.130    
    SLICE_X71Y134        FDRE (Hold_fdre_C_D)         0.092     1.222    cpu/DataRoad/mem/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.299ns (35.736%)  route 0.538ns (64.264%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.576     1.523    cpu/DataRoad/mem/uart_r/clk_50M
    SLICE_X68Y135        FDRE                                         r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  cpu/DataRoad/mem/uart_r/RxD_data_ready_reg/Q
                         net (fo=4, routed)           0.298     1.985    cpu/DataRoad/mem/uart_t/uart_ready
    SLICE_X70Y134        LUT5 (Prop_lut5_I1_O)        0.045     2.030 r  cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.120     2.151    cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_4_n_0
    SLICE_X70Y134        LUT6 (Prop_lut6_I1_O)        0.045     2.196 r  cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.119     2.314    cpu/DataRoad/mem/uart_t/FSM_sequential_state[2]_i_2_n_0
    SLICE_X71Y134        LUT6 (Prop_lut6_I4_O)        0.045     2.359 r  cpu/DataRoad/mem/uart_t/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.359    cpu/DataRoad/mem/uart_t_n_1
    SLICE_X71Y134        FDRE                                         r  cpu/DataRoad/mem/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.842     0.844    cpu/DataRoad/mem/clk
    SLICE_X71Y134        FDRE                                         r  cpu/DataRoad/mem/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.287     1.130    
    SLICE_X71Y134        FDRE (Hold_fdre_C_D)         0.091     1.221    cpu/DataRoad/mem/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/EX_MEM/q_reg[69]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.328%)  route 0.647ns (77.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.176     2.355    cpu/DataRoad/EX_MEM/E[0]
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.840     0.842    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[69]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.287     1.128    
    SLICE_X68Y131        FDCE (Hold_fdce_C_CE)       -0.016     1.112    cpu/DataRoad/EX_MEM/q_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[102]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.328%)  route 0.647ns (77.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.176     2.355    cpu/DataRoad/MEM_WR/E[0]
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.840     0.842    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[102]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.287     1.128    
    SLICE_X68Y131        FDCE (Hold_fdce_C_CE)       -0.016     1.112    cpu/DataRoad/MEM_WR/q_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[134]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.328%)  route 0.647ns (77.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.176     2.355    cpu/DataRoad/MEM_WR/E[0]
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[134]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.840     0.842    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[134]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.287     1.128    
    SLICE_X68Y131        FDCE (Hold_fdce_C_CE)       -0.016     1.112    cpu/DataRoad/MEM_WR/q_reg[134]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[68]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.328%)  route 0.647ns (77.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.176     2.355    cpu/DataRoad/MEM_WR/E[0]
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.840     0.842    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[68]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.287     1.128    
    SLICE_X68Y131        FDCE (Hold_fdce_C_CE)       -0.016     1.112    cpu/DataRoad/MEM_WR/q_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[69]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.328%)  route 0.647ns (77.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.176     2.355    cpu/DataRoad/MEM_WR/E[0]
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.840     0.842    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[69]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.287     1.128    
    SLICE_X68Y131        FDCE (Hold_fdce_C_CE)       -0.016     1.112    cpu/DataRoad/MEM_WR/q_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/EX_MEM/q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.509%)  route 0.640ns (77.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.169     2.348    cpu/DataRoad/EX_MEM/E[0]
    SLICE_X67Y130        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.839     0.841    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X67Y130        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[17]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.287     1.127    
    SLICE_X67Y130        FDCE (Hold_fdce_C_CE)       -0.039     1.088    cpu/DataRoad/EX_MEM/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/MEM_WR/q_reg[115]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.509%)  route 0.640ns (77.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.575     1.522    cpu/DataRoad/mem/uart_t/clk_50M
    SLICE_X73Y136        FDRE                                         r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cpu/DataRoad/mem/uart_t/FSM_onehot_TxD_state_reg[0]/Q
                         net (fo=46, routed)          0.471     2.134    cpu/DataRoad/MEM_WR/lopt
    SLICE_X69Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.179 r  cpu/DataRoad/MEM_WR/q[76]_i_1__0/O
                         net (fo=189, routed)         0.169     2.348    cpu/DataRoad/MEM_WR/E[0]
    SLICE_X67Y130        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[115]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.839     0.841    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X67Y130        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[115]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.287     1.127    
    SLICE_X67Y130        FDCE (Hold_fdce_C_CE)       -0.039     1.088    cpu/DataRoad/MEM_WR/q_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.924ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.876ns  (logic 0.398ns (45.425%)  route 0.478ns (54.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.478     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X57Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y79         FDCE (Setup_fdce_C_D)       -0.200    32.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.800    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 31.924    

Slack (MET) :             31.977ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.813ns  (logic 0.348ns (42.825%)  route 0.465ns (57.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.465     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y89         FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                 31.977    

Slack (MET) :             32.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.892ns  (logic 0.433ns (48.565%)  route 0.459ns (51.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X57Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y79         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 32.033    

Slack (MET) :             32.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.925ns  (logic 0.433ns (46.806%)  route 0.492ns (53.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.492     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                 32.042    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.745ns  (logic 0.348ns (46.684%)  route 0.397ns (53.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.397     0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y88         FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.064ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.778ns  (logic 0.398ns (51.170%)  route 0.380ns (48.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y79         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.380     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)       -0.158    32.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.842    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 32.064    

Slack (MET) :             32.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.762ns  (logic 0.379ns (49.720%)  route 0.383ns (50.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.383     0.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X59Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X59Y88         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                 32.163    

Slack (MET) :             32.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.759ns  (logic 0.379ns (49.964%)  route 0.380ns (50.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X57Y86         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.380     0.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X57Y88         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                 32.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       10.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.935ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/uart_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 1.762ns (15.177%)  route 9.848ns (84.823%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 24.425 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.550     9.415    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.520 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=2, routed)           0.425     9.945    cpu/DataRoad/MEM_WR/real_DataOut__124__0[7]
    SLICE_X63Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.050 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=36, routed)          0.761    10.811    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.935 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=6, routed)           2.062    12.997    cpu/DataRoad/mem/DataIn[7]
    SLICE_X73Y133        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.286    24.425    cpu/DataRoad/mem/clk_50M
    SLICE_X73Y133        FDRE                                         r  cpu/DataRoad/mem/uart_tx_reg[7]/C
                         clock pessimism              0.000    24.425    
                         clock uncertainty           -0.287    24.138    
    SLICE_X73Y133        FDRE (Setup_fdre_C_D)       -0.206    23.932    cpu/DataRoad/mem/uart_tx_reg[7]
  -------------------------------------------------------------------
                         required time                         23.932    
                         arrival time                         -12.997    
  -------------------------------------------------------------------
                         slack                                 10.935    

Slack (MET) :             11.198ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.653ns  (logic 2.051ns (17.601%)  route 9.602ns (82.399%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 24.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.560     9.425    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y130        LUT5 (Prop_lut5_I1_O)        0.105     9.530 r  cpu/DataRoad/MEM_WR/regs_i_39/O
                         net (fo=2, routed)           0.352     9.881    cpu/DataRoad/MEM_WR/real_DataOut__124__0[25]
    SLICE_X65Y130        LUT3 (Prop_lut3_I0_O)        0.105     9.986 r  cpu/DataRoad/MEM_WR/regs_i_7/O
                         net (fo=36, routed)          1.024    11.010    cpu/DataRoad/EX_MEM/last_before_last_alu_result[25]
    SLICE_X61Y129        LUT3 (Prop_lut3_I0_O)        0.125    11.135 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           1.618    12.753    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.288    13.041 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    13.041    cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.280    24.419    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000    24.419    
                         clock uncertainty           -0.287    24.132    
    SLICE_X70Y127        FDRE (Setup_fdre_C_D)        0.106    24.238    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.238    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 11.198    

Slack (MET) :             11.226ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.348ns  (logic 1.762ns (15.526%)  route 9.586ns (84.474%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 24.423 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.550     9.415    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.520 r  cpu/DataRoad/MEM_WR/regs_i_57/O
                         net (fo=2, routed)           0.425     9.945    cpu/DataRoad/MEM_WR/real_DataOut__124__0[7]
    SLICE_X63Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.050 r  cpu/DataRoad/MEM_WR/regs_i_25/O
                         net (fo=36, routed)          0.761    10.811    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.124    10.935 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=6, routed)           1.801    12.736    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X62Y126        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.284    24.423    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y126        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[7]/C
                         clock pessimism              0.000    24.423    
                         clock uncertainty           -0.287    24.136    
    SLICE_X62Y126        FDRE (Setup_fdre_C_D)       -0.174    23.962    cpu/DataRoad/mem/ext_control/ext_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 11.226    

Slack (MET) :             11.226ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 2.024ns (17.457%)  route 9.570ns (82.543%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.419ns = ( 24.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.572     9.437    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X67Y132        LUT5 (Prop_lut5_I1_O)        0.105     9.542 r  cpu/DataRoad/MEM_WR/regs_i_46/O
                         net (fo=2, routed)           0.283     9.825    cpu/DataRoad/MEM_WR/real_DataOut__124__0[18]
    SLICE_X66Y132        LUT3 (Prop_lut3_I0_O)        0.105     9.930 r  cpu/DataRoad/MEM_WR/regs_i_14/O
                         net (fo=36, routed)          1.281    11.211    cpu/DataRoad/EX_MEM/last_before_last_alu_result[18]
    SLICE_X61Y130        LUT3 (Prop_lut3_I0_O)        0.119    11.330 r  cpu/DataRoad/EX_MEM/mem_i_14/O
                         net (fo=2, routed)           1.385    12.715    cpu/DataRoad/mem/ext_control/DataIn[18]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.267    12.982 r  cpu/DataRoad/mem/ext_control/ext_datain[18]_i_1/O
                         net (fo=1, routed)           0.000    12.982    cpu/DataRoad/mem/ext_control/ext_datain[18]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.280    24.419    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/C
                         clock pessimism              0.000    24.419    
                         clock uncertainty           -0.287    24.132    
    SLICE_X70Y127        FDRE (Setup_fdre_C_D)        0.076    24.208    cpu/DataRoad/mem/ext_control/ext_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         24.208    
                         arrival time                         -12.982    
  -------------------------------------------------------------------
                         slack                                 11.226    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 2.047ns (17.890%)  route 9.395ns (82.110%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.576     9.440    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y129        LUT5 (Prop_lut5_I1_O)        0.105     9.545 r  cpu/DataRoad/MEM_WR/regs_i_41/O
                         net (fo=2, routed)           0.507    10.052    cpu/DataRoad/MEM_WR/real_DataOut__124__0[23]
    SLICE_X64Y131        LUT3 (Prop_lut3_I0_O)        0.105    10.157 r  cpu/DataRoad/MEM_WR/regs_i_9/O
                         net (fo=36, routed)          0.859    11.016    cpu/DataRoad/EX_MEM/last_before_last_alu_result[23]
    SLICE_X70Y129        LUT3 (Prop_lut3_I0_O)        0.126    11.142 r  cpu/DataRoad/EX_MEM/mem_i_9/O
                         net (fo=2, routed)           1.404    12.547    cpu/DataRoad/mem/ext_control/DataIn[23]
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.283    12.830 r  cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1/O
                         net (fo=1, routed)           0.000    12.830    cpu/DataRoad/mem/ext_control/ext_datain[23]_i_1_n_0
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.289    24.428    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[23]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.287    24.141    
    SLICE_X59Y128        FDRE (Setup_fdre_C_D)        0.032    24.173    cpu/DataRoad/mem/ext_control/ext_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.482ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 2.042ns (17.954%)  route 9.331ns (82.046%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns = ( 24.424 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.670     9.534    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X66Y131        LUT5 (Prop_lut5_I1_O)        0.105     9.639 r  cpu/DataRoad/MEM_WR/regs_i_35/O
                         net (fo=2, routed)           0.381    10.020    cpu/DataRoad/MEM_WR/real_DataOut__124__0[29]
    SLICE_X65Y132        LUT3 (Prop_lut3_I0_O)        0.105    10.125 r  cpu/DataRoad/MEM_WR/regs_i_3/O
                         net (fo=36, routed)          0.990    11.115    cpu/DataRoad/EX_MEM/last_before_last_alu_result[29]
    SLICE_X59Y131        LUT3 (Prop_lut3_I0_O)        0.126    11.241 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           1.242    12.483    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X66Y130        LUT3 (Prop_lut3_I2_O)        0.278    12.761 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    12.761    cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1_n_0
    SLICE_X66Y130        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.285    24.424    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X66Y130        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000    24.424    
                         clock uncertainty           -0.287    24.137    
    SLICE_X66Y130        FDRE (Setup_fdre_C_D)        0.106    24.243    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                 11.482    

Slack (MET) :             11.509ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.276ns  (logic 1.743ns (15.457%)  route 9.533ns (84.543%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.808     8.120    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y126        LUT5 (Prop_lut5_I0_O)        0.105     8.225 r  cpu/DataRoad/mem/ext_control/DataOut[22]_INST_0/O
                         net (fo=2, routed)           0.737     8.962    cpu/DataRoad/MEM_WR/DataOut[22]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.105     9.067 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.468     9.534    cpu/DataRoad/MEM_WR/p_0_in__0[6]
    SLICE_X68Y124        LUT6 (Prop_lut6_I1_O)        0.105     9.639 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=38, routed)          0.883    10.522    cpu/DataRoad/EX_MEM/last_before_last_alu_result[6]
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.627 r  cpu/DataRoad/EX_MEM/mem_i_26/O
                         net (fo=6, routed)           1.932    12.559    cpu/DataRoad/mem/ext_control/DataIn[6]
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.105    12.664 r  cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000    12.664    cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1_n_0
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.030    24.173    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         24.173    
                         arrival time                         -12.664    
  -------------------------------------------------------------------
                         slack                                 11.509    

Slack (MET) :             11.519ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 2.046ns (18.109%)  route 9.252ns (81.891%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.423ns = ( 24.423 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.692     9.557    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X68Y132        LUT5 (Prop_lut5_I1_O)        0.105     9.662 r  cpu/DataRoad/MEM_WR/regs_i_40/O
                         net (fo=2, routed)           0.629    10.290    cpu/DataRoad/MEM_WR/real_DataOut__124__0[24]
    SLICE_X64Y132        LUT3 (Prop_lut3_I0_O)        0.105    10.395 r  cpu/DataRoad/MEM_WR/regs_i_8/O
                         net (fo=36, routed)          0.885    11.280    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X60Y132        LUT3 (Prop_lut3_I0_O)        0.125    11.405 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           0.998    12.403    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X67Y129        LUT3 (Prop_lut3_I2_O)        0.283    12.686 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    12.686    cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1_n_0
    SLICE_X67Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.284    24.423    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.000    24.423    
                         clock uncertainty           -0.287    24.136    
    SLICE_X67Y129        FDRE (Setup_fdre_C_D)        0.069    24.205    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.205    
                         arrival time                         -12.686    
  -------------------------------------------------------------------
                         slack                                 11.519    

Slack (MET) :             11.545ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 1.746ns (15.480%)  route 9.533ns (84.520%))
  Logic Levels:           12  (LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        3.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.808     8.120    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y126        LUT5 (Prop_lut5_I0_O)        0.105     8.225 r  cpu/DataRoad/mem/ext_control/DataOut[22]_INST_0/O
                         net (fo=2, routed)           0.737     8.962    cpu/DataRoad/MEM_WR/DataOut[22]
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.105     9.067 r  cpu/DataRoad/MEM_WR/regs_i_59/O
                         net (fo=1, routed)           0.468     9.534    cpu/DataRoad/MEM_WR/p_0_in__0[6]
    SLICE_X68Y124        LUT6 (Prop_lut6_I1_O)        0.105     9.639 r  cpu/DataRoad/MEM_WR/regs_i_26/O
                         net (fo=38, routed)          0.883    10.522    cpu/DataRoad/EX_MEM/last_before_last_alu_result[6]
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.105    10.627 r  cpu/DataRoad/EX_MEM/mem_i_26/O
                         net (fo=6, routed)           1.932    12.559    cpu/DataRoad/mem/ext_control/DataIn[6]
    SLICE_X59Y129        LUT3 (Prop_lut3_I0_O)        0.108    12.667 r  cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1/O
                         net (fo=1, routed)           0.000    12.667    cpu/DataRoad/mem/ext_control/ext_datain[30]_i_1_n_0
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[30]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X59Y129        FDRE (Setup_fdre_C_D)        0.069    24.212    cpu/DataRoad/mem/ext_control/ext_datain_reg[30]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                 11.545    

Slack (MET) :             11.552ns  (required time - arrival time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[137]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 1.848ns (16.454%)  route 9.383ns (83.546%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        3.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 24.428 - 20.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.385     1.388    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X71Y127        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDCE (Prop_fdce_C_Q)         0.348     1.736 r  cpu/DataRoad/MEM_WR/q_reg[137]/Q
                         net (fo=39, routed)          1.397     3.133    cpu/DataRoad/MEM_WR/WR_Out[137]
    SLICE_X67Y124        LUT6 (Prop_lut6_I2_O)        0.240     3.373 r  cpu/DataRoad/MEM_WR/regs_i_32/O
                         net (fo=38, routed)          1.002     4.375    cpu/DataRoad/MEM_WR/last_before_last_alu_result[0]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.105     4.480 r  cpu/DataRoad/MEM_WR/q[68]_i_10/O
                         net (fo=70, routed)          0.566     5.046    cpu/DataRoad/MEM_WR/ALUSrcA_reg[1]_5
    SLICE_X58Y133        LUT6 (Prop_lut6_I4_O)        0.105     5.151 f  cpu/DataRoad/MEM_WR/q[59]_i_3/O
                         net (fo=1, routed)           0.235     5.386    cpu/DataRoad/ID_EX/q_reg[67][4]
    SLICE_X61Y134        LUT6 (Prop_lut6_I2_O)        0.105     5.491 f  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=5, routed)           0.459     5.950    cpu/DataRoad/mem/alu_result[22]
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.105     6.055 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_5/O
                         net (fo=1, routed)           0.369     6.424    cpu/DataRoad/mem/DataOut[31]_INST_0_i_5_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.105     6.529 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=4, routed)           0.677     7.206    cpu/DataRoad/mem/DataOut[31]_INST_0_i_2_n_0
    SLICE_X66Y128        LUT2 (Prop_lut2_I0_O)        0.105     7.311 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.776     8.087    cpu/DataRoad/mem/ext_control/regs_i_72
    SLICE_X68Y127        LUT5 (Prop_lut5_I0_O)        0.105     8.192 r  cpu/DataRoad/mem/ext_control/DataOut[23]_INST_0/O
                         net (fo=2, routed)           0.568     8.760    cpu/DataRoad/MEM_WR/DataOut[23]
    SLICE_X68Y128        LUT6 (Prop_lut6_I3_O)        0.105     8.865 r  cpu/DataRoad/MEM_WR/regs_i_72/O
                         net (fo=25, routed)          0.641     9.506    cpu/DataRoad/MEM_WR/p_0_in[31]
    SLICE_X67Y127        LUT5 (Prop_lut5_I1_O)        0.105     9.611 r  cpu/DataRoad/MEM_WR/regs_i_50/O
                         net (fo=2, routed)           0.395    10.006    cpu/DataRoad/MEM_WR/real_DataOut__124__0[14]
    SLICE_X64Y128        LUT3 (Prop_lut3_I0_O)        0.105    10.111 r  cpu/DataRoad/MEM_WR/regs_i_18/O
                         net (fo=36, routed)          1.065    11.176    cpu/DataRoad/EX_MEM/last_before_last_alu_result[14]
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.105    11.281 r  cpu/DataRoad/EX_MEM/mem_i_18/O
                         net (fo=2, routed)           1.233    12.514    cpu/DataRoad/mem/ext_control/DataIn[14]
    SLICE_X61Y127        LUT3 (Prop_lut3_I2_O)        0.105    12.619 r  cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000    12.619    cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1_n_0
    SLICE_X61Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.289    24.428    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X61Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000    24.428    
                         clock uncertainty           -0.287    24.141    
    SLICE_X61Y127        FDRE (Setup_fdre_C_D)        0.030    24.171    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         24.171    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 11.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.599ns (15.067%)  route 3.377ns (84.933%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.282     1.284    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X64Y128        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDCE (Prop_fdce_C_Q)         0.347     1.631 r  cpu/DataRoad/MEM_WR/q_reg[51]/Q
                         net (fo=2, routed)           1.396     3.026    cpu/DataRoad/MEM_WR/WR_Out[51]
    SLICE_X64Y128        LUT3 (Prop_lut3_I2_O)        0.084     3.110 r  cpu/DataRoad/MEM_WR/regs_i_18/O
                         net (fo=36, routed)          0.924     4.034    cpu/DataRoad/EX_MEM/last_before_last_alu_result[14]
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.084     4.118 r  cpu/DataRoad/EX_MEM/mem_i_18/O
                         net (fo=2, routed)           1.057     5.175    cpu/DataRoad/mem/ext_control/DataIn[14]
    SLICE_X61Y127        LUT3 (Prop_lut3_I2_O)        0.084     5.259 r  cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000     5.259    cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1_n_0
    SLICE_X61Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X61Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000     4.699    
                         clock uncertainty            0.287     4.985    
    SLICE_X61Y127        FDRE (Hold_fdre_C_D)         0.220     5.205    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.205    
                         arrival time                           5.259    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[139]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.767ns (19.266%)  route 3.214ns (80.734%))
  Logic Levels:           5  (LUT3=3 LUT5=2)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.282     1.284    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y129        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y129        FDCE (Prop_fdce_C_Q)         0.347     1.631 r  cpu/DataRoad/MEM_WR/q_reg[139]/Q
                         net (fo=32, routed)          1.540     3.171    cpu/DataRoad/mem/ext_control/read_base
    SLICE_X67Y129        LUT5 (Prop_lut5_I2_O)        0.084     3.255 r  cpu/DataRoad/mem/ext_control/DataOut[20]_INST_0/O
                         net (fo=2, routed)           0.204     3.459    cpu/DataRoad/MEM_WR/DataOut[20]
    SLICE_X68Y129        LUT5 (Prop_lut5_I2_O)        0.084     3.543 r  cpu/DataRoad/MEM_WR/regs_i_44/O
                         net (fo=2, routed)           0.514     4.057    cpu/DataRoad/MEM_WR/real_DataOut__124__0[20]
    SLICE_X60Y130        LUT3 (Prop_lut3_I0_O)        0.084     4.141 r  cpu/DataRoad/MEM_WR/regs_i_12/O
                         net (fo=36, routed)          0.488     4.630    cpu/DataRoad/EX_MEM/last_before_last_alu_result[20]
    SLICE_X59Y128        LUT3 (Prop_lut3_I0_O)        0.084     4.714 r  cpu/DataRoad/EX_MEM/mem_i_12/O
                         net (fo=2, routed)           0.467     5.181    cpu/DataRoad/mem/ext_control/DataIn[20]
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.084     5.265 r  cpu/DataRoad/mem/ext_control/ext_datain[20]_i_1/O
                         net (fo=1, routed)           0.000     5.265    cpu/DataRoad/mem/ext_control/ext_datain[20]_i_1_n_0
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.398     4.700    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[20]/C
                         clock pessimism              0.000     4.700    
                         clock uncertainty            0.287     4.986    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.222     5.208    cpu/DataRoad/mem/ext_control/ext_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           5.265    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cpu/DataRoad/ID_EX/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/forward/ALUSrcB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.600ns (15.045%)  route 3.388ns (84.955%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.289     1.291    cpu/DataRoad/ID_EX/clk_out1
    SLICE_X56Y128        FDCE                                         r  cpu/DataRoad/ID_EX/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y128        FDCE (Prop_fdce_C_Q)         0.319     1.610 r  cpu/DataRoad/ID_EX/q_reg[71]/Q
                         net (fo=5, routed)           1.719     3.328    cpu/DataRoad/EX_MEM/q_reg[74]_0[2]
    SLICE_X58Y127        LUT6 (Prop_lut6_I4_O)        0.186     3.514 r  cpu/DataRoad/EX_MEM/ALUSrcB[1]_i_5/O
                         net (fo=1, routed)           1.669     5.184    cpu/DataRoad/EX_MEM/ALUSrcB[1]_i_5_n_0
    SLICE_X59Y127        LUT5 (Prop_lut5_I3_O)        0.095     5.279 r  cpu/DataRoad/EX_MEM/ALUSrcB[1]_i_1/O
                         net (fo=1, routed)           0.000     5.279    cpu/DataRoad/forward/ALUSrcB_reg[1]_2[1]
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcB_reg[1]/C
                         clock pessimism              0.000     4.699    
                         clock uncertainty            0.287     4.985    
    SLICE_X59Y127        FDRE (Hold_fdre_C_D)         0.237     5.222    cpu/DataRoad/forward/ALUSrcB_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.222    
                         arrival time                           5.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[124]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.640ns (15.871%)  route 3.392ns (84.129%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        3.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.284     1.286    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X69Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDCE (Prop_fdce_C_Q)         0.304     1.590 r  cpu/DataRoad/MEM_WR/q_reg[124]/Q
                         net (fo=1, routed)           1.457     3.047    cpu/DataRoad/MEM_WR/WR_Out[124]
    SLICE_X68Y129        LUT5 (Prop_lut5_I4_O)        0.084     3.131 r  cpu/DataRoad/MEM_WR/regs_i_43/O
                         net (fo=2, routed)           0.424     3.555    cpu/DataRoad/MEM_WR/real_DataOut__124__0[21]
    SLICE_X65Y129        LUT3 (Prop_lut3_I0_O)        0.084     3.639 r  cpu/DataRoad/MEM_WR/regs_i_11/O
                         net (fo=36, routed)          0.727     4.366    cpu/DataRoad/EX_MEM/last_before_last_alu_result[21]
    SLICE_X61Y130        LUT3 (Prop_lut3_I0_O)        0.084     4.450 r  cpu/DataRoad/EX_MEM/mem_i_11/O
                         net (fo=2, routed)           0.784     5.234    cpu/DataRoad/mem/ext_control/DataIn[21]
    SLICE_X66Y130        LUT3 (Prop_lut3_I2_O)        0.084     5.318 r  cpu/DataRoad/mem/ext_control/ext_datain[21]_i_1/O
                         net (fo=1, routed)           0.000     5.318    cpu/DataRoad/mem/ext_control/ext_datain[21]_i_1_n_0
    SLICE_X66Y130        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.393     4.695    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X66Y130        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[21]/C
                         clock pessimism              0.000     4.695    
                         clock uncertainty            0.287     4.981    
    SLICE_X66Y130        FDRE (Hold_fdre_C_D)         0.275     5.256    cpu/DataRoad/mem/ext_control/ext_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.256    
                         arrival time                           5.318    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.304ns (7.787%)  route 3.600ns (92.213%))
  Logic Levels:           0  
  Clock Path Skew:        3.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.291     1.293    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X63Y135        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDCE (Prop_fdce_C_Q)         0.304     1.597 r  cpu/DataRoad/EX_MEM/q_reg[50]/Q
                         net (fo=6, routed)           3.600     5.197    cpu/DataRoad/mem/ext_control/Addr[11]
    SLICE_X63Y126        FDCE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.391     4.693    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y126        FDCE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[11]/C
                         clock pessimism              0.000     4.693    
                         clock uncertainty            0.287     4.979    
    SLICE_X63Y126        FDCE (Hold_fdce_C_D)         0.148     5.127    cpu/DataRoad/mem/ext_control/ext_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.127    
                         arrival time                           5.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.704ns (17.631%)  route 3.289ns (82.369%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.286     1.288    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X65Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y131        FDCE (Prop_fdce_C_Q)         0.304     1.592 r  cpu/DataRoad/MEM_WR/q_reg[59]/Q
                         net (fo=2, routed)           1.692     3.284    cpu/DataRoad/MEM_WR/WR_Out[59]
    SLICE_X66Y131        LUT3 (Prop_lut3_I2_O)        0.084     3.368 r  cpu/DataRoad/MEM_WR/regs_i_10/O
                         net (fo=36, routed)          1.035     4.402    cpu/DataRoad/EX_MEM/last_before_last_alu_result[22]
    SLICE_X58Y131        LUT3 (Prop_lut3_I0_O)        0.101     4.503 r  cpu/DataRoad/EX_MEM/mem_i_10/O
                         net (fo=2, routed)           0.562     5.066    cpu/DataRoad/mem/ext_control/DataIn[22]
    SLICE_X59Y129        LUT3 (Prop_lut3_I2_O)        0.215     5.281 r  cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000     5.281    cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1_n_0
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.400     4.702    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.000     4.702    
                         clock uncertainty            0.287     4.988    
    SLICE_X59Y129        FDRE (Hold_fdre_C_D)         0.220     5.208    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.208    
                         arrival time                           5.281    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[129]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.377%)  route 3.235ns (79.623%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        3.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.690ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.278     1.280    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X72Y128        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.347     1.627 r  cpu/DataRoad/MEM_WR/q_reg[129]/Q
                         net (fo=1, routed)           1.633     3.260    cpu/DataRoad/MEM_WR/WR_Out[129]
    SLICE_X67Y130        LUT5 (Prop_lut5_I4_O)        0.084     3.344 r  cpu/DataRoad/MEM_WR/regs_i_38/O
                         net (fo=2, routed)           0.278     3.621    cpu/DataRoad/MEM_WR/real_DataOut__124__0[26]
    SLICE_X67Y132        LUT3 (Prop_lut3_I0_O)        0.084     3.705 r  cpu/DataRoad/MEM_WR/regs_i_6/O
                         net (fo=36, routed)          0.740     4.446    cpu/DataRoad/EX_MEM/last_before_last_alu_result[26]
    SLICE_X70Y128        LUT3 (Prop_lut3_I0_O)        0.100     4.546 r  cpu/DataRoad/EX_MEM/mem_i_6/O
                         net (fo=2, routed)           0.584     5.130    cpu/DataRoad/mem/ext_control/DataIn[26]
    SLICE_X70Y127        LUT3 (Prop_lut3_I2_O)        0.213     5.343 r  cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1/O
                         net (fo=1, routed)           0.000     5.343    cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1_n_0
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.388     4.690    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y127        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/C
                         clock pessimism              0.000     4.690    
                         clock uncertainty            0.287     4.976    
    SLICE_X70Y127        FDRE (Hold_fdre_C_D)         0.284     5.260    cpu/DataRoad/mem/ext_control/ext_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.260    
                         arrival time                           5.343    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/forward/ALUSrcA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.472ns (11.775%)  route 3.536ns (88.225%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.285     1.287    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X58Y126        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y126        FDCE (Prop_fdce_C_Q)         0.304     1.591 r  cpu/DataRoad/EX_MEM/q_reg[0]/Q
                         net (fo=4, routed)           1.587     3.177    cpu/DataRoad/EX_MEM/Q[0]
    SLICE_X58Y127        LUT5 (Prop_lut5_I0_O)        0.084     3.261 r  cpu/DataRoad/EX_MEM/ALUSrcA[0]_i_2/O
                         net (fo=2, routed)           1.950     5.211    cpu/DataRoad/EX_MEM/forward/C1_A1__3
    SLICE_X59Y127        LUT6 (Prop_lut6_I5_O)        0.084     5.295 r  cpu/DataRoad/EX_MEM/ALUSrcA[0]_i_1/O
                         net (fo=1, routed)           0.000     5.295    cpu/DataRoad/forward/D[0]
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.397     4.699    cpu/DataRoad/forward/clk_50M
    SLICE_X59Y127        FDRE                                         r  cpu/DataRoad/forward/ALUSrcA_reg[0]/C
                         clock pessimism              0.000     4.699    
                         clock uncertainty            0.287     4.985    
    SLICE_X59Y127        FDRE (Hold_fdre_C_D)         0.222     5.207    cpu/DataRoad/forward/ALUSrcA_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.207    
                         arrival time                           5.295    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.707ns (17.549%)  route 3.322ns (82.451%))
  Logic Levels:           3  (LUT3=3)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.284     1.286    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X67Y131        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDCE (Prop_fdce_C_Q)         0.304     1.590 r  cpu/DataRoad/MEM_WR/q_reg[65]/Q
                         net (fo=2, routed)           1.798     3.388    cpu/DataRoad/MEM_WR/WR_Out[65]
    SLICE_X67Y131        LUT3 (Prop_lut3_I2_O)        0.084     3.472 r  cpu/DataRoad/MEM_WR/regs_i_4/O
                         net (fo=36, routed)          0.653     4.125    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X67Y130        LUT3 (Prop_lut3_I0_O)        0.093     4.218 r  cpu/DataRoad/EX_MEM/mem_i_4/O
                         net (fo=2, routed)           0.871     5.088    cpu/DataRoad/mem/ext_control/DataIn[28]
    SLICE_X59Y128        LUT3 (Prop_lut3_I2_O)        0.226     5.314 r  cpu/DataRoad/mem/ext_control/ext_datain[28]_i_1/O
                         net (fo=1, routed)           0.000     5.314    cpu/DataRoad/mem/ext_control/ext_datain[28]_i_1_n_0
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.398     4.700    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X59Y128        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/C
                         clock pessimism              0.000     4.700    
                         clock uncertainty            0.287     4.986    
    SLICE_X59Y128        FDRE (Hold_fdre_C_D)         0.237     5.223    cpu/DataRoad/mem/ext_control/ext_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.223    
                         arrival time                           5.314    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cpu/DataRoad/MEM_WR/q_reg[119]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.683ns (17.006%)  route 3.333ns (82.994%))
  Logic Levels:           4  (LUT3=3 LUT5=1)
  Clock Path Skew:        3.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.283     1.285    cpu/DataRoad/MEM_WR/clk_out1
    SLICE_X68Y130        FDCE                                         r  cpu/DataRoad/MEM_WR/q_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y130        FDCE (Prop_fdce_C_Q)         0.347     1.632 r  cpu/DataRoad/MEM_WR/q_reg[119]/Q
                         net (fo=1, routed)           1.399     3.030    cpu/DataRoad/MEM_WR/WR_Out[119]
    SLICE_X66Y129        LUT5 (Prop_lut5_I4_O)        0.084     3.114 r  cpu/DataRoad/MEM_WR/regs_i_48/O
                         net (fo=2, routed)           0.526     3.640    cpu/DataRoad/MEM_WR/real_DataOut__124__0[16]
    SLICE_X61Y132        LUT3 (Prop_lut3_I0_O)        0.084     3.724 r  cpu/DataRoad/MEM_WR/regs_i_16/O
                         net (fo=36, routed)          0.533     4.257    cpu/DataRoad/EX_MEM/last_before_last_alu_result[16]
    SLICE_X59Y131        LUT3 (Prop_lut3_I0_O)        0.084     4.341 r  cpu/DataRoad/EX_MEM/mem_i_16/O
                         net (fo=2, routed)           0.876     5.217    cpu/DataRoad/mem/ext_control/DataIn[16]
    SLICE_X67Y129        LUT3 (Prop_lut3_I2_O)        0.084     5.301 r  cpu/DataRoad/mem/ext_control/ext_datain[16]_i_1/O
                         net (fo=1, routed)           0.000     5.301    cpu/DataRoad/mem/ext_control/ext_datain[16]_i_1_n_0
    SLICE_X67Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.392     4.694    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X67Y129        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[16]/C
                         clock pessimism              0.000     4.694    
                         clock uncertainty            0.287     4.980    
    SLICE_X67Y129        FDRE (Hold_fdre_C_D)         0.220     5.200    cpu/DataRoad/mem/ext_control/ext_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.200    
                         arrival time                           5.301    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       39.002ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.923ns  (logic 0.433ns (46.890%)  route 0.490ns (53.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.490     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X57Y86         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 39.002    

Slack (MET) :             39.030ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.770ns  (logic 0.398ns (51.679%)  route 0.372ns (48.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y86         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.372     0.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X58Y86         FDCE (Setup_fdce_C_D)       -0.200    39.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 39.030    

Slack (MET) :             39.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.880ns  (logic 0.379ns (43.059%)  route 0.501ns (56.941%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.501     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X58Y87         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 39.045    

Slack (MET) :             39.089ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.755ns  (logic 0.398ns (52.745%)  route 0.357ns (47.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)       -0.156    39.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.844    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 39.089    

Slack (MET) :             39.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.722%)  route 0.381ns (52.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.381     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X56Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)       -0.168    39.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.832    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 39.103    

Slack (MET) :             39.145ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.822ns  (logic 0.433ns (52.705%)  route 0.389ns (47.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X56Y80         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.389     0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X56Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)       -0.033    39.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.967    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                 39.145    

Slack (MET) :             39.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.283%)  route 0.346ns (47.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X58Y85         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.346     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X58Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X58Y86         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 39.200    

Slack (MET) :             39.246ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.725ns  (logic 0.379ns (52.246%)  route 0.346ns (47.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y79         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.346     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)       -0.029    39.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.971    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 39.246    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.379ns (20.035%)  route 1.513ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.513     3.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.430    41.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.090    41.522    
                         clock uncertainty           -0.127    41.395    
    SLICE_X63Y87         FDCE (Recov_fdce_C_CLR)     -0.331    41.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.064    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 37.629    

Slack (MET) :             37.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.379ns (20.035%)  route 1.513ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.513     3.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.430    41.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.090    41.522    
                         clock uncertainty           -0.127    41.395    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.258    41.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         41.137    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 37.702    

Slack (MET) :             37.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.379ns (20.035%)  route 1.513ns (79.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.513     3.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X62Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.430    41.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X62Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.090    41.522    
                         clock uncertainty           -0.127    41.395    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.258    41.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         41.137    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 37.702    

Slack (MET) :             37.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.630ns (34.434%)  route 1.200ns (65.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.545     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X64Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.398     1.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.232     2.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.509     3.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X62Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.431    41.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.074    41.507    
                         clock uncertainty           -0.127    41.380    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.292    41.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 37.710    

Slack (MET) :             37.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.630ns (34.434%)  route 1.200ns (65.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.545     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X64Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.398     1.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.232     2.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.509     3.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X62Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.431    41.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.074    41.507    
                         clock uncertainty           -0.127    41.380    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.292    41.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 37.710    

Slack (MET) :             37.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.630ns (34.434%)  route 1.200ns (65.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.545     1.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X64Y88         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.398     1.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X64Y88         LUT2 (Prop_lut2_I1_O)        0.232     2.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.509     3.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X62Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.431    41.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.074    41.507    
                         clock uncertainty           -0.127    41.380    
    SLICE_X62Y89         FDPE (Recov_fdpe_C_PRE)     -0.292    41.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                 37.710    

Slack (MET) :             37.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.379ns (21.767%)  route 1.362ns (78.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.362     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.429    41.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.090    41.521    
                         clock uncertainty           -0.127    41.394    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.331    41.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         41.063    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                 37.778    

Slack (MET) :             37.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.379ns (21.767%)  route 1.362ns (78.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.362     3.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X63Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.429    41.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X63Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.090    41.521    
                         clock uncertainty           -0.127    41.394    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.331    41.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         41.063    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                 37.778    

Slack (MET) :             37.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.379ns (21.541%)  route 1.380ns (78.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.380     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.428    41.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.074    41.504    
                         clock uncertainty           -0.127    41.377    
    SLICE_X64Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    41.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                 37.782    

Slack (MET) :             37.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.379ns (21.541%)  route 1.380ns (78.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.380     3.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        1.428    41.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.074    41.504    
                         clock uncertainty           -0.127    41.377    
    SLICE_X64Y87         FDCE (Recov_fdce_C_CLR)     -0.258    41.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         41.119    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                 37.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X56Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X56Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X56Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X56Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X56Y80         FDCE (Remov_fdce_C_CLR)     -0.067     0.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X57Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X57Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.460%)  route 0.133ns (48.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.133     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X57Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.500%)  route 0.176ns (55.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.787 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.176     0.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X55Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5678, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X55Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.258     0.659    
    SLICE_X55Y80         FDCE (Remov_fdce_C_CLR)     -0.092     0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X71Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X71Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X71Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X71Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X71Y81         FDCE (Recov_fdce_C_CLR)     -0.331    36.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X70Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.919    

Slack (MET) :             28.919ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.694ns (18.494%)  route 3.059ns (81.506%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.623     8.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X70Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X70Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X70Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 28.919    

Slack (MET) :             29.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.694ns (19.774%)  route 2.816ns (80.226%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X72Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 29.162    

Slack (MET) :             29.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.694ns (19.774%)  route 2.816ns (80.226%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X72Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 29.162    

Slack (MET) :             29.162ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.694ns (19.774%)  route 2.816ns (80.226%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns = ( 36.805 - 33.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.665     2.665    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.527     4.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.379     4.652 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.730     5.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X67Y75         LUT6 (Prop_lut6_I3_O)        0.105     5.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.900     6.386    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X70Y77         LUT4 (Prop_lut4_I3_O)        0.105     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X70Y80         LUT1 (Prop_lut1_I0_O)        0.105     7.403 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.380     7.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.309    35.309    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.433    37.238    
                         clock uncertainty           -0.035    37.203    
    SLICE_X72Y81         FDCE (Recov_fdce_C_CLR)     -0.258    36.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.945    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                 29.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.181     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X56Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.433     2.143    
    SLICE_X56Y87         FDCE (Remov_fdce_C_CLR)     -0.067     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.181     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X56Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.433     2.143    
    SLICE_X56Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.181     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X56Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.433     2.143    
    SLICE_X56Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.181     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X56Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X56Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.433     2.143    
    SLICE_X56Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.181     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X56Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X56Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.433     2.143    
    SLICE_X56Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.529%)  route 0.181ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.181     2.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X56Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X56Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.433     2.143    
    SLICE_X56Y87         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.308%)  route 0.175ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.433     2.142    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.308%)  route 0.175ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X57Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.433     2.142    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.308%)  route 0.175ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.433     2.142    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.308%)  route 0.175ns (51.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.433     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X60Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175     2.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X57Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.626     1.626    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.921     2.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X57Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.433     2.142    
    SLICE_X57Y86         FDCE (Remov_fdce_C_CLR)     -0.092     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.393    





