Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,5299
design__instance__area,38891
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,91
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,29
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0012185763334855437
power__switching__total,0.0006458564894273877
power__leakage__total,6.766794768964246E-8
power__total,0.0018645004602149129
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.34199374855601616
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.33688161547224615
timing__hold__ws__corner:nom_tt_025C_1v80,0.31679554320938175
timing__setup__ws__corner:nom_tt_025C_1v80,11.181206499378996
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316796
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.181207
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,823
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,29
design__max_cap_violation__count__corner:nom_ss_100C_1v60,10
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.40438872839381035
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.3953632810821655
timing__hold__ws__corner:nom_ss_100C_1v60,0.8803331646164363
timing__setup__ws__corner:nom_ss_100C_1v60,2.2477966790785904
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.880333
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.247797
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,26
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,29
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.31757555817296806
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.31385236964343743
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11520013047341354
timing__setup__ws__corner:nom_ff_n40C_1v95,13.537090054299899
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115200
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.635827
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,947
design__max_fanout_violation__count,29
design__max_cap_violation__count,12
clock__skew__worst_hold,-0.3120453428418757
clock__skew__worst_setup,0.30830866510221433
timing__hold__ws,0.11218115642831918
timing__setup__ws,2.007052358896478
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112181
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.007052
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,5299
design__instance__area__stdcell,38891
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.535951
design__instance__utilization__stdcell,0.535951
design__instance__count__class:buffer,6
design__instance__count__class:inverter,70
design__instance__count__class:sequential_cell,391
design__instance__count__class:multi_input_combinational_cell,3000
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,9846
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,197020
design__violations,0
design__instance__count__class:timing_repair_buffer,610
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,214
antenna__violating__nets,28
antenna__violating__pins,36
route__antenna_violation__count,28
antenna_diodes_count,164
design__instance__count__class:antenna_cell,164
route__net,4115
route__net__special,2
route__drc_errors__iter:1,7968
route__wirelength__iter:1,269076
route__drc_errors__iter:2,6211
route__wirelength__iter:2,265673
route__drc_errors__iter:3,5462
route__wirelength__iter:3,264169
route__drc_errors__iter:4,2424
route__wirelength__iter:4,264237
route__drc_errors__iter:5,1505
route__wirelength__iter:5,264243
route__drc_errors__iter:6,795
route__wirelength__iter:6,264084
route__drc_errors__iter:7,585
route__wirelength__iter:7,264047
route__drc_errors__iter:8,399
route__wirelength__iter:8,263964
route__drc_errors__iter:9,302
route__wirelength__iter:9,263896
route__drc_errors__iter:10,253
route__wirelength__iter:10,263900
route__drc_errors__iter:11,86
route__wirelength__iter:11,263901
route__drc_errors__iter:12,17
route__wirelength__iter:12,263912
route__drc_errors__iter:13,10
route__wirelength__iter:13,263911
route__drc_errors__iter:14,6
route__wirelength__iter:14,263816
route__drc_errors__iter:15,5
route__wirelength__iter:15,263813
route__drc_errors__iter:16,3
route__wirelength__iter:16,263813
route__drc_errors__iter:17,0
route__wirelength__iter:17,263822
route__drc_errors,0
route__wirelength,263822
route__vias,44454
route__vias__singlecut,44454
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,700.51
timing__unannotated_net__count__corner:nom_tt_025C_1v80,11
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,11
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,11
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,49
design__max_fanout_violation__count__corner:min_tt_025C_1v80,29
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3332655634676218
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3280981967868146
timing__hold__ws__corner:min_tt_025C_1v80,0.31290720900026747
timing__setup__ws__corner:min_tt_025C_1v80,11.375876562736096
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.312907
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.375876
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,11
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,565
design__max_fanout_violation__count__corner:min_ss_100C_1v60,29
design__max_cap_violation__count__corner:min_ss_100C_1v60,7
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3889308707401713
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.3806175204966605
timing__hold__ws__corner:min_ss_100C_1v60,0.8710735712622759
timing__setup__ws__corner:min_ss_100C_1v60,2.510171697105837
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.871074
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.510172
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,11
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,21
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,29
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3120453428418757
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.30830866510221433
timing__hold__ws__corner:min_ff_n40C_1v95,0.11218115642831918
timing__setup__ws__corner:min_ff_n40C_1v95,13.66961693640831
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112181
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.731655
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,11
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,121
design__max_fanout_violation__count__corner:max_tt_025C_1v80,29
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3517313484469478
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.34728867986596057
timing__hold__ws__corner:max_tt_025C_1v80,0.3214268941987404
timing__setup__ws__corner:max_tt_025C_1v80,10.787054221850767
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.321427
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.787054
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,11
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,947
design__max_fanout_violation__count__corner:max_ss_100C_1v60,29
design__max_cap_violation__count__corner:max_ss_100C_1v60,12
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.4213014223400638
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4122062530205006
timing__hold__ws__corner:max_ss_100C_1v60,0.8895429089553811
timing__setup__ws__corner:max_ss_100C_1v60,2.007052358896478
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.889543
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.007052
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,11
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,29
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,29
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.32390532839343283
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3210325707248169
timing__hold__ws__corner:max_ff_n40C_1v95,0.11890205823142133
timing__setup__ws__corner:max_ff_n40C_1v95,13.391799159760987
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118902
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.527913
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,11
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,11
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000804326
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000888586
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000698764
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000888586
design_powergrid__voltage__worst,0.0000888586
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000888586
design_powergrid__drop__worst__net:VPWR,0.0000804326
design_powergrid__voltage__worst__net:VGND,0.0000888586
design_powergrid__drop__worst__net:VGND,0.0000888586
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000006199999999999999931196530134069888617887045256793498992919921875
ir__drop__worst,0.0000804000000000000027144952952085077413357794284820556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
