// Seed: 1462832373
module module_0 #(
    parameter id_7 = 32'd5
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  logic _id_7 = 1 - -1;
  localparam id_8 = 1;
  wire id_9;
  wire id_10;
  assign id_3[id_7] = id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd93,
    parameter id_11 = 32'd18,
    parameter id_13 = 32'd28,
    parameter id_19 = 32'd43,
    parameter id_6  = 32'd11
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input logic [7:0] id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire _id_13;
  inout logic [7:0] id_12;
  input wire _id_11;
  output wire id_10;
  input wire id_9;
  inout wor id_8;
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_12,
      id_9,
      id_4,
      id_8
  );
  parameter id_19 = -1;
  wire [1 : 1] id_20;
  wire id_21;
  logic [id_11 : 1  ||  1 'b0 ||  -1 'b0] id_22;
  wire id_23;
  wire [id_1 : id_19] id_24;
  assign id_10 = id_3;
  wire id_25;
  ;
  logic [1 : 1] id_26;
  ;
  assign id_8 = {'d0{id_24}};
endmodule
