core_top
Pin,Type,Name,Side
1,input,clk,left
2,input,rst_n,left
3,input,i_boot_addr,left
4,input,naive_bus.masterinstr_master,left
5,input,naive_bus.masterdata_master,left
