<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1537030025">
  <File Type="PA-TCL" Name="rpl_adder_4b.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="rpl_adder_4b_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="rpl_adder_4b_reports.tcl"/>
  <File Type="RDS-RDS" Name="rpl_adder_4b.vds"/>
  <File Type="RDS-UTIL" Name="rpl_adder_4b_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="rpl_adder_4b_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="rpl_adder_4b.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="rpl_adder_4b_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="rpl_adder_4b_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/fulladder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Practical 3/fulladder/fulladder.srcs/sources_1/new/fulladder.vhd"/>
        <Attr Name="ImportTime" Val="1536166693"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/halfadder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Practical 3/halfadder/halfadder.srcs/sources_1/new/halfadder.vhd"/>
        <Attr Name="ImportTime" Val="1536165154"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/or_gate.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Practical 1/Basic_gates/or_gate/or_gate.srcs/sources_1/new/or_gate.vhd"/>
        <Attr Name="ImportTime" Val="1536142159"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rpl_adder_4b.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="rpl_adder_4b"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
