// Seed: 243005715
module module_0;
  wire id_2;
  assign module_1.id_1 = 0;
  assign id_1 = ~1;
  wire id_3;
  tri id_4;
  supply1 id_5 = 1'b0;
  id_6(
      .id_0(1 | id_4), .id_1(id_4)
  );
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output supply1 id_5
);
  assign id_5 = id_3;
  wire id_7;
  module_0 modCall_1 ();
  wire id_8;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
endmodule
