\hypertarget{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc7\+:\+:\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a30228123d7951ff4b9129458722cbbc1}{F\+L\+E\+X\+B\+US}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_ab6b095528f980f976a9558fc228d3a49}{D\+MA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a69885aaa5b66bee51c51c3740d3c25d8}{M\+P\+Ub}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a3205c621cf5797fd2d5f79c6da81c73b}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 29
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}!D\+MA@{D\+MA}}
\index{D\+MA@{D\+MA}!\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+MA}{DMA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields\+::\+D\+MA}\hypertarget{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_ab6b095528f980f976a9558fc228d3a49}{}\label{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_ab6b095528f980f976a9558fc228d3a49}
\mbox{[}1\mbox{]} D\+MA Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}!F\+L\+E\+X\+B\+US@{F\+L\+E\+X\+B\+US}}
\index{F\+L\+E\+X\+B\+US@{F\+L\+E\+X\+B\+US}!\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+L\+E\+X\+B\+US}{FLEXBUS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields\+::\+F\+L\+E\+X\+B\+US}\hypertarget{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a30228123d7951ff4b9129458722cbbc1}{}\label{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a30228123d7951ff4b9129458722cbbc1}
\mbox{[}0\mbox{]} Flex\+Bus Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}!M\+P\+Ub@{M\+P\+Ub}}
\index{M\+P\+Ub@{M\+P\+Ub}!\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{M\+P\+Ub}{MPUb}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields\+::\+M\+P\+Ub}\hypertarget{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a69885aaa5b66bee51c51c3740d3c25d8}{}\label{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a69885aaa5b66bee51c51c3740d3c25d8}
\mbox{[}2\mbox{]} M\+PU Clock Gate Control \index{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+scgc7\+::\+\_\+hw\+\_\+sim\+\_\+scgc7\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a3205c621cf5797fd2d5f79c6da81c73b}{}\label{struct__hw__sim__scgc7_1_1__hw__sim__scgc7__bitfields_a3205c621cf5797fd2d5f79c6da81c73b}
\mbox{[}31\+:3\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
