
PRO1_Nikodemus_Nilsson_Ohm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007360  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d0  080074f0  080074f0  000084f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dc0  08007dc0  00009060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007dc0  08007dc0  00008dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dc8  08007dc8  00009060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dc8  08007dc8  00008dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dcc  08007dcc  00008dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007dd0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000076a8  20000060  08007e30  00009060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007708  08007e30  00009708  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eb0a  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000421f  00000000  00000000  00027b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019d8  00000000  00000000  0002bdc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001400  00000000  00000000  0002d798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029c05  00000000  00000000  0002eb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d887  00000000  00000000  0005879d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101a20  00000000  00000000  00076024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00177a44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f08  00000000  00000000  00177a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  0017e990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080074d8 	.word	0x080074d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080074d8 	.word	0x080074d8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of FSM_Task */
  FSM_TaskHandle = osThreadNew(StartFSM_Task, NULL, &FSM_Task_attributes);
 8000500:	4a14      	ldr	r2, [pc, #80]	@ (8000554 <MX_FREERTOS_Init+0x58>)
 8000502:	2100      	movs	r1, #0
 8000504:	4814      	ldr	r0, [pc, #80]	@ (8000558 <MX_FREERTOS_Init+0x5c>)
 8000506:	f004 f993 	bl	8004830 <osThreadNew>
 800050a:	4603      	mov	r3, r0
 800050c:	4a13      	ldr	r2, [pc, #76]	@ (800055c <MX_FREERTOS_Init+0x60>)
 800050e:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(StartInputTask, NULL, &Input_Task_attributes);
 8000510:	4a13      	ldr	r2, [pc, #76]	@ (8000560 <MX_FREERTOS_Init+0x64>)
 8000512:	2100      	movs	r1, #0
 8000514:	4813      	ldr	r0, [pc, #76]	@ (8000564 <MX_FREERTOS_Init+0x68>)
 8000516:	f004 f98b 	bl	8004830 <osThreadNew>
 800051a:	4603      	mov	r3, r0
 800051c:	4a12      	ldr	r2, [pc, #72]	@ (8000568 <MX_FREERTOS_Init+0x6c>)
 800051e:	6013      	str	r3, [r2, #0]

  /* creation of Output_Task */
  Output_TaskHandle = osThreadNew(StartOutputTask, NULL, &Output_Task_attributes);
 8000520:	4a12      	ldr	r2, [pc, #72]	@ (800056c <MX_FREERTOS_Init+0x70>)
 8000522:	2100      	movs	r1, #0
 8000524:	4812      	ldr	r0, [pc, #72]	@ (8000570 <MX_FREERTOS_Init+0x74>)
 8000526:	f004 f983 	bl	8004830 <osThreadNew>
 800052a:	4603      	mov	r3, r0
 800052c:	4a11      	ldr	r2, [pc, #68]	@ (8000574 <MX_FREERTOS_Init+0x78>)
 800052e:	6013      	str	r3, [r2, #0]

  /* creation of Poti_Task */
  Poti_TaskHandle = osThreadNew(StartPotiTask, NULL, &Poti_Task_attributes);
 8000530:	4a11      	ldr	r2, [pc, #68]	@ (8000578 <MX_FREERTOS_Init+0x7c>)
 8000532:	2100      	movs	r1, #0
 8000534:	4811      	ldr	r0, [pc, #68]	@ (800057c <MX_FREERTOS_Init+0x80>)
 8000536:	f004 f97b 	bl	8004830 <osThreadNew>
 800053a:	4603      	mov	r3, r0
 800053c:	4a10      	ldr	r2, [pc, #64]	@ (8000580 <MX_FREERTOS_Init+0x84>)
 800053e:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Task */
  OLED_TaskHandle = osThreadNew(StartOLEDTask, NULL, &OLED_Task_attributes);
 8000540:	4a10      	ldr	r2, [pc, #64]	@ (8000584 <MX_FREERTOS_Init+0x88>)
 8000542:	2100      	movs	r1, #0
 8000544:	4810      	ldr	r0, [pc, #64]	@ (8000588 <MX_FREERTOS_Init+0x8c>)
 8000546:	f004 f973 	bl	8004830 <osThreadNew>
 800054a:	4603      	mov	r3, r0
 800054c:	4a0f      	ldr	r2, [pc, #60]	@ (800058c <MX_FREERTOS_Init+0x90>)
 800054e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000550:	bf00      	nop
 8000552:	bd80      	pop	{r7, pc}
 8000554:	0800754c 	.word	0x0800754c
 8000558:	08000591 	.word	0x08000591
 800055c:	2000007c 	.word	0x2000007c
 8000560:	08007570 	.word	0x08007570
 8000564:	080005a1 	.word	0x080005a1
 8000568:	20000080 	.word	0x20000080
 800056c:	08007594 	.word	0x08007594
 8000570:	080005b1 	.word	0x080005b1
 8000574:	20000084 	.word	0x20000084
 8000578:	080075b8 	.word	0x080075b8
 800057c:	080005c1 	.word	0x080005c1
 8000580:	20000088 	.word	0x20000088
 8000584:	080075dc 	.word	0x080075dc
 8000588:	080005d1 	.word	0x080005d1
 800058c:	2000008c 	.word	0x2000008c

08000590 <StartFSM_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFSM_Task */
void StartFSM_Task(void *argument)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFSM_Task */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000598:	2001      	movs	r0, #1
 800059a:	f004 f9db 	bl	8004954 <osDelay>
 800059e:	e7fb      	b.n	8000598 <StartFSM_Task+0x8>

080005a0 <StartInputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInputTask */
void StartInputTask(void *argument)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInputTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005a8:	2001      	movs	r0, #1
 80005aa:	f004 f9d3 	bl	8004954 <osDelay>
 80005ae:	e7fb      	b.n	80005a8 <StartInputTask+0x8>

080005b0 <StartOutputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutputTask */
void StartOutputTask(void *argument)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutputTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005b8:	2001      	movs	r0, #1
 80005ba:	f004 f9cb 	bl	8004954 <osDelay>
 80005be:	e7fb      	b.n	80005b8 <StartOutputTask+0x8>

080005c0 <StartPotiTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPotiTask */
void StartPotiTask(void *argument)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPotiTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005c8:	2001      	movs	r0, #1
 80005ca:	f004 f9c3 	bl	8004954 <osDelay>
 80005ce:	e7fb      	b.n	80005c8 <StartPotiTask+0x8>

080005d0 <StartOLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLEDTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005d8:	2001      	movs	r0, #1
 80005da:	f004 f9bb 	bl	8004954 <osDelay>
 80005de:	e7fb      	b.n	80005d8 <StartOLEDTask+0x8>

080005e0 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB1   ------> ADCx_IN16
*/
void MX_GPIO_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	@ 0x28
 80005e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	4b72      	ldr	r3, [pc, #456]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 80005f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fa:	4a71      	ldr	r2, [pc, #452]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 80005fc:	f043 0304 	orr.w	r3, r3, #4
 8000600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000602:	4b6f      	ldr	r3, [pc, #444]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000606:	f003 0304 	and.w	r3, r3, #4
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060e:	4b6c      	ldr	r3, [pc, #432]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000612:	4a6b      	ldr	r2, [pc, #428]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800061a:	4b69      	ldr	r3, [pc, #420]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 800061c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	4b66      	ldr	r3, [pc, #408]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800062a:	4a65      	ldr	r2, [pc, #404]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000632:	4b63      	ldr	r3, [pc, #396]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000636:	f003 0301 	and.w	r3, r3, #1
 800063a:	60bb      	str	r3, [r7, #8]
 800063c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063e:	4b60      	ldr	r3, [pc, #384]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a5f      	ldr	r2, [pc, #380]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 8000644:	f043 0302 	orr.w	r3, r3, #2
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b5d      	ldr	r3, [pc, #372]	@ (80007c0 <MX_GPIO_Init+0x1e0>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0302 	and.w	r3, r3, #2
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2120      	movs	r1, #32
 800065a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065e:	f001 f98f 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	f249 0104 	movw	r1, #36868	@ 0x9004
 8000668:	4856      	ldr	r0, [pc, #344]	@ (80007c4 <MX_GPIO_Init+0x1e4>)
 800066a:	f001 f989 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_CS_Pin, GPIO_PIN_SET);
 800066e:	2201      	movs	r2, #1
 8000670:	f44f 6108 	mov.w	r1, #2176	@ 0x880
 8000674:	4854      	ldr	r0, [pc, #336]	@ (80007c8 <MX_GPIO_Init+0x1e8>)
 8000676:	f001 f983 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Data_Instr_GPIO_Port, Disp_Data_Instr_Pin, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000680:	4851      	ldr	r0, [pc, #324]	@ (80007c8 <MX_GPIO_Init+0x1e8>)
 8000682:	f001 f97d 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800068c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000690:	f001 f976 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	2140      	movs	r1, #64	@ 0x40
 8000698:	484a      	ldr	r0, [pc, #296]	@ (80007c4 <MX_GPIO_Init+0x1e4>)
 800069a:	f001 f971 	bl	8001980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800069e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4844      	ldr	r0, [pc, #272]	@ (80007c8 <MX_GPIO_Init+0x1e8>)
 80006b6:	f000 ffb9 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SR_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SR_Reset_Pin;
 80006ba:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80006be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c8:	2300      	movs	r3, #0
 80006ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d6:	f000 ffa9 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 80006da:	2310      	movs	r3, #16
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	2300      	movs	r3, #0
 80006e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006e2:	2302      	movs	r3, #2
 80006e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	4619      	mov	r1, r3
 80006ec:	4836      	ldr	r0, [pc, #216]	@ (80007c8 <MX_GPIO_Init+0x1e8>)
 80006ee:	f000 ff9d 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 80006f2:	2302      	movs	r3, #2
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80006f6:	230b      	movs	r3, #11
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	482f      	ldr	r0, [pc, #188]	@ (80007c4 <MX_GPIO_Init+0x1e4>)
 8000706:	f000 ff91 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 800070a:	f248 0344 	movw	r3, #32836	@ 0x8044
 800070e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	2301      	movs	r3, #1
 8000712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	4828      	ldr	r0, [pc, #160]	@ (80007c4 <MX_GPIO_Init+0x1e4>)
 8000724:	f000 ff82 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_STCP_Pin */
  GPIO_InitStruct.Pin = SR_STCP_Pin;
 8000728:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072e:	2301      	movs	r3, #1
 8000730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000736:	2302      	movs	r3, #2
 8000738:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_STCP_GPIO_Port, &GPIO_InitStruct);
 800073a:	f107 0314 	add.w	r3, r7, #20
 800073e:	4619      	mov	r1, r3
 8000740:	4820      	ldr	r0, [pc, #128]	@ (80007c4 <MX_GPIO_Init+0x1e4>)
 8000742:	f000 ff73 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_Switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_Switch_Pin;
 8000746:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 800074a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000750:	2302      	movs	r3, #2
 8000752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4619      	mov	r1, r3
 800075a:	481a      	ldr	r0, [pc, #104]	@ (80007c4 <MX_GPIO_Init+0x1e4>)
 800075c:	f000 ff66 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Enable_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin;
 8000760:	2380      	movs	r3, #128	@ 0x80
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2300      	movs	r3, #0
 800076e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Enable_GPIO_Port, &GPIO_InitStruct);
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	4619      	mov	r1, r3
 8000776:	4814      	ldr	r0, [pc, #80]	@ (80007c8 <MX_GPIO_Init+0x1e8>)
 8000778:	f000 ff58 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pins : Disp_Data_Instr_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Instr_Pin|Disp_CS_Pin;
 800077c:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8000780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000782:	2301      	movs	r3, #1
 8000784:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800078a:	2302      	movs	r3, #2
 800078c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800078e:	f107 0314 	add.w	r3, r7, #20
 8000792:	4619      	mov	r1, r3
 8000794:	480c      	ldr	r0, [pc, #48]	@ (80007c8 <MX_GPIO_Init+0x1e8>)
 8000796:	f000 ff49 	bl	800162c <HAL_GPIO_Init>

  /*Configure GPIO pins : TL4_Car_Pin PL1_Switch_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin|PL1_Switch_Pin;
 800079a:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800079e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007a4:	2302      	movs	r3, #2
 80007a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007b2:	f000 ff3b 	bl	800162c <HAL_GPIO_Init>

}
 80007b6:	bf00      	nop
 80007b8:	3728      	adds	r7, #40	@ 0x28
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40021000 	.word	0x40021000
 80007c4:	48000400 	.word	0x48000400
 80007c8:	48000800 	.word	0x48000800

080007cc <Test_TrafficLights>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Test_TrafficLights(void) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
    // 1. Enable the output (SR_Enable is Active LOW to turn lights ON)
    // Your main.h defines this on Pin PC7
    HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2180      	movs	r1, #128	@ 0x80
 80007d6:	4810      	ldr	r0, [pc, #64]	@ (8000818 <Test_TrafficLights+0x4c>)
 80007d8:	f001 f8d2 	bl	8001980 <HAL_GPIO_WritePin>

    // 2. Prepare data: 0xFF means all 8 bits are '1' (All lights ON)
    uint8_t test_data = 0xFF;
 80007dc:	23ff      	movs	r3, #255	@ 0xff
 80007de:	71fb      	strb	r3, [r7, #7]

    // 3. Loop forever to keep testing
    while (1) {
        // Lower the Latch (SR_STCP) to prepare for data
        HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 80007e0:	2200      	movs	r2, #0
 80007e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007e6:	480d      	ldr	r0, [pc, #52]	@ (800081c <Test_TrafficLights+0x50>)
 80007e8:	f001 f8ca 	bl	8001980 <HAL_GPIO_WritePin>

        // Transmit data via SPI3 (The handle for your Traffic Lights)
        // Make sure 'hspi3' is declared. If CubeMX named it differently, check main.c variables.
        HAL_SPI_Transmit(&hspi3, &test_data, 1, 100);
 80007ec:	1df9      	adds	r1, r7, #7
 80007ee:	2364      	movs	r3, #100	@ 0x64
 80007f0:	2201      	movs	r2, #1
 80007f2:	480b      	ldr	r0, [pc, #44]	@ (8000820 <Test_TrafficLights+0x54>)
 80007f4:	f002 fcd1 	bl	800319a <HAL_SPI_Transmit>

        // Raise the Latch (SR_STCP) to update the LEDs
        HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007fe:	4807      	ldr	r0, [pc, #28]	@ (800081c <Test_TrafficLights+0x50>)
 8000800:	f001 f8be 	bl	8001980 <HAL_GPIO_WritePin>

        // Wait 500ms
        HAL_Delay(500);
 8000804:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000808:	f000 fe0a 	bl	8001420 <HAL_Delay>

        // Invert data to make them blink (0xFF -> 0x00 -> 0xFF)
        test_data = ~test_data;
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	43db      	mvns	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	71fb      	strb	r3, [r7, #7]
        HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8000814:	bf00      	nop
 8000816:	e7e3      	b.n	80007e0 <Test_TrafficLights+0x14>
 8000818:	48000800 	.word	0x48000800
 800081c:	48000400 	.word	0x48000400
 8000820:	200000f4 	.word	0x200000f4

08000824 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	char myText[] = "Banana";
 800082a:	4a18      	ldr	r2, [pc, #96]	@ (800088c <main+0x68>)
 800082c:	463b      	mov	r3, r7
 800082e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000832:	6018      	str	r0, [r3, #0]
 8000834:	3304      	adds	r3, #4
 8000836:	8019      	strh	r1, [r3, #0]
 8000838:	3302      	adds	r3, #2
 800083a:	0c0a      	lsrs	r2, r1, #16
 800083c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800083e:	f000 fdaf 	bl	80013a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000842:	f000 f827 	bl	8000894 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000846:	f7ff fecb 	bl	80005e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800084a:	f000 fa87 	bl	8000d5c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800084e:	f000 f88b 	bl	8000968 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000852:	f000 f8c7 	bl	80009e4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8000856:	f000 fba3 	bl	8000fa0 <ssd1306_Init>
//  ssd1306_Fill(White);
  ssd1306_SetCursor(5, 5);
 800085a:	2105      	movs	r1, #5
 800085c:	2005      	movs	r0, #5
 800085e:	f000 fd55 	bl	800130c <ssd1306_SetCursor>
  retVal = ssd1306_WriteString(myText, Font_7x10, White);
 8000862:	4b0b      	ldr	r3, [pc, #44]	@ (8000890 <main+0x6c>)
 8000864:	4638      	mov	r0, r7
 8000866:	2201      	movs	r2, #1
 8000868:	9200      	str	r2, [sp, #0]
 800086a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800086c:	f000 fd28 	bl	80012c0 <ssd1306_WriteString>
 8000870:	4603      	mov	r3, r0
 8000872:	71fb      	strb	r3, [r7, #7]

  ssd1306_UpdateScreen();
 8000874:	f000 fc16 	bl	80010a4 <ssd1306_UpdateScreen>

  Test_TrafficLights();
 8000878:	f7ff ffa8 	bl	80007cc <Test_TrafficLights>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 800087c:	f003 ff8e 	bl	800479c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000880:	f7ff fe3c 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000884:	f003 ffae 	bl	80047e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <main+0x64>
 800088c:	0800752c 	.word	0x0800752c
 8000890:	08007db4 	.word	0x08007db4

08000894 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b096      	sub	sp, #88	@ 0x58
 8000898:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089a:	f107 0314 	add.w	r3, r7, #20
 800089e:	2244      	movs	r2, #68	@ 0x44
 80008a0:	2100      	movs	r1, #0
 80008a2:	4618      	mov	r0, r3
 80008a4:	f006 fd28 	bl	80072f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a8:	463b      	mov	r3, r7
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008ba:	f001 f887 	bl	80019cc <HAL_PWREx_ControlVoltageScaling>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008c4:	f000 f84a 	bl	800095c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c8:	2302      	movs	r3, #2
 80008ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d2:	2310      	movs	r3, #16
 80008d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d6:	2302      	movs	r3, #2
 80008d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008da:	2302      	movs	r3, #2
 80008dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008de:	2301      	movs	r3, #1
 80008e0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008e2:	230a      	movs	r3, #10
 80008e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008e6:	2307      	movs	r3, #7
 80008e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008ea:	2302      	movs	r3, #2
 80008ec:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008ee:	2302      	movs	r3, #2
 80008f0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008f2:	f107 0314 	add.w	r3, r7, #20
 80008f6:	4618      	mov	r0, r3
 80008f8:	f001 f8be 	bl	8001a78 <HAL_RCC_OscConfig>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000902:	f000 f82b 	bl	800095c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000906:	230f      	movs	r3, #15
 8000908:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800090a:	2303      	movs	r3, #3
 800090c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000912:	2300      	movs	r3, #0
 8000914:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000916:	2300      	movs	r3, #0
 8000918:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800091a:	463b      	mov	r3, r7
 800091c:	2104      	movs	r1, #4
 800091e:	4618      	mov	r0, r3
 8000920:	f001 fc86 	bl	8002230 <HAL_RCC_ClockConfig>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800092a:	f000 f817 	bl	800095c <Error_Handler>
  }
}
 800092e:	bf00      	nop
 8000930:	3758      	adds	r7, #88	@ 0x58
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
	...

08000938 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a04      	ldr	r2, [pc, #16]	@ (8000958 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d101      	bne.n	800094e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800094a:	f000 fd49 	bl	80013e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40012c00 	.word	0x40012c00

0800095c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800095c:	b480      	push	{r7}
 800095e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000960:	b672      	cpsid	i
}
 8000962:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <Error_Handler+0x8>

08000968 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800096c:	4b1b      	ldr	r3, [pc, #108]	@ (80009dc <MX_SPI2_Init+0x74>)
 800096e:	4a1c      	ldr	r2, [pc, #112]	@ (80009e0 <MX_SPI2_Init+0x78>)
 8000970:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000972:	4b1a      	ldr	r3, [pc, #104]	@ (80009dc <MX_SPI2_Init+0x74>)
 8000974:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000978:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800097a:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <MX_SPI2_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000980:	4b16      	ldr	r3, [pc, #88]	@ (80009dc <MX_SPI2_Init+0x74>)
 8000982:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000986:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000988:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <MX_SPI2_Init+0x74>)
 800098a:	2200      	movs	r2, #0
 800098c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800098e:	4b13      	ldr	r3, [pc, #76]	@ (80009dc <MX_SPI2_Init+0x74>)
 8000990:	2200      	movs	r2, #0
 8000992:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000994:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_SPI2_Init+0x74>)
 8000996:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800099a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800099c:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <MX_SPI2_Init+0x74>)
 800099e:	2228      	movs	r2, #40	@ 0x28
 80009a0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009b6:	2207      	movs	r2, #7
 80009b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009bc:	2200      	movs	r2, #0
 80009be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009c2:	2208      	movs	r2, #8
 80009c4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009c6:	4805      	ldr	r0, [pc, #20]	@ (80009dc <MX_SPI2_Init+0x74>)
 80009c8:	f002 fb44 	bl	8003054 <HAL_SPI_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80009d2:	f7ff ffc3 	bl	800095c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000090 	.word	0x20000090
 80009e0:	40003800 	.word	0x40003800

080009e4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_SPI3_Init+0x74>)
 80009ea:	4a1c      	ldr	r2, [pc, #112]	@ (8000a5c <MX_SPI3_Init+0x78>)
 80009ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_SPI3_Init+0x74>)
 80009f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009f6:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_SPI3_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80009fc:	4b16      	ldr	r3, [pc, #88]	@ (8000a58 <MX_SPI3_Init+0x74>)
 80009fe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a02:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a04:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a0a:	4b13      	ldr	r3, [pc, #76]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a10:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a16:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a1a:	2220      	movs	r2, #32
 8000a1c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a32:	2207      	movs	r2, #7
 8000a34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a3e:	2208      	movs	r2, #8
 8000a40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_SPI3_Init+0x74>)
 8000a44:	f002 fb06 	bl	8003054 <HAL_SPI_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a4e:	f7ff ff85 	bl	800095c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	200000f4 	.word	0x200000f4
 8000a5c:	40003c00 	.word	0x40003c00

08000a60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b08e      	sub	sp, #56	@ 0x38
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a4b      	ldr	r2, [pc, #300]	@ (8000bac <HAL_SPI_MspInit+0x14c>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d145      	bne.n	8000b0e <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a82:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a86:	4a4a      	ldr	r2, [pc, #296]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000a88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a8e:	4b48      	ldr	r3, [pc, #288]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a96:	623b      	str	r3, [r7, #32]
 8000a98:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a9a:	4b45      	ldr	r3, [pc, #276]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a44      	ldr	r2, [pc, #272]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000aa0:	f043 0304 	orr.w	r3, r3, #4
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b42      	ldr	r3, [pc, #264]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0304 	and.w	r3, r3, #4
 8000aae:	61fb      	str	r3, [r7, #28]
 8000ab0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000abe:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	f003 0302 	and.w	r3, r3, #2
 8000ac6:	61bb      	str	r3, [r7, #24]
 8000ac8:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = Disp_MOSI_Pin;
 8000aca:	2308      	movs	r3, #8
 8000acc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ada:	2305      	movs	r3, #5
 8000adc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_MOSI_GPIO_Port, &GPIO_InitStruct);
 8000ade:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	4833      	ldr	r0, [pc, #204]	@ (8000bb4 <HAL_SPI_MspInit+0x154>)
 8000ae6:	f000 fda1 	bl	800162c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Disp_SCLK_Pin;
 8000aea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af8:	2303      	movs	r3, #3
 8000afa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000afc:	2305      	movs	r3, #5
 8000afe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_SCLK_GPIO_Port, &GPIO_InitStruct);
 8000b00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b04:	4619      	mov	r1, r3
 8000b06:	482c      	ldr	r0, [pc, #176]	@ (8000bb8 <HAL_SPI_MspInit+0x158>)
 8000b08:	f000 fd90 	bl	800162c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000b0c:	e049      	b.n	8000ba2 <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a2a      	ldr	r2, [pc, #168]	@ (8000bbc <HAL_SPI_MspInit+0x15c>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d144      	bne.n	8000ba2 <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b18:	4b25      	ldr	r3, [pc, #148]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b1c:	4a24      	ldr	r2, [pc, #144]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b22:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b24:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b2c:	617b      	str	r3, [r7, #20]
 8000b2e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b30:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b34:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b36:	f043 0304 	orr.w	r3, r3, #4
 8000b3a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b40:	f003 0304 	and.w	r3, r3, #4
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b48:	4b19      	ldr	r3, [pc, #100]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4c:	4a18      	ldr	r2, [pc, #96]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b4e:	f043 0302 	orr.w	r3, r3, #2
 8000b52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b54:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <HAL_SPI_MspInit+0x150>)
 8000b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b58:	f003 0302 	and.w	r3, r3, #2
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 8000b60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b72:	2306      	movs	r3, #6
 8000b74:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 8000b76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	480d      	ldr	r0, [pc, #52]	@ (8000bb4 <HAL_SPI_MspInit+0x154>)
 8000b7e:	f000 fd55 	bl	800162c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 8000b82:	2320      	movs	r3, #32
 8000b84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b92:	2306      	movs	r3, #6
 8000b94:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 8000b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4806      	ldr	r0, [pc, #24]	@ (8000bb8 <HAL_SPI_MspInit+0x158>)
 8000b9e:	f000 fd45 	bl	800162c <HAL_GPIO_Init>
}
 8000ba2:	bf00      	nop
 8000ba4:	3738      	adds	r7, #56	@ 0x38
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40003800 	.word	0x40003800
 8000bb0:	40021000 	.word	0x40021000
 8000bb4:	48000800 	.word	0x48000800
 8000bb8:	48000400 	.word	0x48000400
 8000bbc:	40003c00 	.word	0x40003c00

08000bc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc6:	4b11      	ldr	r3, [pc, #68]	@ (8000c0c <HAL_MspInit+0x4c>)
 8000bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bca:	4a10      	ldr	r2, [pc, #64]	@ (8000c0c <HAL_MspInit+0x4c>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000c0c <HAL_MspInit+0x4c>)
 8000bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	607b      	str	r3, [r7, #4]
 8000bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bde:	4b0b      	ldr	r3, [pc, #44]	@ (8000c0c <HAL_MspInit+0x4c>)
 8000be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000be2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <HAL_MspInit+0x4c>)
 8000be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bea:	4b08      	ldr	r3, [pc, #32]	@ (8000c0c <HAL_MspInit+0x4c>)
 8000bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	210f      	movs	r1, #15
 8000bfa:	f06f 0001 	mvn.w	r0, #1
 8000bfe:	f000 fceb 	bl	80015d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40021000 	.word	0x40021000

08000c10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08c      	sub	sp, #48	@ 0x30
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd8 <HAL_InitTick+0xc8>)
 8000c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c22:	4a2d      	ldr	r2, [pc, #180]	@ (8000cd8 <HAL_InitTick+0xc8>)
 8000c24:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c28:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c2a:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd8 <HAL_InitTick+0xc8>)
 8000c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c36:	f107 020c 	add.w	r2, r7, #12
 8000c3a:	f107 0310 	add.w	r3, r7, #16
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f001 fcb9 	bl	80025b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c46:	f001 fca1 	bl	800258c <HAL_RCC_GetPCLK2Freq>
 8000c4a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c4e:	4a23      	ldr	r2, [pc, #140]	@ (8000cdc <HAL_InitTick+0xcc>)
 8000c50:	fba2 2303 	umull	r2, r3, r2, r3
 8000c54:	0c9b      	lsrs	r3, r3, #18
 8000c56:	3b01      	subs	r3, #1
 8000c58:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000c5a:	4b21      	ldr	r3, [pc, #132]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c5c:	4a21      	ldr	r2, [pc, #132]	@ (8000ce4 <HAL_InitTick+0xd4>)
 8000c5e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000c60:	4b1f      	ldr	r3, [pc, #124]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c62:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c66:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000c68:	4a1d      	ldr	r2, [pc, #116]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c74:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000c80:	4817      	ldr	r0, [pc, #92]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c82:	f002 fd65 	bl	8003750 <HAL_TIM_Base_Init>
 8000c86:	4603      	mov	r3, r0
 8000c88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000c8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d11b      	bne.n	8000ccc <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000c94:	4812      	ldr	r0, [pc, #72]	@ (8000ce0 <HAL_InitTick+0xd0>)
 8000c96:	f002 fdbd 	bl	8003814 <HAL_TIM_Base_Start_IT>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ca0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d111      	bne.n	8000ccc <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000ca8:	2019      	movs	r0, #25
 8000caa:	f000 fcb1 	bl	8001610 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2b0f      	cmp	r3, #15
 8000cb2:	d808      	bhi.n	8000cc6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	6879      	ldr	r1, [r7, #4]
 8000cb8:	2019      	movs	r0, #25
 8000cba:	f000 fc8d 	bl	80015d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce8 <HAL_InitTick+0xd8>)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6013      	str	r3, [r2, #0]
 8000cc4:	e002      	b.n	8000ccc <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3730      	adds	r7, #48	@ 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	431bde83 	.word	0x431bde83
 8000ce0:	20000158 	.word	0x20000158
 8000ce4:	40012c00 	.word	0x40012c00
 8000ce8:	20000004 	.word	0x20000004

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf8:	bf00      	nop
 8000cfa:	e7fd      	b.n	8000cf8 <HardFault_Handler+0x4>

08000cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <MemManage_Handler+0x4>

08000d04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <BusFault_Handler+0x4>

08000d0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <UsageFault_Handler+0x4>

08000d14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
	...

08000d24 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d28:	4802      	ldr	r0, [pc, #8]	@ (8000d34 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000d2a:	f002 fde3 	bl	80038f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000158 	.word	0x20000158

08000d38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d3c:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <SystemInit+0x20>)
 8000d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d42:	4a05      	ldr	r2, [pc, #20]	@ (8000d58 <SystemInit+0x20>)
 8000d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d60:	4b14      	ldr	r3, [pc, #80]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d62:	4a15      	ldr	r2, [pc, #84]	@ (8000db8 <MX_USART2_UART_Init+0x5c>)
 8000d64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d66:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d6e:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d74:	4b0f      	ldr	r3, [pc, #60]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d80:	4b0c      	ldr	r3, [pc, #48]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d82:	220c      	movs	r2, #12
 8000d84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d86:	4b0b      	ldr	r3, [pc, #44]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d8c:	4b09      	ldr	r3, [pc, #36]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d92:	4b08      	ldr	r3, [pc, #32]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d98:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d9e:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_USART2_UART_Init+0x58>)
 8000da0:	f002 ff96 	bl	8003cd0 <HAL_UART_Init>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000daa:	f7ff fdd7 	bl	800095c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	200001a4 	.word	0x200001a4
 8000db8:	40004400 	.word	0x40004400

08000dbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b0ac      	sub	sp, #176	@ 0xb0
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
 8000dcc:	605a      	str	r2, [r3, #4]
 8000dce:	609a      	str	r2, [r3, #8]
 8000dd0:	60da      	str	r2, [r3, #12]
 8000dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dd4:	f107 0314 	add.w	r3, r7, #20
 8000dd8:	2288      	movs	r2, #136	@ 0x88
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f006 fa8b 	bl	80072f8 <memset>
  if(uartHandle->Instance==USART2)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a21      	ldr	r2, [pc, #132]	@ (8000e6c <HAL_UART_MspInit+0xb0>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d13b      	bne.n	8000e64 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000dec:	2302      	movs	r3, #2
 8000dee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000df0:	2300      	movs	r3, #0
 8000df2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df4:	f107 0314 	add.w	r3, r7, #20
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 fc6f 	bl	80026dc <HAL_RCCEx_PeriphCLKConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e04:	f7ff fdaa 	bl	800095c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e08:	4b19      	ldr	r3, [pc, #100]	@ (8000e70 <HAL_UART_MspInit+0xb4>)
 8000e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e0c:	4a18      	ldr	r2, [pc, #96]	@ (8000e70 <HAL_UART_MspInit+0xb4>)
 8000e0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e12:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e14:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <HAL_UART_MspInit+0xb4>)
 8000e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1c:	613b      	str	r3, [r7, #16]
 8000e1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <HAL_UART_MspInit+0xb4>)
 8000e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e24:	4a12      	ldr	r2, [pc, #72]	@ (8000e70 <HAL_UART_MspInit+0xb4>)
 8000e26:	f043 0301 	orr.w	r3, r3, #1
 8000e2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2c:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <HAL_UART_MspInit+0xb4>)
 8000e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e30:	f003 0301 	and.w	r3, r3, #1
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e38:	230c      	movs	r3, #12
 8000e3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e50:	2307      	movs	r3, #7
 8000e52:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e56:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e60:	f000 fbe4 	bl	800162c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000e64:	bf00      	nop
 8000e66:	37b0      	adds	r7, #176	@ 0xb0
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40004400 	.word	0x40004400
 8000e70:	40021000 	.word	0x40021000

08000e74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000eac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e78:	f7ff ff5e 	bl	8000d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e7c:	480c      	ldr	r0, [pc, #48]	@ (8000eb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e7e:	490d      	ldr	r1, [pc, #52]	@ (8000eb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e80:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb8 <LoopForever+0xe>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e84:	e002      	b.n	8000e8c <LoopCopyDataInit>

08000e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8a:	3304      	adds	r3, #4

08000e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e90:	d3f9      	bcc.n	8000e86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e92:	4a0a      	ldr	r2, [pc, #40]	@ (8000ebc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ec0 <LoopForever+0x16>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e98:	e001      	b.n	8000e9e <LoopFillZerobss>

08000e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e9c:	3204      	adds	r2, #4

08000e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea0:	d3fb      	bcc.n	8000e9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f006 fa8f 	bl	80073c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ea6:	f7ff fcbd 	bl	8000824 <main>

08000eaa <LoopForever>:

LoopForever:
    b LoopForever
 8000eaa:	e7fe      	b.n	8000eaa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000eac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000eb8:	08007dd0 	.word	0x08007dd0
  ldr r2, =_sbss
 8000ebc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000ec0:	20007708 	.word	0x20007708

08000ec4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ec4:	e7fe      	b.n	8000ec4 <ADC1_2_IRQHandler>
	...

08000ec8 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ed2:	480a      	ldr	r0, [pc, #40]	@ (8000efc <ssd1306_Reset+0x34>)
 8000ed4:	f000 fd54 	bl	8001980 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2140      	movs	r1, #64	@ 0x40
 8000edc:	4808      	ldr	r0, [pc, #32]	@ (8000f00 <ssd1306_Reset+0x38>)
 8000ede:	f000 fd4f 	bl	8001980 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000ee2:	200a      	movs	r0, #10
 8000ee4:	f000 fa9c 	bl	8001420 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2140      	movs	r1, #64	@ 0x40
 8000eec:	4804      	ldr	r0, [pc, #16]	@ (8000f00 <ssd1306_Reset+0x38>)
 8000eee:	f000 fd47 	bl	8001980 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000ef2:	200a      	movs	r0, #10
 8000ef4:	f000 fa94 	bl	8001420 <HAL_Delay>
}
 8000ef8:	bf00      	nop
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	48000800 	.word	0x48000800
 8000f00:	48000400 	.word	0x48000400

08000f04 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f14:	480c      	ldr	r0, [pc, #48]	@ (8000f48 <ssd1306_WriteCommand+0x44>)
 8000f16:	f000 fd33 	bl	8001980 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f20:	4809      	ldr	r0, [pc, #36]	@ (8000f48 <ssd1306_WriteCommand+0x44>)
 8000f22:	f000 fd2d 	bl	8001980 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8000f26:	1df9      	adds	r1, r7, #7
 8000f28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	4807      	ldr	r0, [pc, #28]	@ (8000f4c <ssd1306_WriteCommand+0x48>)
 8000f30:	f002 f933 	bl	800319a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000f34:	2201      	movs	r2, #1
 8000f36:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f3a:	4803      	ldr	r0, [pc, #12]	@ (8000f48 <ssd1306_WriteCommand+0x44>)
 8000f3c:	f000 fd20 	bl	8001980 <HAL_GPIO_WritePin>
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	48000800 	.word	0x48000800
 8000f4c:	20000090 	.word	0x20000090

08000f50 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f60:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <ssd1306_WriteData+0x48>)
 8000f62:	f000 fd0d 	bl	8001980 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8000f66:	2201      	movs	r2, #1
 8000f68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f6c:	480a      	ldr	r0, [pc, #40]	@ (8000f98 <ssd1306_WriteData+0x48>)
 8000f6e:	f000 fd07 	bl	8001980 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	b29a      	uxth	r2, r3
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <ssd1306_WriteData+0x4c>)
 8000f7e:	f002 f90c 	bl	800319a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000f82:	2201      	movs	r2, #1
 8000f84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f88:	4803      	ldr	r0, [pc, #12]	@ (8000f98 <ssd1306_WriteData+0x48>)
 8000f8a:	f000 fcf9 	bl	8001980 <HAL_GPIO_WritePin>
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	48000800 	.word	0x48000800
 8000f9c:	20000090 	.word	0x20000090

08000fa0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000fa4:	f7ff ff90 	bl	8000ec8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000fa8:	2064      	movs	r0, #100	@ 0x64
 8000faa:	f000 fa39 	bl	8001420 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f000 f9d8 	bl	8001364 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000fb4:	2020      	movs	r0, #32
 8000fb6:	f7ff ffa5 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f7ff ffa2 	bl	8000f04 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000fc0:	20b0      	movs	r0, #176	@ 0xb0
 8000fc2:	f7ff ff9f 	bl	8000f04 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000fc6:	20c8      	movs	r0, #200	@ 0xc8
 8000fc8:	f7ff ff9c 	bl	8000f04 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f7ff ff99 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000fd2:	2010      	movs	r0, #16
 8000fd4:	f7ff ff96 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000fd8:	2040      	movs	r0, #64	@ 0x40
 8000fda:	f7ff ff93 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000fde:	20ff      	movs	r0, #255	@ 0xff
 8000fe0:	f000 f9ac 	bl	800133c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000fe4:	20a1      	movs	r0, #161	@ 0xa1
 8000fe6:	f7ff ff8d 	bl	8000f04 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000fea:	20a6      	movs	r0, #166	@ 0xa6
 8000fec:	f7ff ff8a 	bl	8000f04 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000ff0:	20a8      	movs	r0, #168	@ 0xa8
 8000ff2:	f7ff ff87 	bl	8000f04 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000ff6:	203f      	movs	r0, #63	@ 0x3f
 8000ff8:	f7ff ff84 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000ffc:	20a4      	movs	r0, #164	@ 0xa4
 8000ffe:	f7ff ff81 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001002:	20d3      	movs	r0, #211	@ 0xd3
 8001004:	f7ff ff7e 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001008:	2000      	movs	r0, #0
 800100a:	f7ff ff7b 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800100e:	20d5      	movs	r0, #213	@ 0xd5
 8001010:	f7ff ff78 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001014:	20f0      	movs	r0, #240	@ 0xf0
 8001016:	f7ff ff75 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800101a:	20d9      	movs	r0, #217	@ 0xd9
 800101c:	f7ff ff72 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001020:	2022      	movs	r0, #34	@ 0x22
 8001022:	f7ff ff6f 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001026:	20da      	movs	r0, #218	@ 0xda
 8001028:	f7ff ff6c 	bl	8000f04 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800102c:	2012      	movs	r0, #18
 800102e:	f7ff ff69 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001032:	20db      	movs	r0, #219	@ 0xdb
 8001034:	f7ff ff66 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001038:	2020      	movs	r0, #32
 800103a:	f7ff ff63 	bl	8000f04 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800103e:	208d      	movs	r0, #141	@ 0x8d
 8001040:	f7ff ff60 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ff5d 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800104a:	2001      	movs	r0, #1
 800104c:	f000 f98a 	bl	8001364 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001050:	2000      	movs	r0, #0
 8001052:	f000 f80f 	bl	8001074 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001056:	f000 f825 	bl	80010a4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800105a:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <ssd1306_Init+0xd0>)
 800105c:	2200      	movs	r2, #0
 800105e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001060:	4b03      	ldr	r3, [pc, #12]	@ (8001070 <ssd1306_Init+0xd0>)
 8001062:	2200      	movs	r2, #0
 8001064:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001066:	4b02      	ldr	r3, [pc, #8]	@ (8001070 <ssd1306_Init+0xd0>)
 8001068:	2201      	movs	r2, #1
 800106a:	711a      	strb	r2, [r3, #4]
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	2000062c 	.word	0x2000062c

08001074 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d101      	bne.n	8001088 <ssd1306_Fill+0x14>
 8001084:	2300      	movs	r3, #0
 8001086:	e000      	b.n	800108a <ssd1306_Fill+0x16>
 8001088:	23ff      	movs	r3, #255	@ 0xff
 800108a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800108e:	4619      	mov	r1, r3
 8001090:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <ssd1306_Fill+0x2c>)
 8001092:	f006 f931 	bl	80072f8 <memset>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000022c 	.word	0x2000022c

080010a4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80010aa:	2300      	movs	r3, #0
 80010ac:	71fb      	strb	r3, [r7, #7]
 80010ae:	e016      	b.n	80010de <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	3b50      	subs	r3, #80	@ 0x50
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff24 	bl	8000f04 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80010bc:	2000      	movs	r0, #0
 80010be:	f7ff ff21 	bl	8000f04 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80010c2:	2010      	movs	r0, #16
 80010c4:	f7ff ff1e 	bl	8000f04 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	01db      	lsls	r3, r3, #7
 80010cc:	4a08      	ldr	r2, [pc, #32]	@ (80010f0 <ssd1306_UpdateScreen+0x4c>)
 80010ce:	4413      	add	r3, r2
 80010d0:	2180      	movs	r1, #128	@ 0x80
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ff3c 	bl	8000f50 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	3301      	adds	r3, #1
 80010dc:	71fb      	strb	r3, [r7, #7]
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b07      	cmp	r3, #7
 80010e2:	d9e5      	bls.n	80010b0 <ssd1306_UpdateScreen+0xc>
    }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	2000022c 	.word	0x2000022c

080010f4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
 80010fe:	460b      	mov	r3, r1
 8001100:	71bb      	strb	r3, [r7, #6]
 8001102:	4613      	mov	r3, r2
 8001104:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	db3d      	blt.n	800118a <ssd1306_DrawPixel+0x96>
 800110e:	79bb      	ldrb	r3, [r7, #6]
 8001110:	2b3f      	cmp	r3, #63	@ 0x3f
 8001112:	d83a      	bhi.n	800118a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001114:	797b      	ldrb	r3, [r7, #5]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d11a      	bne.n	8001150 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800111a:	79fa      	ldrb	r2, [r7, #7]
 800111c:	79bb      	ldrb	r3, [r7, #6]
 800111e:	08db      	lsrs	r3, r3, #3
 8001120:	b2d8      	uxtb	r0, r3
 8001122:	4603      	mov	r3, r0
 8001124:	01db      	lsls	r3, r3, #7
 8001126:	4413      	add	r3, r2
 8001128:	4a1b      	ldr	r2, [pc, #108]	@ (8001198 <ssd1306_DrawPixel+0xa4>)
 800112a:	5cd3      	ldrb	r3, [r2, r3]
 800112c:	b25a      	sxtb	r2, r3
 800112e:	79bb      	ldrb	r3, [r7, #6]
 8001130:	f003 0307 	and.w	r3, r3, #7
 8001134:	2101      	movs	r1, #1
 8001136:	fa01 f303 	lsl.w	r3, r1, r3
 800113a:	b25b      	sxtb	r3, r3
 800113c:	4313      	orrs	r3, r2
 800113e:	b259      	sxtb	r1, r3
 8001140:	79fa      	ldrb	r2, [r7, #7]
 8001142:	4603      	mov	r3, r0
 8001144:	01db      	lsls	r3, r3, #7
 8001146:	4413      	add	r3, r2
 8001148:	b2c9      	uxtb	r1, r1
 800114a:	4a13      	ldr	r2, [pc, #76]	@ (8001198 <ssd1306_DrawPixel+0xa4>)
 800114c:	54d1      	strb	r1, [r2, r3]
 800114e:	e01d      	b.n	800118c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001150:	79fa      	ldrb	r2, [r7, #7]
 8001152:	79bb      	ldrb	r3, [r7, #6]
 8001154:	08db      	lsrs	r3, r3, #3
 8001156:	b2d8      	uxtb	r0, r3
 8001158:	4603      	mov	r3, r0
 800115a:	01db      	lsls	r3, r3, #7
 800115c:	4413      	add	r3, r2
 800115e:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <ssd1306_DrawPixel+0xa4>)
 8001160:	5cd3      	ldrb	r3, [r2, r3]
 8001162:	b25a      	sxtb	r2, r3
 8001164:	79bb      	ldrb	r3, [r7, #6]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	2101      	movs	r1, #1
 800116c:	fa01 f303 	lsl.w	r3, r1, r3
 8001170:	b25b      	sxtb	r3, r3
 8001172:	43db      	mvns	r3, r3
 8001174:	b25b      	sxtb	r3, r3
 8001176:	4013      	ands	r3, r2
 8001178:	b259      	sxtb	r1, r3
 800117a:	79fa      	ldrb	r2, [r7, #7]
 800117c:	4603      	mov	r3, r0
 800117e:	01db      	lsls	r3, r3, #7
 8001180:	4413      	add	r3, r2
 8001182:	b2c9      	uxtb	r1, r1
 8001184:	4a04      	ldr	r2, [pc, #16]	@ (8001198 <ssd1306_DrawPixel+0xa4>)
 8001186:	54d1      	strb	r1, [r2, r3]
 8001188:	e000      	b.n	800118c <ssd1306_DrawPixel+0x98>
        return;
 800118a:	bf00      	nop
    }
}
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2000022c 	.word	0x2000022c

0800119c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b089      	sub	sp, #36	@ 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4604      	mov	r4, r0
 80011a4:	4638      	mov	r0, r7
 80011a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80011aa:	4623      	mov	r3, r4
 80011ac:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	2b1f      	cmp	r3, #31
 80011b2:	d902      	bls.n	80011ba <ssd1306_WriteChar+0x1e>
 80011b4:	7bfb      	ldrb	r3, [r7, #15]
 80011b6:	2b7e      	cmp	r3, #126	@ 0x7e
 80011b8:	d901      	bls.n	80011be <ssd1306_WriteChar+0x22>
        return 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e079      	b.n	80012b2 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d005      	beq.n	80011d0 <ssd1306_WriteChar+0x34>
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	3b20      	subs	r3, #32
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	e000      	b.n	80011d2 <ssd1306_WriteChar+0x36>
 80011d0:	783b      	ldrb	r3, [r7, #0]
 80011d2:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80011d4:	4b39      	ldr	r3, [pc, #228]	@ (80012bc <ssd1306_WriteChar+0x120>)
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	4413      	add	r3, r2
 80011de:	2b80      	cmp	r3, #128	@ 0x80
 80011e0:	dc06      	bgt.n	80011f0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80011e2:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <ssd1306_WriteChar+0x120>)
 80011e4:	885b      	ldrh	r3, [r3, #2]
 80011e6:	461a      	mov	r2, r3
 80011e8:	787b      	ldrb	r3, [r7, #1]
 80011ea:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80011ec:	2b40      	cmp	r3, #64	@ 0x40
 80011ee:	dd01      	ble.n	80011f4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	e05e      	b.n	80012b2 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
 80011f8:	e04d      	b.n	8001296 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	3b20      	subs	r3, #32
 8001200:	7879      	ldrb	r1, [r7, #1]
 8001202:	fb01 f303 	mul.w	r3, r1, r3
 8001206:	4619      	mov	r1, r3
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	440b      	add	r3, r1
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	4413      	add	r3, r2
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001214:	2300      	movs	r3, #0
 8001216:	61bb      	str	r3, [r7, #24]
 8001218:	e036      	b.n	8001288 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	69bb      	ldr	r3, [r7, #24]
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d013      	beq.n	8001252 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800122a:	4b24      	ldr	r3, [pc, #144]	@ (80012bc <ssd1306_WriteChar+0x120>)
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	b2da      	uxtb	r2, r3
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	4413      	add	r3, r2
 8001236:	b2d8      	uxtb	r0, r3
 8001238:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <ssd1306_WriteChar+0x120>)
 800123a:	885b      	ldrh	r3, [r3, #2]
 800123c:	b2da      	uxtb	r2, r3
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4413      	add	r3, r2
 8001244:	b2db      	uxtb	r3, r3
 8001246:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800124a:	4619      	mov	r1, r3
 800124c:	f7ff ff52 	bl	80010f4 <ssd1306_DrawPixel>
 8001250:	e017      	b.n	8001282 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001252:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <ssd1306_WriteChar+0x120>)
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	b2da      	uxtb	r2, r3
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	4413      	add	r3, r2
 800125e:	b2d8      	uxtb	r0, r3
 8001260:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <ssd1306_WriteChar+0x120>)
 8001262:	885b      	ldrh	r3, [r3, #2]
 8001264:	b2da      	uxtb	r2, r3
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4413      	add	r3, r2
 800126c:	b2d9      	uxtb	r1, r3
 800126e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001272:	2b00      	cmp	r3, #0
 8001274:	bf0c      	ite	eq
 8001276:	2301      	moveq	r3, #1
 8001278:	2300      	movne	r3, #0
 800127a:	b2db      	uxtb	r3, r3
 800127c:	461a      	mov	r2, r3
 800127e:	f7ff ff39 	bl	80010f4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	3301      	adds	r3, #1
 8001286:	61bb      	str	r3, [r7, #24]
 8001288:	7dfb      	ldrb	r3, [r7, #23]
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	429a      	cmp	r2, r3
 800128e:	d3c4      	bcc.n	800121a <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	3301      	adds	r3, #1
 8001294:	61fb      	str	r3, [r7, #28]
 8001296:	787b      	ldrb	r3, [r7, #1]
 8001298:	461a      	mov	r2, r3
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	4293      	cmp	r3, r2
 800129e:	d3ac      	bcc.n	80011fa <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <ssd1306_WriteChar+0x120>)
 80012a2:	881a      	ldrh	r2, [r3, #0]
 80012a4:	7dfb      	ldrb	r3, [r7, #23]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	4413      	add	r3, r2
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b03      	ldr	r3, [pc, #12]	@ (80012bc <ssd1306_WriteChar+0x120>)
 80012ae:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3724      	adds	r7, #36	@ 0x24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd90      	pop	{r4, r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2000062c 	.word	0x2000062c

080012c0 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af02      	add	r7, sp, #8
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	4638      	mov	r0, r7
 80012ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80012ce:	e013      	b.n	80012f8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	7818      	ldrb	r0, [r3, #0]
 80012d4:	7e3b      	ldrb	r3, [r7, #24]
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	463b      	mov	r3, r7
 80012da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012dc:	f7ff ff5e 	bl	800119c <ssd1306_WriteChar>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d002      	beq.n	80012f2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	e008      	b.n	8001304 <ssd1306_WriteString+0x44>
        }
        str++;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	3301      	adds	r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1e7      	bne.n	80012d0 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	781b      	ldrb	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	460a      	mov	r2, r1
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	4613      	mov	r3, r2
 800131a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	b29a      	uxth	r2, r3
 8001320:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <ssd1306_SetCursor+0x2c>)
 8001322:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001324:	79bb      	ldrb	r3, [r7, #6]
 8001326:	b29a      	uxth	r2, r3
 8001328:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <ssd1306_SetCursor+0x2c>)
 800132a:	805a      	strh	r2, [r3, #2]
}
 800132c:	bf00      	nop
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	2000062c 	.word	0x2000062c

0800133c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001346:	2381      	movs	r3, #129	@ 0x81
 8001348:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fdd9 	bl	8000f04 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fdd5 	bl	8000f04 <ssd1306_WriteCommand>
}
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001374:	23af      	movs	r3, #175	@ 0xaf
 8001376:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001378:	4b08      	ldr	r3, [pc, #32]	@ (800139c <ssd1306_SetDisplayOn+0x38>)
 800137a:	2201      	movs	r2, #1
 800137c:	715a      	strb	r2, [r3, #5]
 800137e:	e004      	b.n	800138a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001380:	23ae      	movs	r3, #174	@ 0xae
 8001382:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001384:	4b05      	ldr	r3, [pc, #20]	@ (800139c <ssd1306_SetDisplayOn+0x38>)
 8001386:	2200      	movs	r2, #0
 8001388:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff fdb9 	bl	8000f04 <ssd1306_WriteCommand>
}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000062c 	.word	0x2000062c

080013a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013a6:	2300      	movs	r3, #0
 80013a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <HAL_Init+0x3c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a0b      	ldr	r2, [pc, #44]	@ (80013dc <HAL_Init+0x3c>)
 80013b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b6:	2003      	movs	r0, #3
 80013b8:	f000 f903 	bl	80015c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013bc:	200f      	movs	r0, #15
 80013be:	f7ff fc27 	bl	8000c10 <HAL_InitTick>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	71fb      	strb	r3, [r7, #7]
 80013cc:	e001      	b.n	80013d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013ce:	f7ff fbf7 	bl	8000bc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013d2:	79fb      	ldrb	r3, [r7, #7]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40022000 	.word	0x40022000

080013e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <HAL_IncTick+0x20>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <HAL_IncTick+0x24>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	4a04      	ldr	r2, [pc, #16]	@ (8001404 <HAL_IncTick+0x24>)
 80013f2:	6013      	str	r3, [r2, #0]
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000008 	.word	0x20000008
 8001404:	20000634 	.word	0x20000634

08001408 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return uwTick;
 800140c:	4b03      	ldr	r3, [pc, #12]	@ (800141c <HAL_GetTick+0x14>)
 800140e:	681b      	ldr	r3, [r3, #0]
}
 8001410:	4618      	mov	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000634 	.word	0x20000634

08001420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001428:	f7ff ffee 	bl	8001408 <HAL_GetTick>
 800142c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001438:	d005      	beq.n	8001446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800143a:	4b0a      	ldr	r3, [pc, #40]	@ (8001464 <HAL_Delay+0x44>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	461a      	mov	r2, r3
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4413      	add	r3, r2
 8001444:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001446:	bf00      	nop
 8001448:	f7ff ffde 	bl	8001408 <HAL_GetTick>
 800144c:	4602      	mov	r2, r0
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	429a      	cmp	r2, r3
 8001456:	d8f7      	bhi.n	8001448 <HAL_Delay+0x28>
  {
  }
}
 8001458:	bf00      	nop
 800145a:	bf00      	nop
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	20000008 	.word	0x20000008

08001468 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f003 0307 	and.w	r3, r3, #7
 8001476:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001478:	4b0c      	ldr	r3, [pc, #48]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001484:	4013      	ands	r3, r2
 8001486:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001490:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001494:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001498:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149a:	4a04      	ldr	r2, [pc, #16]	@ (80014ac <__NVIC_SetPriorityGrouping+0x44>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	60d3      	str	r3, [r2, #12]
}
 80014a0:	bf00      	nop
 80014a2:	3714      	adds	r7, #20
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b4:	4b04      	ldr	r3, [pc, #16]	@ (80014c8 <__NVIC_GetPriorityGrouping+0x18>)
 80014b6:	68db      	ldr	r3, [r3, #12]
 80014b8:	0a1b      	lsrs	r3, r3, #8
 80014ba:	f003 0307 	and.w	r3, r3, #7
}
 80014be:	4618      	mov	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	e000ed00 	.word	0xe000ed00

080014cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	db0b      	blt.n	80014f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	f003 021f 	and.w	r2, r3, #31
 80014e4:	4907      	ldr	r1, [pc, #28]	@ (8001504 <__NVIC_EnableIRQ+0x38>)
 80014e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ea:	095b      	lsrs	r3, r3, #5
 80014ec:	2001      	movs	r0, #1
 80014ee:	fa00 f202 	lsl.w	r2, r0, r2
 80014f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000e100 	.word	0xe000e100

08001508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	6039      	str	r1, [r7, #0]
 8001512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db0a      	blt.n	8001532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	b2da      	uxtb	r2, r3
 8001520:	490c      	ldr	r1, [pc, #48]	@ (8001554 <__NVIC_SetPriority+0x4c>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	0112      	lsls	r2, r2, #4
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	440b      	add	r3, r1
 800152c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001530:	e00a      	b.n	8001548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4908      	ldr	r1, [pc, #32]	@ (8001558 <__NVIC_SetPriority+0x50>)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	3b04      	subs	r3, #4
 8001540:	0112      	lsls	r2, r2, #4
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	440b      	add	r3, r1
 8001546:	761a      	strb	r2, [r3, #24]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr
 8001554:	e000e100 	.word	0xe000e100
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800155c:	b480      	push	{r7}
 800155e:	b089      	sub	sp, #36	@ 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f1c3 0307 	rsb	r3, r3, #7
 8001576:	2b04      	cmp	r3, #4
 8001578:	bf28      	it	cs
 800157a:	2304      	movcs	r3, #4
 800157c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3304      	adds	r3, #4
 8001582:	2b06      	cmp	r3, #6
 8001584:	d902      	bls.n	800158c <NVIC_EncodePriority+0x30>
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3b03      	subs	r3, #3
 800158a:	e000      	b.n	800158e <NVIC_EncodePriority+0x32>
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43da      	mvns	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	401a      	ands	r2, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43d9      	mvns	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	4313      	orrs	r3, r2
         );
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3724      	adds	r7, #36	@ 0x24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c2:	b580      	push	{r7, lr}
 80015c4:	b082      	sub	sp, #8
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7ff ff4c 	bl	8001468 <__NVIC_SetPriorityGrouping>
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}

080015d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	607a      	str	r2, [r7, #4]
 80015e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015ea:	f7ff ff61 	bl	80014b0 <__NVIC_GetPriorityGrouping>
 80015ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	68b9      	ldr	r1, [r7, #8]
 80015f4:	6978      	ldr	r0, [r7, #20]
 80015f6:	f7ff ffb1 	bl	800155c <NVIC_EncodePriority>
 80015fa:	4602      	mov	r2, r0
 80015fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001600:	4611      	mov	r1, r2
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ff80 	bl	8001508 <__NVIC_SetPriority>
}
 8001608:	bf00      	nop
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff54 	bl	80014cc <__NVIC_EnableIRQ>
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800162c:	b480      	push	{r7}
 800162e:	b087      	sub	sp, #28
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800163a:	e17f      	b.n	800193c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2101      	movs	r1, #1
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	fa01 f303 	lsl.w	r3, r1, r3
 8001648:	4013      	ands	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2b00      	cmp	r3, #0
 8001650:	f000 8171 	beq.w	8001936 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f003 0303 	and.w	r3, r3, #3
 800165c:	2b01      	cmp	r3, #1
 800165e:	d005      	beq.n	800166c <HAL_GPIO_Init+0x40>
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d130      	bne.n	80016ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	2203      	movs	r2, #3
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	4013      	ands	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	4313      	orrs	r3, r2
 8001694:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	693a      	ldr	r2, [r7, #16]
 800169a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016a2:	2201      	movs	r2, #1
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	43db      	mvns	r3, r3
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	4013      	ands	r3, r2
 80016b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	091b      	lsrs	r3, r3, #4
 80016b8:	f003 0201 	and.w	r2, r3, #1
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d118      	bne.n	800170c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016e0:	2201      	movs	r2, #1
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	08db      	lsrs	r3, r3, #3
 80016f6:	f003 0201 	and.w	r2, r3, #1
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4313      	orrs	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f003 0303 	and.w	r3, r3, #3
 8001714:	2b03      	cmp	r3, #3
 8001716:	d017      	beq.n	8001748 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	2203      	movs	r2, #3
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	4013      	ands	r3, r2
 800172e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	4313      	orrs	r3, r2
 8001740:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0303 	and.w	r3, r3, #3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d123      	bne.n	800179c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	08da      	lsrs	r2, r3, #3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	3208      	adds	r2, #8
 800175c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001760:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	220f      	movs	r2, #15
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	43db      	mvns	r3, r3
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	4013      	ands	r3, r2
 8001776:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	691a      	ldr	r2, [r3, #16]
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	08da      	lsrs	r2, r3, #3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3208      	adds	r2, #8
 8001796:	6939      	ldr	r1, [r7, #16]
 8001798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	2203      	movs	r2, #3
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	43db      	mvns	r3, r3
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	4013      	ands	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0203 	and.w	r2, r3, #3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 80ac 	beq.w	8001936 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	4b5f      	ldr	r3, [pc, #380]	@ (800195c <HAL_GPIO_Init+0x330>)
 80017e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e2:	4a5e      	ldr	r2, [pc, #376]	@ (800195c <HAL_GPIO_Init+0x330>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ea:	4b5c      	ldr	r3, [pc, #368]	@ (800195c <HAL_GPIO_Init+0x330>)
 80017ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017f6:	4a5a      	ldr	r2, [pc, #360]	@ (8001960 <HAL_GPIO_Init+0x334>)
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	089b      	lsrs	r3, r3, #2
 80017fc:	3302      	adds	r3, #2
 80017fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001802:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	f003 0303 	and.w	r3, r3, #3
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	220f      	movs	r2, #15
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	693a      	ldr	r2, [r7, #16]
 8001816:	4013      	ands	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001820:	d025      	beq.n	800186e <HAL_GPIO_Init+0x242>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a4f      	ldr	r2, [pc, #316]	@ (8001964 <HAL_GPIO_Init+0x338>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d01f      	beq.n	800186a <HAL_GPIO_Init+0x23e>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a4e      	ldr	r2, [pc, #312]	@ (8001968 <HAL_GPIO_Init+0x33c>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d019      	beq.n	8001866 <HAL_GPIO_Init+0x23a>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a4d      	ldr	r2, [pc, #308]	@ (800196c <HAL_GPIO_Init+0x340>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d013      	beq.n	8001862 <HAL_GPIO_Init+0x236>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a4c      	ldr	r2, [pc, #304]	@ (8001970 <HAL_GPIO_Init+0x344>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d00d      	beq.n	800185e <HAL_GPIO_Init+0x232>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a4b      	ldr	r2, [pc, #300]	@ (8001974 <HAL_GPIO_Init+0x348>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d007      	beq.n	800185a <HAL_GPIO_Init+0x22e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a4a      	ldr	r2, [pc, #296]	@ (8001978 <HAL_GPIO_Init+0x34c>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d101      	bne.n	8001856 <HAL_GPIO_Init+0x22a>
 8001852:	2306      	movs	r3, #6
 8001854:	e00c      	b.n	8001870 <HAL_GPIO_Init+0x244>
 8001856:	2307      	movs	r3, #7
 8001858:	e00a      	b.n	8001870 <HAL_GPIO_Init+0x244>
 800185a:	2305      	movs	r3, #5
 800185c:	e008      	b.n	8001870 <HAL_GPIO_Init+0x244>
 800185e:	2304      	movs	r3, #4
 8001860:	e006      	b.n	8001870 <HAL_GPIO_Init+0x244>
 8001862:	2303      	movs	r3, #3
 8001864:	e004      	b.n	8001870 <HAL_GPIO_Init+0x244>
 8001866:	2302      	movs	r3, #2
 8001868:	e002      	b.n	8001870 <HAL_GPIO_Init+0x244>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <HAL_GPIO_Init+0x244>
 800186e:	2300      	movs	r3, #0
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	f002 0203 	and.w	r2, r2, #3
 8001876:	0092      	lsls	r2, r2, #2
 8001878:	4093      	lsls	r3, r2
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001880:	4937      	ldr	r1, [pc, #220]	@ (8001960 <HAL_GPIO_Init+0x334>)
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	089b      	lsrs	r3, r3, #2
 8001886:	3302      	adds	r3, #2
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800188e:	4b3b      	ldr	r3, [pc, #236]	@ (800197c <HAL_GPIO_Init+0x350>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	43db      	mvns	r3, r3
 8001898:	693a      	ldr	r2, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018b2:	4a32      	ldr	r2, [pc, #200]	@ (800197c <HAL_GPIO_Init+0x350>)
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80018b8:	4b30      	ldr	r3, [pc, #192]	@ (800197c <HAL_GPIO_Init+0x350>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	43db      	mvns	r3, r3
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	4013      	ands	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018dc:	4a27      	ldr	r2, [pc, #156]	@ (800197c <HAL_GPIO_Init+0x350>)
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018e2:	4b26      	ldr	r3, [pc, #152]	@ (800197c <HAL_GPIO_Init+0x350>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	43db      	mvns	r3, r3
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	4013      	ands	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	4313      	orrs	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001906:	4a1d      	ldr	r2, [pc, #116]	@ (800197c <HAL_GPIO_Init+0x350>)
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800190c:	4b1b      	ldr	r3, [pc, #108]	@ (800197c <HAL_GPIO_Init+0x350>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	43db      	mvns	r3, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001930:	4a12      	ldr	r2, [pc, #72]	@ (800197c <HAL_GPIO_Init+0x350>)
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	3301      	adds	r3, #1
 800193a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	fa22 f303 	lsr.w	r3, r2, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	f47f ae78 	bne.w	800163c <HAL_GPIO_Init+0x10>
  }
}
 800194c:	bf00      	nop
 800194e:	bf00      	nop
 8001950:	371c      	adds	r7, #28
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000
 8001960:	40010000 	.word	0x40010000
 8001964:	48000400 	.word	0x48000400
 8001968:	48000800 	.word	0x48000800
 800196c:	48000c00 	.word	0x48000c00
 8001970:	48001000 	.word	0x48001000
 8001974:	48001400 	.word	0x48001400
 8001978:	48001800 	.word	0x48001800
 800197c:	40010400 	.word	0x40010400

08001980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	807b      	strh	r3, [r7, #2]
 800198c:	4613      	mov	r3, r2
 800198e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001990:	787b      	ldrb	r3, [r7, #1]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001996:	887a      	ldrh	r2, [r7, #2]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800199c:	e002      	b.n	80019a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800199e:	887a      	ldrh	r2, [r7, #2]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019b4:	4b04      	ldr	r3, [pc, #16]	@ (80019c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80019bc:	4618      	mov	r0, r3
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40007000 	.word	0x40007000

080019cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019da:	d130      	bne.n	8001a3e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019dc:	4b23      	ldr	r3, [pc, #140]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80019e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019e8:	d038      	beq.n	8001a5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019ea:	4b20      	ldr	r3, [pc, #128]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019f2:	4a1e      	ldr	r2, [pc, #120]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a70 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	2232      	movs	r2, #50	@ 0x32
 8001a00:	fb02 f303 	mul.w	r3, r2, r3
 8001a04:	4a1b      	ldr	r2, [pc, #108]	@ (8001a74 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a06:	fba2 2303 	umull	r2, r3, r2, r3
 8001a0a:	0c9b      	lsrs	r3, r3, #18
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a10:	e002      	b.n	8001a18 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	3b01      	subs	r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a18:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a24:	d102      	bne.n	8001a2c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1f2      	bne.n	8001a12 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a2e:	695b      	ldr	r3, [r3, #20]
 8001a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a38:	d110      	bne.n	8001a5c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e00f      	b.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a4a:	d007      	beq.n	8001a5c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a4c:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a54:	4a05      	ldr	r2, [pc, #20]	@ (8001a6c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a5a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3714      	adds	r7, #20
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40007000 	.word	0x40007000
 8001a70:	20000000 	.word	0x20000000
 8001a74:	431bde83 	.word	0x431bde83

08001a78 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e3ca      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a8a:	4b97      	ldr	r3, [pc, #604]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	f003 030c 	and.w	r3, r3, #12
 8001a92:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a94:	4b94      	ldr	r3, [pc, #592]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f003 0303 	and.w	r3, r3, #3
 8001a9c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0310 	and.w	r3, r3, #16
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 80e4 	beq.w	8001c74 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d007      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x4a>
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	2b0c      	cmp	r3, #12
 8001ab6:	f040 808b 	bne.w	8001bd0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	f040 8087 	bne.w	8001bd0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ac2:	4b89      	ldr	r3, [pc, #548]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d005      	beq.n	8001ada <HAL_RCC_OscConfig+0x62>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e3a2      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6a1a      	ldr	r2, [r3, #32]
 8001ade:	4b82      	ldr	r3, [pc, #520]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0308 	and.w	r3, r3, #8
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d004      	beq.n	8001af4 <HAL_RCC_OscConfig+0x7c>
 8001aea:	4b7f      	ldr	r3, [pc, #508]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001af2:	e005      	b.n	8001b00 <HAL_RCC_OscConfig+0x88>
 8001af4:	4b7c      	ldr	r3, [pc, #496]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001afa:	091b      	lsrs	r3, r3, #4
 8001afc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d223      	bcs.n	8001b4c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a1b      	ldr	r3, [r3, #32]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f000 fd87 	bl	800261c <RCC_SetFlashLatencyFromMSIRange>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e383      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b18:	4b73      	ldr	r3, [pc, #460]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a72      	ldr	r2, [pc, #456]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b1e:	f043 0308 	orr.w	r3, r3, #8
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	496d      	ldr	r1, [pc, #436]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b36:	4b6c      	ldr	r3, [pc, #432]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	021b      	lsls	r3, r3, #8
 8001b44:	4968      	ldr	r1, [pc, #416]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	604b      	str	r3, [r1, #4]
 8001b4a:	e025      	b.n	8001b98 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b4c:	4b66      	ldr	r3, [pc, #408]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a65      	ldr	r2, [pc, #404]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b52:	f043 0308 	orr.w	r3, r3, #8
 8001b56:	6013      	str	r3, [r2, #0]
 8001b58:	4b63      	ldr	r3, [pc, #396]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a1b      	ldr	r3, [r3, #32]
 8001b64:	4960      	ldr	r1, [pc, #384]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b6a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	69db      	ldr	r3, [r3, #28]
 8001b76:	021b      	lsls	r3, r3, #8
 8001b78:	495b      	ldr	r1, [pc, #364]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d109      	bne.n	8001b98 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a1b      	ldr	r3, [r3, #32]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f000 fd47 	bl	800261c <RCC_SetFlashLatencyFromMSIRange>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e343      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b98:	f000 fc4a 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	4b52      	ldr	r3, [pc, #328]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	091b      	lsrs	r3, r3, #4
 8001ba4:	f003 030f 	and.w	r3, r3, #15
 8001ba8:	4950      	ldr	r1, [pc, #320]	@ (8001cec <HAL_RCC_OscConfig+0x274>)
 8001baa:	5ccb      	ldrb	r3, [r1, r3]
 8001bac:	f003 031f 	and.w	r3, r3, #31
 8001bb0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bb4:	4a4e      	ldr	r2, [pc, #312]	@ (8001cf0 <HAL_RCC_OscConfig+0x278>)
 8001bb6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bb8:	4b4e      	ldr	r3, [pc, #312]	@ (8001cf4 <HAL_RCC_OscConfig+0x27c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f827 	bl	8000c10 <HAL_InitTick>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d052      	beq.n	8001c72 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	e327      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d032      	beq.n	8001c3e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bd8:	4b43      	ldr	r3, [pc, #268]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a42      	ldr	r2, [pc, #264]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001be4:	f7ff fc10 	bl	8001408 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bec:	f7ff fc0c 	bl	8001408 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e310      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bfe:	4b3a      	ldr	r3, [pc, #232]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c0a:	4b37      	ldr	r3, [pc, #220]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a36      	ldr	r2, [pc, #216]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c10:	f043 0308 	orr.w	r3, r3, #8
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b34      	ldr	r3, [pc, #208]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a1b      	ldr	r3, [r3, #32]
 8001c22:	4931      	ldr	r1, [pc, #196]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	69db      	ldr	r3, [r3, #28]
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	492c      	ldr	r1, [pc, #176]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]
 8001c3c:	e01a      	b.n	8001c74 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a29      	ldr	r2, [pc, #164]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c44:	f023 0301 	bic.w	r3, r3, #1
 8001c48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c4a:	f7ff fbdd 	bl	8001408 <HAL_GetTick>
 8001c4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c50:	e008      	b.n	8001c64 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c52:	f7ff fbd9 	bl	8001408 <HAL_GetTick>
 8001c56:	4602      	mov	r2, r0
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	1ad3      	subs	r3, r2, r3
 8001c5c:	2b02      	cmp	r3, #2
 8001c5e:	d901      	bls.n	8001c64 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c60:	2303      	movs	r3, #3
 8001c62:	e2dd      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c64:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0302 	and.w	r3, r3, #2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f0      	bne.n	8001c52 <HAL_RCC_OscConfig+0x1da>
 8001c70:	e000      	b.n	8001c74 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c72:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0301 	and.w	r3, r3, #1
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d074      	beq.n	8001d6a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c80:	69bb      	ldr	r3, [r7, #24]
 8001c82:	2b08      	cmp	r3, #8
 8001c84:	d005      	beq.n	8001c92 <HAL_RCC_OscConfig+0x21a>
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	2b0c      	cmp	r3, #12
 8001c8a:	d10e      	bne.n	8001caa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	2b03      	cmp	r3, #3
 8001c90:	d10b      	bne.n	8001caa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d064      	beq.n	8001d68 <HAL_RCC_OscConfig+0x2f0>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d160      	bne.n	8001d68 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e2ba      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cb2:	d106      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x24a>
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0b      	ldr	r2, [pc, #44]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001cba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cbe:	6013      	str	r3, [r2, #0]
 8001cc0:	e026      	b.n	8001d10 <HAL_RCC_OscConfig+0x298>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cca:	d115      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x280>
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001cd2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cd6:	6013      	str	r3, [r2, #0]
 8001cd8:	4b03      	ldr	r3, [pc, #12]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a02      	ldr	r2, [pc, #8]	@ (8001ce8 <HAL_RCC_OscConfig+0x270>)
 8001cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce2:	6013      	str	r3, [r2, #0]
 8001ce4:	e014      	b.n	8001d10 <HAL_RCC_OscConfig+0x298>
 8001ce6:	bf00      	nop
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	08007600 	.word	0x08007600
 8001cf0:	20000000 	.word	0x20000000
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	4ba0      	ldr	r3, [pc, #640]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a9f      	ldr	r2, [pc, #636]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001cfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d02:	6013      	str	r3, [r2, #0]
 8001d04:	4b9d      	ldr	r3, [pc, #628]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a9c      	ldr	r2, [pc, #624]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001d0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d013      	beq.n	8001d40 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d18:	f7ff fb76 	bl	8001408 <HAL_GetTick>
 8001d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d1e:	e008      	b.n	8001d32 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d20:	f7ff fb72 	bl	8001408 <HAL_GetTick>
 8001d24:	4602      	mov	r2, r0
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	1ad3      	subs	r3, r2, r3
 8001d2a:	2b64      	cmp	r3, #100	@ 0x64
 8001d2c:	d901      	bls.n	8001d32 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e276      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d32:	4b92      	ldr	r3, [pc, #584]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d0f0      	beq.n	8001d20 <HAL_RCC_OscConfig+0x2a8>
 8001d3e:	e014      	b.n	8001d6a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d40:	f7ff fb62 	bl	8001408 <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d48:	f7ff fb5e 	bl	8001408 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b64      	cmp	r3, #100	@ 0x64
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e262      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d5a:	4b88      	ldr	r3, [pc, #544]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f0      	bne.n	8001d48 <HAL_RCC_OscConfig+0x2d0>
 8001d66:	e000      	b.n	8001d6a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d060      	beq.n	8001e38 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d005      	beq.n	8001d88 <HAL_RCC_OscConfig+0x310>
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	2b0c      	cmp	r3, #12
 8001d80:	d119      	bne.n	8001db6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d116      	bne.n	8001db6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d88:	4b7c      	ldr	r3, [pc, #496]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d005      	beq.n	8001da0 <HAL_RCC_OscConfig+0x328>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d101      	bne.n	8001da0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e23f      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da0:	4b76      	ldr	r3, [pc, #472]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	061b      	lsls	r3, r3, #24
 8001dae:	4973      	ldr	r1, [pc, #460]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001db0:	4313      	orrs	r3, r2
 8001db2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001db4:	e040      	b.n	8001e38 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d023      	beq.n	8001e06 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dbe:	4b6f      	ldr	r3, [pc, #444]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a6e      	ldr	r2, [pc, #440]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001dc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dca:	f7ff fb1d 	bl	8001408 <HAL_GetTick>
 8001dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dd2:	f7ff fb19 	bl	8001408 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e21d      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001de4:	4b65      	ldr	r3, [pc, #404]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0f0      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df0:	4b62      	ldr	r3, [pc, #392]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	061b      	lsls	r3, r3, #24
 8001dfe:	495f      	ldr	r1, [pc, #380]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	604b      	str	r3, [r1, #4]
 8001e04:	e018      	b.n	8001e38 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e06:	4b5d      	ldr	r3, [pc, #372]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a5c      	ldr	r2, [pc, #368]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e12:	f7ff faf9 	bl	8001408 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e1a:	f7ff faf5 	bl	8001408 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e1f9      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e2c:	4b53      	ldr	r3, [pc, #332]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f0      	bne.n	8001e1a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0308 	and.w	r3, r3, #8
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d03c      	beq.n	8001ebe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d01c      	beq.n	8001e86 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e4c:	4b4b      	ldr	r3, [pc, #300]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e52:	4a4a      	ldr	r2, [pc, #296]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5c:	f7ff fad4 	bl	8001408 <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e62:	e008      	b.n	8001e76 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e64:	f7ff fad0 	bl	8001408 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e1d4      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e76:	4b41      	ldr	r3, [pc, #260]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0ef      	beq.n	8001e64 <HAL_RCC_OscConfig+0x3ec>
 8001e84:	e01b      	b.n	8001ebe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e86:	4b3d      	ldr	r3, [pc, #244]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e8c:	4a3b      	ldr	r2, [pc, #236]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001e8e:	f023 0301 	bic.w	r3, r3, #1
 8001e92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e96:	f7ff fab7 	bl	8001408 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9e:	f7ff fab3 	bl	8001408 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e1b7      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001eb0:	4b32      	ldr	r3, [pc, #200]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1ef      	bne.n	8001e9e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 80a6 	beq.w	8002018 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d10d      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001edc:	4b27      	ldr	r3, [pc, #156]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	4a26      	ldr	r2, [pc, #152]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ee6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ee8:	4b24      	ldr	r3, [pc, #144]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ef8:	4b21      	ldr	r3, [pc, #132]	@ (8001f80 <HAL_RCC_OscConfig+0x508>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d118      	bne.n	8001f36 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f04:	4b1e      	ldr	r3, [pc, #120]	@ (8001f80 <HAL_RCC_OscConfig+0x508>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a1d      	ldr	r2, [pc, #116]	@ (8001f80 <HAL_RCC_OscConfig+0x508>)
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f10:	f7ff fa7a 	bl	8001408 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f18:	f7ff fa76 	bl	8001408 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e17a      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <HAL_RCC_OscConfig+0x508>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d0f0      	beq.n	8001f18 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d108      	bne.n	8001f50 <HAL_RCC_OscConfig+0x4d8>
 8001f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f44:	4a0d      	ldr	r2, [pc, #52]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f4e:	e029      	b.n	8001fa4 <HAL_RCC_OscConfig+0x52c>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	2b05      	cmp	r3, #5
 8001f56:	d115      	bne.n	8001f84 <HAL_RCC_OscConfig+0x50c>
 8001f58:	4b08      	ldr	r3, [pc, #32]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f5e:	4a07      	ldr	r2, [pc, #28]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f68:	4b04      	ldr	r3, [pc, #16]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f6e:	4a03      	ldr	r2, [pc, #12]	@ (8001f7c <HAL_RCC_OscConfig+0x504>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f78:	e014      	b.n	8001fa4 <HAL_RCC_OscConfig+0x52c>
 8001f7a:	bf00      	nop
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40007000 	.word	0x40007000
 8001f84:	4b9c      	ldr	r3, [pc, #624]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8001f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f8a:	4a9b      	ldr	r2, [pc, #620]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8001f8c:	f023 0301 	bic.w	r3, r3, #1
 8001f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f94:	4b98      	ldr	r3, [pc, #608]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8001f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f9a:	4a97      	ldr	r2, [pc, #604]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8001f9c:	f023 0304 	bic.w	r3, r3, #4
 8001fa0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d016      	beq.n	8001fda <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fac:	f7ff fa2c 	bl	8001408 <HAL_GetTick>
 8001fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fb2:	e00a      	b.n	8001fca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb4:	f7ff fa28 	bl	8001408 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e12a      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fca:	4b8b      	ldr	r3, [pc, #556]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8001fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0ed      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x53c>
 8001fd8:	e015      	b.n	8002006 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fda:	f7ff fa15 	bl	8001408 <HAL_GetTick>
 8001fde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fe0:	e00a      	b.n	8001ff8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe2:	f7ff fa11 	bl	8001408 <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e113      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ff8:	4b7f      	ldr	r3, [pc, #508]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8001ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d1ed      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002006:	7ffb      	ldrb	r3, [r7, #31]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d105      	bne.n	8002018 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800200c:	4b7a      	ldr	r3, [pc, #488]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800200e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002010:	4a79      	ldr	r2, [pc, #484]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8002012:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002016:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800201c:	2b00      	cmp	r3, #0
 800201e:	f000 80fe 	beq.w	800221e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002026:	2b02      	cmp	r3, #2
 8002028:	f040 80d0 	bne.w	80021cc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800202c:	4b72      	ldr	r3, [pc, #456]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f003 0203 	and.w	r2, r3, #3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	429a      	cmp	r2, r3
 800203e:	d130      	bne.n	80020a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	3b01      	subs	r3, #1
 800204c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800204e:	429a      	cmp	r2, r3
 8002050:	d127      	bne.n	80020a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800205c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800205e:	429a      	cmp	r2, r3
 8002060:	d11f      	bne.n	80020a2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800206c:	2a07      	cmp	r2, #7
 800206e:	bf14      	ite	ne
 8002070:	2201      	movne	r2, #1
 8002072:	2200      	moveq	r2, #0
 8002074:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002076:	4293      	cmp	r3, r2
 8002078:	d113      	bne.n	80020a2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002084:	085b      	lsrs	r3, r3, #1
 8002086:	3b01      	subs	r3, #1
 8002088:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800208a:	429a      	cmp	r2, r3
 800208c:	d109      	bne.n	80020a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002098:	085b      	lsrs	r3, r3, #1
 800209a:	3b01      	subs	r3, #1
 800209c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d06e      	beq.n	8002180 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	2b0c      	cmp	r3, #12
 80020a6:	d069      	beq.n	800217c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d105      	bne.n	80020c0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80020b4:	4b50      	ldr	r3, [pc, #320]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0ad      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80020c4:	4b4c      	ldr	r3, [pc, #304]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a4b      	ldr	r2, [pc, #300]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80020ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020ce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020d0:	f7ff f99a 	bl	8001408 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d8:	f7ff f996 	bl	8001408 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e09a      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020ea:	4b43      	ldr	r3, [pc, #268]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1f0      	bne.n	80020d8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020f6:	4b40      	ldr	r3, [pc, #256]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	4b40      	ldr	r3, [pc, #256]	@ (80021fc <HAL_RCC_OscConfig+0x784>)
 80020fc:	4013      	ands	r3, r2
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002106:	3a01      	subs	r2, #1
 8002108:	0112      	lsls	r2, r2, #4
 800210a:	4311      	orrs	r1, r2
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002110:	0212      	lsls	r2, r2, #8
 8002112:	4311      	orrs	r1, r2
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002118:	0852      	lsrs	r2, r2, #1
 800211a:	3a01      	subs	r2, #1
 800211c:	0552      	lsls	r2, r2, #21
 800211e:	4311      	orrs	r1, r2
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002124:	0852      	lsrs	r2, r2, #1
 8002126:	3a01      	subs	r2, #1
 8002128:	0652      	lsls	r2, r2, #25
 800212a:	4311      	orrs	r1, r2
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002130:	0912      	lsrs	r2, r2, #4
 8002132:	0452      	lsls	r2, r2, #17
 8002134:	430a      	orrs	r2, r1
 8002136:	4930      	ldr	r1, [pc, #192]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8002138:	4313      	orrs	r3, r2
 800213a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800213c:	4b2e      	ldr	r3, [pc, #184]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a2d      	ldr	r2, [pc, #180]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8002142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002146:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002148:	4b2b      	ldr	r3, [pc, #172]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	4a2a      	ldr	r2, [pc, #168]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800214e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002152:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002154:	f7ff f958 	bl	8001408 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800215c:	f7ff f954 	bl	8001408 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e058      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800216e:	4b22      	ldr	r3, [pc, #136]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d0f0      	beq.n	800215c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800217a:	e050      	b.n	800221e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e04f      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002180:	4b1d      	ldr	r3, [pc, #116]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d148      	bne.n	800221e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800218c:	4b1a      	ldr	r3, [pc, #104]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a19      	ldr	r2, [pc, #100]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 8002192:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002196:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002198:	4b17      	ldr	r3, [pc, #92]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4a16      	ldr	r2, [pc, #88]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 800219e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021a2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021a4:	f7ff f930 	bl	8001408 <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ac:	f7ff f92c 	bl	8001408 <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e030      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021be:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x734>
 80021ca:	e028      	b.n	800221e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	2b0c      	cmp	r3, #12
 80021d0:	d023      	beq.n	800221a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d2:	4b09      	ldr	r3, [pc, #36]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a08      	ldr	r2, [pc, #32]	@ (80021f8 <HAL_RCC_OscConfig+0x780>)
 80021d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021de:	f7ff f913 	bl	8001408 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e4:	e00c      	b.n	8002200 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e6:	f7ff f90f 	bl	8001408 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d905      	bls.n	8002200 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e013      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
 80021f8:	40021000 	.word	0x40021000
 80021fc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002200:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <HAL_RCC_OscConfig+0x7b0>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1ec      	bne.n	80021e6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_RCC_OscConfig+0x7b0>)
 800220e:	68da      	ldr	r2, [r3, #12]
 8002210:	4905      	ldr	r1, [pc, #20]	@ (8002228 <HAL_RCC_OscConfig+0x7b0>)
 8002212:	4b06      	ldr	r3, [pc, #24]	@ (800222c <HAL_RCC_OscConfig+0x7b4>)
 8002214:	4013      	ands	r3, r2
 8002216:	60cb      	str	r3, [r1, #12]
 8002218:	e001      	b.n	800221e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e000      	b.n	8002220 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3720      	adds	r7, #32
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40021000 	.word	0x40021000
 800222c:	feeefffc 	.word	0xfeeefffc

08002230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0e7      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002244:	4b75      	ldr	r3, [pc, #468]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d910      	bls.n	8002274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002252:	4b72      	ldr	r3, [pc, #456]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f023 0207 	bic.w	r2, r3, #7
 800225a:	4970      	ldr	r1, [pc, #448]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002262:	4b6e      	ldr	r3, [pc, #440]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	d001      	beq.n	8002274 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e0cf      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d010      	beq.n	80022a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	4b66      	ldr	r3, [pc, #408]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800228c:	429a      	cmp	r2, r3
 800228e:	d908      	bls.n	80022a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002290:	4b63      	ldr	r3, [pc, #396]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	4960      	ldr	r1, [pc, #384]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 800229e:	4313      	orrs	r3, r2
 80022a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d04c      	beq.n	8002348 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2b03      	cmp	r3, #3
 80022b4:	d107      	bne.n	80022c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022b6:	4b5a      	ldr	r3, [pc, #360]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d121      	bne.n	8002306 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e0a6      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d107      	bne.n	80022de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022ce:	4b54      	ldr	r3, [pc, #336]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d115      	bne.n	8002306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e09a      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d107      	bne.n	80022f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022e6:	4b4e      	ldr	r3, [pc, #312]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0302 	and.w	r3, r3, #2
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d109      	bne.n	8002306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e08e      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e086      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002306:	4b46      	ldr	r3, [pc, #280]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f023 0203 	bic.w	r2, r3, #3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	4943      	ldr	r1, [pc, #268]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002314:	4313      	orrs	r3, r2
 8002316:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002318:	f7ff f876 	bl	8001408 <HAL_GetTick>
 800231c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231e:	e00a      	b.n	8002336 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002320:	f7ff f872 	bl	8001408 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800232e:	4293      	cmp	r3, r2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e06e      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002336:	4b3a      	ldr	r3, [pc, #232]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 020c 	and.w	r2, r3, #12
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	429a      	cmp	r2, r3
 8002346:	d1eb      	bne.n	8002320 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0302 	and.w	r3, r3, #2
 8002350:	2b00      	cmp	r3, #0
 8002352:	d010      	beq.n	8002376 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002360:	429a      	cmp	r2, r3
 8002362:	d208      	bcs.n	8002376 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002364:	4b2e      	ldr	r3, [pc, #184]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	492b      	ldr	r1, [pc, #172]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 8002372:	4313      	orrs	r3, r2
 8002374:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002376:	4b29      	ldr	r3, [pc, #164]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d210      	bcs.n	80023a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002384:	4b25      	ldr	r3, [pc, #148]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f023 0207 	bic.w	r2, r3, #7
 800238c:	4923      	ldr	r1, [pc, #140]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	4313      	orrs	r3, r2
 8002392:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002394:	4b21      	ldr	r3, [pc, #132]	@ (800241c <HAL_RCC_ClockConfig+0x1ec>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0307 	and.w	r3, r3, #7
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	429a      	cmp	r2, r3
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e036      	b.n	8002414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d008      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	4918      	ldr	r1, [pc, #96]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0308 	and.w	r3, r3, #8
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d009      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023d0:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	00db      	lsls	r3, r3, #3
 80023de:	4910      	ldr	r1, [pc, #64]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023e4:	f000 f824 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 80023e8:	4602      	mov	r2, r0
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <HAL_RCC_ClockConfig+0x1f0>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	091b      	lsrs	r3, r3, #4
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	490b      	ldr	r1, [pc, #44]	@ (8002424 <HAL_RCC_ClockConfig+0x1f4>)
 80023f6:	5ccb      	ldrb	r3, [r1, r3]
 80023f8:	f003 031f 	and.w	r3, r3, #31
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002400:	4a09      	ldr	r2, [pc, #36]	@ (8002428 <HAL_RCC_ClockConfig+0x1f8>)
 8002402:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002404:	4b09      	ldr	r3, [pc, #36]	@ (800242c <HAL_RCC_ClockConfig+0x1fc>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe fc01 	bl	8000c10 <HAL_InitTick>
 800240e:	4603      	mov	r3, r0
 8002410:	72fb      	strb	r3, [r7, #11]

  return status;
 8002412:	7afb      	ldrb	r3, [r7, #11]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40022000 	.word	0x40022000
 8002420:	40021000 	.word	0x40021000
 8002424:	08007600 	.word	0x08007600
 8002428:	20000000 	.word	0x20000000
 800242c:	20000004 	.word	0x20000004

08002430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b089      	sub	sp, #36	@ 0x24
 8002434:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	2300      	movs	r3, #0
 800243c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800243e:	4b3e      	ldr	r3, [pc, #248]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 8002440:	689b      	ldr	r3, [r3, #8]
 8002442:	f003 030c 	and.w	r3, r3, #12
 8002446:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002448:	4b3b      	ldr	r3, [pc, #236]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f003 0303 	and.w	r3, r3, #3
 8002450:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d005      	beq.n	8002464 <HAL_RCC_GetSysClockFreq+0x34>
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d121      	bne.n	80024a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d11e      	bne.n	80024a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002464:	4b34      	ldr	r3, [pc, #208]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0308 	and.w	r3, r3, #8
 800246c:	2b00      	cmp	r3, #0
 800246e:	d107      	bne.n	8002480 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002470:	4b31      	ldr	r3, [pc, #196]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 8002472:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002476:	0a1b      	lsrs	r3, r3, #8
 8002478:	f003 030f 	and.w	r3, r3, #15
 800247c:	61fb      	str	r3, [r7, #28]
 800247e:	e005      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002480:	4b2d      	ldr	r3, [pc, #180]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	091b      	lsrs	r3, r3, #4
 8002486:	f003 030f 	and.w	r3, r3, #15
 800248a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800248c:	4a2b      	ldr	r2, [pc, #172]	@ (800253c <HAL_RCC_GetSysClockFreq+0x10c>)
 800248e:	69fb      	ldr	r3, [r7, #28]
 8002490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002494:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d10d      	bne.n	80024b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024a0:	e00a      	b.n	80024b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d102      	bne.n	80024ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024a8:	4b25      	ldr	r3, [pc, #148]	@ (8002540 <HAL_RCC_GetSysClockFreq+0x110>)
 80024aa:	61bb      	str	r3, [r7, #24]
 80024ac:	e004      	b.n	80024b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	2b08      	cmp	r3, #8
 80024b2:	d101      	bne.n	80024b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024b4:	4b23      	ldr	r3, [pc, #140]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x114>)
 80024b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	2b0c      	cmp	r3, #12
 80024bc:	d134      	bne.n	8002528 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024be:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d003      	beq.n	80024d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	d003      	beq.n	80024dc <HAL_RCC_GetSysClockFreq+0xac>
 80024d4:	e005      	b.n	80024e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002540 <HAL_RCC_GetSysClockFreq+0x110>)
 80024d8:	617b      	str	r3, [r7, #20]
      break;
 80024da:	e005      	b.n	80024e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80024dc:	4b19      	ldr	r3, [pc, #100]	@ (8002544 <HAL_RCC_GetSysClockFreq+0x114>)
 80024de:	617b      	str	r3, [r7, #20]
      break;
 80024e0:	e002      	b.n	80024e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	617b      	str	r3, [r7, #20]
      break;
 80024e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	091b      	lsrs	r3, r3, #4
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	3301      	adds	r3, #1
 80024f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	0a1b      	lsrs	r3, r3, #8
 80024fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	fb03 f202 	mul.w	r2, r3, r2
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	fbb2 f3f3 	udiv	r3, r2, r3
 800250c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800250e:	4b0a      	ldr	r3, [pc, #40]	@ (8002538 <HAL_RCC_GetSysClockFreq+0x108>)
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	0e5b      	lsrs	r3, r3, #25
 8002514:	f003 0303 	and.w	r3, r3, #3
 8002518:	3301      	adds	r3, #1
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	fbb2 f3f3 	udiv	r3, r2, r3
 8002526:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002528:	69bb      	ldr	r3, [r7, #24]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3724      	adds	r7, #36	@ 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40021000 	.word	0x40021000
 800253c:	08007618 	.word	0x08007618
 8002540:	00f42400 	.word	0x00f42400
 8002544:	007a1200 	.word	0x007a1200

08002548 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800254c:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_RCC_GetHCLKFreq+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000000 	.word	0x20000000

08002560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002564:	f7ff fff0 	bl	8002548 <HAL_RCC_GetHCLKFreq>
 8002568:	4602      	mov	r2, r0
 800256a:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <HAL_RCC_GetPCLK1Freq+0x24>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	0a1b      	lsrs	r3, r3, #8
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	4904      	ldr	r1, [pc, #16]	@ (8002588 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002576:	5ccb      	ldrb	r3, [r1, r3]
 8002578:	f003 031f 	and.w	r3, r3, #31
 800257c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002580:	4618      	mov	r0, r3
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40021000 	.word	0x40021000
 8002588:	08007610 	.word	0x08007610

0800258c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002590:	f7ff ffda 	bl	8002548 <HAL_RCC_GetHCLKFreq>
 8002594:	4602      	mov	r2, r0
 8002596:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	0adb      	lsrs	r3, r3, #11
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	4904      	ldr	r1, [pc, #16]	@ (80025b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025a2:	5ccb      	ldrb	r3, [r1, r3]
 80025a4:	f003 031f 	and.w	r3, r3, #31
 80025a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000
 80025b4:	08007610 	.word	0x08007610

080025b8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	220f      	movs	r2, #15
 80025c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80025c8:	4b12      	ldr	r3, [pc, #72]	@ (8002614 <HAL_RCC_GetClockConfig+0x5c>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 0203 	and.w	r2, r3, #3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80025d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002614 <HAL_RCC_GetClockConfig+0x5c>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <HAL_RCC_GetClockConfig+0x5c>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80025ec:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <HAL_RCC_GetClockConfig+0x5c>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	08db      	lsrs	r3, r3, #3
 80025f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80025fa:	4b07      	ldr	r3, [pc, #28]	@ (8002618 <HAL_RCC_GetClockConfig+0x60>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0207 	and.w	r2, r3, #7
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	601a      	str	r2, [r3, #0]
}
 8002606:	bf00      	nop
 8002608:	370c      	adds	r7, #12
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000
 8002618:	40022000 	.word	0x40022000

0800261c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002628:	4b2a      	ldr	r3, [pc, #168]	@ (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800262a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d003      	beq.n	800263c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002634:	f7ff f9bc 	bl	80019b0 <HAL_PWREx_GetVoltageRange>
 8002638:	6178      	str	r0, [r7, #20]
 800263a:	e014      	b.n	8002666 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800263c:	4b25      	ldr	r3, [pc, #148]	@ (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800263e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002640:	4a24      	ldr	r2, [pc, #144]	@ (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002646:	6593      	str	r3, [r2, #88]	@ 0x58
 8002648:	4b22      	ldr	r3, [pc, #136]	@ (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800264a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002654:	f7ff f9ac 	bl	80019b0 <HAL_PWREx_GetVoltageRange>
 8002658:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800265a:	4b1e      	ldr	r3, [pc, #120]	@ (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800265c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265e:	4a1d      	ldr	r2, [pc, #116]	@ (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002660:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002664:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800266c:	d10b      	bne.n	8002686 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2b80      	cmp	r3, #128	@ 0x80
 8002672:	d919      	bls.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2ba0      	cmp	r3, #160	@ 0xa0
 8002678:	d902      	bls.n	8002680 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800267a:	2302      	movs	r3, #2
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	e013      	b.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002680:	2301      	movs	r3, #1
 8002682:	613b      	str	r3, [r7, #16]
 8002684:	e010      	b.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b80      	cmp	r3, #128	@ 0x80
 800268a:	d902      	bls.n	8002692 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800268c:	2303      	movs	r3, #3
 800268e:	613b      	str	r3, [r7, #16]
 8002690:	e00a      	b.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2b80      	cmp	r3, #128	@ 0x80
 8002696:	d102      	bne.n	800269e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002698:	2302      	movs	r3, #2
 800269a:	613b      	str	r3, [r7, #16]
 800269c:	e004      	b.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b70      	cmp	r3, #112	@ 0x70
 80026a2:	d101      	bne.n	80026a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026a4:	2301      	movs	r3, #1
 80026a6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026a8:	4b0b      	ldr	r3, [pc, #44]	@ (80026d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 0207 	bic.w	r2, r3, #7
 80026b0:	4909      	ldr	r1, [pc, #36]	@ (80026d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80026b8:	4b07      	ldr	r3, [pc, #28]	@ (80026d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d001      	beq.n	80026ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40022000 	.word	0x40022000

080026dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026e4:	2300      	movs	r3, #0
 80026e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026e8:	2300      	movs	r3, #0
 80026ea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d041      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026fc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002700:	d02a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002702:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002706:	d824      	bhi.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002708:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800270c:	d008      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800270e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002712:	d81e      	bhi.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00a      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002718:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800271c:	d010      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800271e:	e018      	b.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002720:	4b86      	ldr	r3, [pc, #536]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a85      	ldr	r2, [pc, #532]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002726:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800272a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800272c:	e015      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3304      	adds	r3, #4
 8002732:	2100      	movs	r1, #0
 8002734:	4618      	mov	r0, r3
 8002736:	f000 fabb 	bl	8002cb0 <RCCEx_PLLSAI1_Config>
 800273a:	4603      	mov	r3, r0
 800273c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800273e:	e00c      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3320      	adds	r3, #32
 8002744:	2100      	movs	r1, #0
 8002746:	4618      	mov	r0, r3
 8002748:	f000 fba6 	bl	8002e98 <RCCEx_PLLSAI2_Config>
 800274c:	4603      	mov	r3, r0
 800274e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002750:	e003      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	74fb      	strb	r3, [r7, #19]
      break;
 8002756:	e000      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002758:	bf00      	nop
    }

    if(ret == HAL_OK)
 800275a:	7cfb      	ldrb	r3, [r7, #19]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10b      	bne.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002760:	4b76      	ldr	r3, [pc, #472]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002766:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800276e:	4973      	ldr	r1, [pc, #460]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002770:	4313      	orrs	r3, r2
 8002772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002776:	e001      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002778:	7cfb      	ldrb	r3, [r7, #19]
 800277a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d041      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800278c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002790:	d02a      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002792:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002796:	d824      	bhi.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002798:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800279c:	d008      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800279e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80027a2:	d81e      	bhi.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00a      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80027a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027ac:	d010      	beq.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80027ae:	e018      	b.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027b0:	4b62      	ldr	r3, [pc, #392]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4a61      	ldr	r2, [pc, #388]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027ba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027bc:	e015      	b.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3304      	adds	r3, #4
 80027c2:	2100      	movs	r1, #0
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 fa73 	bl	8002cb0 <RCCEx_PLLSAI1_Config>
 80027ca:	4603      	mov	r3, r0
 80027cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027ce:	e00c      	b.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3320      	adds	r3, #32
 80027d4:	2100      	movs	r1, #0
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 fb5e 	bl	8002e98 <RCCEx_PLLSAI2_Config>
 80027dc:	4603      	mov	r3, r0
 80027de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027e0:	e003      	b.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	74fb      	strb	r3, [r7, #19]
      break;
 80027e6:	e000      	b.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027ea:	7cfb      	ldrb	r3, [r7, #19]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10b      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027f0:	4b52      	ldr	r3, [pc, #328]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027f6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027fe:	494f      	ldr	r1, [pc, #316]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002800:	4313      	orrs	r3, r2
 8002802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002806:	e001      	b.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002808:	7cfb      	ldrb	r3, [r7, #19]
 800280a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80a0 	beq.w	800295a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800281a:	2300      	movs	r3, #0
 800281c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800281e:	4b47      	ldr	r3, [pc, #284]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002822:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800282e:	2300      	movs	r3, #0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00d      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002834:	4b41      	ldr	r3, [pc, #260]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002838:	4a40      	ldr	r2, [pc, #256]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800283a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800283e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002840:	4b3e      	ldr	r3, [pc, #248]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800284c:	2301      	movs	r3, #1
 800284e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002850:	4b3b      	ldr	r3, [pc, #236]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a3a      	ldr	r2, [pc, #232]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800285a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800285c:	f7fe fdd4 	bl	8001408 <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002862:	e009      	b.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002864:	f7fe fdd0 	bl	8001408 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d902      	bls.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	74fb      	strb	r3, [r7, #19]
        break;
 8002876:	e005      	b.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002878:	4b31      	ldr	r3, [pc, #196]	@ (8002940 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0ef      	beq.n	8002864 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002884:	7cfb      	ldrb	r3, [r7, #19]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d15c      	bne.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800288a:	4b2c      	ldr	r3, [pc, #176]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002890:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002894:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01f      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d019      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80028a8:	4b24      	ldr	r3, [pc, #144]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80028b4:	4b21      	ldr	r3, [pc, #132]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ba:	4a20      	ldr	r2, [pc, #128]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028c4:	4b1d      	ldr	r3, [pc, #116]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ca:	4a1c      	ldr	r2, [pc, #112]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028d4:	4a19      	ldr	r2, [pc, #100]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d016      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e6:	f7fe fd8f 	bl	8001408 <HAL_GetTick>
 80028ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ec:	e00b      	b.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ee:	f7fe fd8b 	bl	8001408 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d902      	bls.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	74fb      	strb	r3, [r7, #19]
            break;
 8002904:	e006      	b.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002906:	4b0d      	ldr	r3, [pc, #52]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0ec      	beq.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002914:	7cfb      	ldrb	r3, [r7, #19]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10c      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800291a:	4b08      	ldr	r3, [pc, #32]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800291c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002920:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800292a:	4904      	ldr	r1, [pc, #16]	@ (800293c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800292c:	4313      	orrs	r3, r2
 800292e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002932:	e009      	b.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002934:	7cfb      	ldrb	r3, [r7, #19]
 8002936:	74bb      	strb	r3, [r7, #18]
 8002938:	e006      	b.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000
 8002940:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002944:	7cfb      	ldrb	r3, [r7, #19]
 8002946:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002948:	7c7b      	ldrb	r3, [r7, #17]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d105      	bne.n	800295a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800294e:	4b9e      	ldr	r3, [pc, #632]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002952:	4a9d      	ldr	r2, [pc, #628]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002954:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002958:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002966:	4b98      	ldr	r3, [pc, #608]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296c:	f023 0203 	bic.w	r2, r3, #3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002974:	4994      	ldr	r1, [pc, #592]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00a      	beq.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002988:	4b8f      	ldr	r3, [pc, #572]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800298e:	f023 020c 	bic.w	r2, r3, #12
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002996:	498c      	ldr	r1, [pc, #560]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0304 	and.w	r3, r3, #4
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00a      	beq.n	80029c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029aa:	4b87      	ldr	r3, [pc, #540]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b8:	4983      	ldr	r1, [pc, #524]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ba:	4313      	orrs	r3, r2
 80029bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029cc:	4b7e      	ldr	r3, [pc, #504]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029da:	497b      	ldr	r1, [pc, #492]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029dc:	4313      	orrs	r3, r2
 80029de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0310 	and.w	r3, r3, #16
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00a      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ee:	4b76      	ldr	r3, [pc, #472]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029fc:	4972      	ldr	r1, [pc, #456]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0320 	and.w	r3, r3, #32
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a10:	4b6d      	ldr	r3, [pc, #436]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a16:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1e:	496a      	ldr	r1, [pc, #424]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00a      	beq.n	8002a48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a32:	4b65      	ldr	r3, [pc, #404]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a38:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a40:	4961      	ldr	r1, [pc, #388]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00a      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a54:	4b5c      	ldr	r3, [pc, #368]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a5a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a62:	4959      	ldr	r1, [pc, #356]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00a      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a76:	4b54      	ldr	r3, [pc, #336]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a7c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a84:	4950      	ldr	r1, [pc, #320]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00a      	beq.n	8002aae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a98:	4b4b      	ldr	r3, [pc, #300]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a9e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa6:	4948      	ldr	r1, [pc, #288]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00a      	beq.n	8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002aba:	4b43      	ldr	r3, [pc, #268]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ac8:	493f      	ldr	r1, [pc, #252]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aca:	4313      	orrs	r3, r2
 8002acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d028      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002adc:	4b3a      	ldr	r3, [pc, #232]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ae2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aea:	4937      	ldr	r1, [pc, #220]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002af6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002afa:	d106      	bne.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002afc:	4b32      	ldr	r3, [pc, #200]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	4a31      	ldr	r2, [pc, #196]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b06:	60d3      	str	r3, [r2, #12]
 8002b08:	e011      	b.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b12:	d10c      	bne.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3304      	adds	r3, #4
 8002b18:	2101      	movs	r1, #1
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 f8c8 	bl	8002cb0 <RCCEx_PLLSAI1_Config>
 8002b20:	4603      	mov	r3, r0
 8002b22:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b24:	7cfb      	ldrb	r3, [r7, #19]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b2a:	7cfb      	ldrb	r3, [r7, #19]
 8002b2c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d028      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b3a:	4b23      	ldr	r3, [pc, #140]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b40:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b48:	491f      	ldr	r1, [pc, #124]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b58:	d106      	bne.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	4a1a      	ldr	r2, [pc, #104]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b64:	60d3      	str	r3, [r2, #12]
 8002b66:	e011      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b70:	d10c      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	3304      	adds	r3, #4
 8002b76:	2101      	movs	r1, #1
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 f899 	bl	8002cb0 <RCCEx_PLLSAI1_Config>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b82:	7cfb      	ldrb	r3, [r7, #19]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d001      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b88:	7cfb      	ldrb	r3, [r7, #19]
 8002b8a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d02b      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b98:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ba6:	4908      	ldr	r1, [pc, #32]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002bb6:	d109      	bne.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bb8:	4b03      	ldr	r3, [pc, #12]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	4a02      	ldr	r2, [pc, #8]	@ (8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bc2:	60d3      	str	r3, [r2, #12]
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002bc6:	bf00      	nop
 8002bc8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bd0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002bd4:	d10c      	bne.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	3304      	adds	r3, #4
 8002bda:	2101      	movs	r1, #1
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 f867 	bl	8002cb0 <RCCEx_PLLSAI1_Config>
 8002be2:	4603      	mov	r3, r0
 8002be4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002be6:	7cfb      	ldrb	r3, [r7, #19]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002bec:	7cfb      	ldrb	r3, [r7, #19]
 8002bee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d02f      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8002cac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c02:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c0a:	4928      	ldr	r1, [pc, #160]	@ (8002cac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c1a:	d10d      	bne.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	3304      	adds	r3, #4
 8002c20:	2102      	movs	r1, #2
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f844 	bl	8002cb0 <RCCEx_PLLSAI1_Config>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c2c:	7cfb      	ldrb	r3, [r7, #19]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d014      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c32:	7cfb      	ldrb	r3, [r7, #19]
 8002c34:	74bb      	strb	r3, [r7, #18]
 8002c36:	e011      	b.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002c3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	3320      	adds	r3, #32
 8002c46:	2102      	movs	r1, #2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f000 f925 	bl	8002e98 <RCCEx_PLLSAI2_Config>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c52:	7cfb      	ldrb	r3, [r7, #19]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c58:	7cfb      	ldrb	r3, [r7, #19]
 8002c5a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00a      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c68:	4b10      	ldr	r3, [pc, #64]	@ (8002cac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c6e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c76:	490d      	ldr	r1, [pc, #52]	@ (8002cac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00b      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c8a:	4b08      	ldr	r3, [pc, #32]	@ (8002cac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c90:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c9a:	4904      	ldr	r1, [pc, #16]	@ (8002cac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ca2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40021000 	.word	0x40021000

08002cb0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cbe:	4b75      	ldr	r3, [pc, #468]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d018      	beq.n	8002cfc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002cca:	4b72      	ldr	r3, [pc, #456]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0203 	and.w	r2, r3, #3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d10d      	bne.n	8002cf6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
       ||
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d009      	beq.n	8002cf6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ce2:	4b6c      	ldr	r3, [pc, #432]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	091b      	lsrs	r3, r3, #4
 8002ce8:	f003 0307 	and.w	r3, r3, #7
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
       ||
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d047      	beq.n	8002d86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	73fb      	strb	r3, [r7, #15]
 8002cfa:	e044      	b.n	8002d86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2b03      	cmp	r3, #3
 8002d02:	d018      	beq.n	8002d36 <RCCEx_PLLSAI1_Config+0x86>
 8002d04:	2b03      	cmp	r3, #3
 8002d06:	d825      	bhi.n	8002d54 <RCCEx_PLLSAI1_Config+0xa4>
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d002      	beq.n	8002d12 <RCCEx_PLLSAI1_Config+0x62>
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d009      	beq.n	8002d24 <RCCEx_PLLSAI1_Config+0x74>
 8002d10:	e020      	b.n	8002d54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d12:	4b60      	ldr	r3, [pc, #384]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d11d      	bne.n	8002d5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d22:	e01a      	b.n	8002d5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d24:	4b5b      	ldr	r3, [pc, #364]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d116      	bne.n	8002d5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d34:	e013      	b.n	8002d5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d36:	4b57      	ldr	r3, [pc, #348]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10f      	bne.n	8002d62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d42:	4b54      	ldr	r3, [pc, #336]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d109      	bne.n	8002d62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d52:	e006      	b.n	8002d62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	73fb      	strb	r3, [r7, #15]
      break;
 8002d58:	e004      	b.n	8002d64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d5a:	bf00      	nop
 8002d5c:	e002      	b.n	8002d64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d5e:	bf00      	nop
 8002d60:	e000      	b.n	8002d64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d62:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d64:	7bfb      	ldrb	r3, [r7, #15]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10d      	bne.n	8002d86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6819      	ldr	r1, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	011b      	lsls	r3, r3, #4
 8002d7e:	430b      	orrs	r3, r1
 8002d80:	4944      	ldr	r1, [pc, #272]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d17d      	bne.n	8002e88 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d8c:	4b41      	ldr	r3, [pc, #260]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a40      	ldr	r2, [pc, #256]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d98:	f7fe fb36 	bl	8001408 <HAL_GetTick>
 8002d9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d9e:	e009      	b.n	8002db4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002da0:	f7fe fb32 	bl	8001408 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b02      	cmp	r3, #2
 8002dac:	d902      	bls.n	8002db4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	73fb      	strb	r3, [r7, #15]
        break;
 8002db2:	e005      	b.n	8002dc0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002db4:	4b37      	ldr	r3, [pc, #220]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1ef      	bne.n	8002da0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002dc0:	7bfb      	ldrb	r3, [r7, #15]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d160      	bne.n	8002e88 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d111      	bne.n	8002df0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dcc:	4b31      	ldr	r3, [pc, #196]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002dd8:	687a      	ldr	r2, [r7, #4]
 8002dda:	6892      	ldr	r2, [r2, #8]
 8002ddc:	0211      	lsls	r1, r2, #8
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	68d2      	ldr	r2, [r2, #12]
 8002de2:	0912      	lsrs	r2, r2, #4
 8002de4:	0452      	lsls	r2, r2, #17
 8002de6:	430a      	orrs	r2, r1
 8002de8:	492a      	ldr	r1, [pc, #168]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	610b      	str	r3, [r1, #16]
 8002dee:	e027      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	2b01      	cmp	r3, #1
 8002df4:	d112      	bne.n	8002e1c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002df6:	4b27      	ldr	r3, [pc, #156]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002dfe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	6892      	ldr	r2, [r2, #8]
 8002e06:	0211      	lsls	r1, r2, #8
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6912      	ldr	r2, [r2, #16]
 8002e0c:	0852      	lsrs	r2, r2, #1
 8002e0e:	3a01      	subs	r2, #1
 8002e10:	0552      	lsls	r2, r2, #21
 8002e12:	430a      	orrs	r2, r1
 8002e14:	491f      	ldr	r1, [pc, #124]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	610b      	str	r3, [r1, #16]
 8002e1a:	e011      	b.n	8002e40 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e1e:	691b      	ldr	r3, [r3, #16]
 8002e20:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002e24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6892      	ldr	r2, [r2, #8]
 8002e2c:	0211      	lsls	r1, r2, #8
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6952      	ldr	r2, [r2, #20]
 8002e32:	0852      	lsrs	r2, r2, #1
 8002e34:	3a01      	subs	r2, #1
 8002e36:	0652      	lsls	r2, r2, #25
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	4916      	ldr	r1, [pc, #88]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e40:	4b14      	ldr	r3, [pc, #80]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a13      	ldr	r2, [pc, #76]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e46:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e4a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7fe fadc 	bl	8001408 <HAL_GetTick>
 8002e50:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e52:	e009      	b.n	8002e68 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e54:	f7fe fad8 	bl	8001408 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	2b02      	cmp	r3, #2
 8002e60:	d902      	bls.n	8002e68 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	73fb      	strb	r3, [r7, #15]
          break;
 8002e66:	e005      	b.n	8002e74 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e68:	4b0a      	ldr	r3, [pc, #40]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d0ef      	beq.n	8002e54 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e74:	7bfb      	ldrb	r3, [r7, #15]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d106      	bne.n	8002e88 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e7a:	4b06      	ldr	r3, [pc, #24]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e7c:	691a      	ldr	r2, [r3, #16]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	4904      	ldr	r1, [pc, #16]	@ (8002e94 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	40021000 	.word	0x40021000

08002e98 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d018      	beq.n	8002ee4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002eb2:	4b67      	ldr	r3, [pc, #412]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f003 0203 	and.w	r2, r3, #3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d10d      	bne.n	8002ede <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
       ||
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002eca:	4b61      	ldr	r3, [pc, #388]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	091b      	lsrs	r3, r3, #4
 8002ed0:	f003 0307 	and.w	r3, r3, #7
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
       ||
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d047      	beq.n	8002f6e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	73fb      	strb	r3, [r7, #15]
 8002ee2:	e044      	b.n	8002f6e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d018      	beq.n	8002f1e <RCCEx_PLLSAI2_Config+0x86>
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d825      	bhi.n	8002f3c <RCCEx_PLLSAI2_Config+0xa4>
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d002      	beq.n	8002efa <RCCEx_PLLSAI2_Config+0x62>
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d009      	beq.n	8002f0c <RCCEx_PLLSAI2_Config+0x74>
 8002ef8:	e020      	b.n	8002f3c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002efa:	4b55      	ldr	r3, [pc, #340]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d11d      	bne.n	8002f42 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f0a:	e01a      	b.n	8002f42 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f0c:	4b50      	ldr	r3, [pc, #320]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d116      	bne.n	8002f46 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f1c:	e013      	b.n	8002f46 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f1e:	4b4c      	ldr	r3, [pc, #304]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10f      	bne.n	8002f4a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f2a:	4b49      	ldr	r3, [pc, #292]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d109      	bne.n	8002f4a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f3a:	e006      	b.n	8002f4a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f40:	e004      	b.n	8002f4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f42:	bf00      	nop
 8002f44:	e002      	b.n	8002f4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f46:	bf00      	nop
 8002f48:	e000      	b.n	8002f4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10d      	bne.n	8002f6e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f52:	4b3f      	ldr	r3, [pc, #252]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6819      	ldr	r1, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	011b      	lsls	r3, r3, #4
 8002f66:	430b      	orrs	r3, r1
 8002f68:	4939      	ldr	r1, [pc, #228]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d167      	bne.n	8003044 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f74:	4b36      	ldr	r3, [pc, #216]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a35      	ldr	r2, [pc, #212]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f80:	f7fe fa42 	bl	8001408 <HAL_GetTick>
 8002f84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f86:	e009      	b.n	8002f9c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f88:	f7fe fa3e 	bl	8001408 <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d902      	bls.n	8002f9c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	73fb      	strb	r3, [r7, #15]
        break;
 8002f9a:	e005      	b.n	8002fa8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1ef      	bne.n	8002f88 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d14a      	bne.n	8003044 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d111      	bne.n	8002fd8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fb4:	4b26      	ldr	r3, [pc, #152]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	6892      	ldr	r2, [r2, #8]
 8002fc4:	0211      	lsls	r1, r2, #8
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	68d2      	ldr	r2, [r2, #12]
 8002fca:	0912      	lsrs	r2, r2, #4
 8002fcc:	0452      	lsls	r2, r2, #17
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	491f      	ldr	r1, [pc, #124]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	614b      	str	r3, [r1, #20]
 8002fd6:	e011      	b.n	8002ffc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002fe0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	6892      	ldr	r2, [r2, #8]
 8002fe8:	0211      	lsls	r1, r2, #8
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	6912      	ldr	r2, [r2, #16]
 8002fee:	0852      	lsrs	r2, r2, #1
 8002ff0:	3a01      	subs	r2, #1
 8002ff2:	0652      	lsls	r2, r2, #25
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	4916      	ldr	r1, [pc, #88]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ffc:	4b14      	ldr	r3, [pc, #80]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a13      	ldr	r2, [pc, #76]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003006:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003008:	f7fe f9fe 	bl	8001408 <HAL_GetTick>
 800300c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800300e:	e009      	b.n	8003024 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003010:	f7fe f9fa 	bl	8001408 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d902      	bls.n	8003024 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	73fb      	strb	r3, [r7, #15]
          break;
 8003022:	e005      	b.n	8003030 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003024:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d0ef      	beq.n	8003010 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003030:	7bfb      	ldrb	r3, [r7, #15]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d106      	bne.n	8003044 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003036:	4b06      	ldr	r3, [pc, #24]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003038:	695a      	ldr	r2, [r3, #20]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	4904      	ldr	r1, [pc, #16]	@ (8003050 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003040:	4313      	orrs	r3, r2
 8003042:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003044:	7bfb      	ldrb	r3, [r7, #15]
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000

08003054 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e095      	b.n	8003192 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306a:	2b00      	cmp	r3, #0
 800306c:	d108      	bne.n	8003080 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003076:	d009      	beq.n	800308c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	61da      	str	r2, [r3, #28]
 800307e:	e005      	b.n	800308c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f7fd fcda 	bl	8000a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2202      	movs	r2, #2
 80030b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030c2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030cc:	d902      	bls.n	80030d4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80030ce:	2300      	movs	r3, #0
 80030d0:	60fb      	str	r3, [r7, #12]
 80030d2:	e002      	b.n	80030da <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030d8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80030e2:	d007      	beq.n	80030f4 <HAL_SPI_Init+0xa0>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030ec:	d002      	beq.n	80030f4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003104:	431a      	orrs	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	431a      	orrs	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003122:	431a      	orrs	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	69db      	ldr	r3, [r3, #28]
 8003128:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003136:	ea42 0103 	orr.w	r1, r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	430a      	orrs	r2, r1
 8003148:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	0c1b      	lsrs	r3, r3, #16
 8003150:	f003 0204 	and.w	r2, r3, #4
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	f003 0310 	and.w	r3, r3, #16
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003170:	ea42 0103 	orr.w	r1, r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b088      	sub	sp, #32
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	603b      	str	r3, [r7, #0]
 80031a6:	4613      	mov	r3, r2
 80031a8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031aa:	f7fe f92d 	bl	8001408 <HAL_GetTick>
 80031ae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80031b0:	88fb      	ldrh	r3, [r7, #6]
 80031b2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d001      	beq.n	80031c4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80031c0:	2302      	movs	r3, #2
 80031c2:	e15c      	b.n	800347e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_SPI_Transmit+0x36>
 80031ca:	88fb      	ldrh	r3, [r7, #6]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e154      	b.n	800347e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_SPI_Transmit+0x48>
 80031de:	2302      	movs	r3, #2
 80031e0:	e14d      	b.n	800347e <HAL_SPI_Transmit+0x2e4>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2203      	movs	r2, #3
 80031ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	88fa      	ldrh	r2, [r7, #6]
 8003202:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	88fa      	ldrh	r2, [r7, #6]
 8003208:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2200      	movs	r2, #0
 800320e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2200      	movs	r2, #0
 800321c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003234:	d10f      	bne.n	8003256 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003244:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003254:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003260:	2b40      	cmp	r3, #64	@ 0x40
 8003262:	d007      	beq.n	8003274 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003272:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800327c:	d952      	bls.n	8003324 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <HAL_SPI_Transmit+0xf2>
 8003286:	8b7b      	ldrh	r3, [r7, #26]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d145      	bne.n	8003318 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003290:	881a      	ldrh	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800329c:	1c9a      	adds	r2, r3, #2
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80032b0:	e032      	b.n	8003318 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d112      	bne.n	80032e6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c4:	881a      	ldrh	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032d0:	1c9a      	adds	r2, r3, #2
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032da:	b29b      	uxth	r3, r3
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032e4:	e018      	b.n	8003318 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032e6:	f7fe f88f 	bl	8001408 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d803      	bhi.n	80032fe <HAL_SPI_Transmit+0x164>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032fc:	d102      	bne.n	8003304 <HAL_SPI_Transmit+0x16a>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d109      	bne.n	8003318 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e0b2      	b.n	800347e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1c7      	bne.n	80032b2 <HAL_SPI_Transmit+0x118>
 8003322:	e083      	b.n	800342c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d002      	beq.n	8003332 <HAL_SPI_Transmit+0x198>
 800332c:	8b7b      	ldrh	r3, [r7, #26]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d177      	bne.n	8003422 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003336:	b29b      	uxth	r3, r3
 8003338:	2b01      	cmp	r3, #1
 800333a:	d912      	bls.n	8003362 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003340:	881a      	ldrh	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800334c:	1c9a      	adds	r2, r3, #2
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b02      	subs	r3, #2
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003360:	e05f      	b.n	8003422 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	330c      	adds	r3, #12
 800336c:	7812      	ldrb	r2, [r2, #0]
 800336e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	1c5a      	adds	r2, r3, #1
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800337e:	b29b      	uxth	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003388:	e04b      	b.n	8003422 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b02      	cmp	r3, #2
 8003396:	d12b      	bne.n	80033f0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800339c:	b29b      	uxth	r3, r3
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d912      	bls.n	80033c8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a6:	881a      	ldrh	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b2:	1c9a      	adds	r2, r3, #2
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033bc:	b29b      	uxth	r3, r3
 80033be:	3b02      	subs	r3, #2
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033c6:	e02c      	b.n	8003422 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	330c      	adds	r3, #12
 80033d2:	7812      	ldrb	r2, [r2, #0]
 80033d4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	3b01      	subs	r3, #1
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033ee:	e018      	b.n	8003422 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033f0:	f7fe f80a 	bl	8001408 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d803      	bhi.n	8003408 <HAL_SPI_Transmit+0x26e>
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003406:	d102      	bne.n	800340e <HAL_SPI_Transmit+0x274>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d109      	bne.n	8003422 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e02d      	b.n	800347e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1ae      	bne.n	800338a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800342c:	69fa      	ldr	r2, [r7, #28]
 800342e:	6839      	ldr	r1, [r7, #0]
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 f947 	bl	80036c4 <SPI_EndRxTxTransaction>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d002      	beq.n	8003442 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2220      	movs	r2, #32
 8003440:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10a      	bne.n	8003460 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800344a:	2300      	movs	r3, #0
 800344c:	617b      	str	r3, [r7, #20]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	617b      	str	r3, [r7, #20]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	617b      	str	r3, [r7, #20]
 800345e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800347c:	2300      	movs	r3, #0
  }
}
 800347e:	4618      	mov	r0, r3
 8003480:	3720      	adds	r7, #32
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b088      	sub	sp, #32
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	4613      	mov	r3, r2
 8003496:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003498:	f7fd ffb6 	bl	8001408 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a0:	1a9b      	subs	r3, r3, r2
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	4413      	add	r3, r2
 80034a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80034a8:	f7fd ffae 	bl	8001408 <HAL_GetTick>
 80034ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80034ae:	4b39      	ldr	r3, [pc, #228]	@ (8003594 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	015b      	lsls	r3, r3, #5
 80034b4:	0d1b      	lsrs	r3, r3, #20
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	fb02 f303 	mul.w	r3, r2, r3
 80034bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034be:	e055      	b.n	800356c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034c6:	d051      	beq.n	800356c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80034c8:	f7fd ff9e 	bl	8001408 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	69fa      	ldr	r2, [r7, #28]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d902      	bls.n	80034de <SPI_WaitFlagStateUntilTimeout+0x56>
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d13d      	bne.n	800355a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80034ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034f6:	d111      	bne.n	800351c <SPI_WaitFlagStateUntilTimeout+0x94>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003500:	d004      	beq.n	800350c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800350a:	d107      	bne.n	800351c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800351a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003520:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003524:	d10f      	bne.n	8003546 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2201      	movs	r2, #1
 800354a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e018      	b.n	800358c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d102      	bne.n	8003566 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	61fb      	str	r3, [r7, #28]
 8003564:	e002      	b.n	800356c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	3b01      	subs	r3, #1
 800356a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	4013      	ands	r3, r2
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	429a      	cmp	r2, r3
 800357a:	bf0c      	ite	eq
 800357c:	2301      	moveq	r3, #1
 800357e:	2300      	movne	r3, #0
 8003580:	b2db      	uxtb	r3, r3
 8003582:	461a      	mov	r2, r3
 8003584:	79fb      	ldrb	r3, [r7, #7]
 8003586:	429a      	cmp	r2, r3
 8003588:	d19a      	bne.n	80034c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3720      	adds	r7, #32
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	20000000 	.word	0x20000000

08003598 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b08a      	sub	sp, #40	@ 0x28
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
 80035a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80035aa:	f7fd ff2d 	bl	8001408 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035b2:	1a9b      	subs	r3, r3, r2
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	4413      	add	r3, r2
 80035b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80035ba:	f7fd ff25 	bl	8001408 <HAL_GetTick>
 80035be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	330c      	adds	r3, #12
 80035c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80035c8:	4b3d      	ldr	r3, [pc, #244]	@ (80036c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	00da      	lsls	r2, r3, #3
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	0d1b      	lsrs	r3, r3, #20
 80035d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035da:	fb02 f303 	mul.w	r3, r2, r3
 80035de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80035e0:	e061      	b.n	80036a6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80035e8:	d107      	bne.n	80035fa <SPI_WaitFifoStateUntilTimeout+0x62>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d104      	bne.n	80035fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80035f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003600:	d051      	beq.n	80036a6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003602:	f7fd ff01 	bl	8001408 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800360e:	429a      	cmp	r2, r3
 8003610:	d902      	bls.n	8003618 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003614:	2b00      	cmp	r3, #0
 8003616:	d13d      	bne.n	8003694 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003626:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003630:	d111      	bne.n	8003656 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800363a:	d004      	beq.n	8003646 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003644:	d107      	bne.n	8003656 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003654:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800365e:	d10f      	bne.n	8003680 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800367e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e011      	b.n	80036b8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d102      	bne.n	80036a0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800369a:	2300      	movs	r3, #0
 800369c:	627b      	str	r3, [r7, #36]	@ 0x24
 800369e:	e002      	b.n	80036a6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4013      	ands	r3, r2
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d195      	bne.n	80035e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3728      	adds	r7, #40	@ 0x28
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	20000000 	.word	0x20000000

080036c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b086      	sub	sp, #24
 80036c8:	af02      	add	r7, sp, #8
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	60b9      	str	r1, [r7, #8]
 80036ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f7ff ff5b 	bl	8003598 <SPI_WaitFifoStateUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e027      	b.n	8003748 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2200      	movs	r2, #0
 8003700:	2180      	movs	r1, #128	@ 0x80
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f7ff fec0 	bl	8003488 <SPI_WaitFlagStateUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d007      	beq.n	800371e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003712:	f043 0220 	orr.w	r2, r3, #32
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e014      	b.n	8003748 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	2200      	movs	r2, #0
 8003726:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f7ff ff34 	bl	8003598 <SPI_WaitFifoStateUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d007      	beq.n	8003746 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800373a:	f043 0220 	orr.w	r2, r3, #32
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e000      	b.n	8003748 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e049      	b.n	80037f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d106      	bne.n	800377c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f841 	bl	80037fe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2202      	movs	r2, #2
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3304      	adds	r3, #4
 800378c:	4619      	mov	r1, r3
 800378e:	4610      	mov	r0, r2
 8003790:	f000 f9e0 	bl	8003b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2201      	movs	r2, #1
 80037e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
	...

08003814 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b01      	cmp	r3, #1
 8003826:	d001      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e04f      	b.n	80038cc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2202      	movs	r2, #2
 8003830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0201 	orr.w	r2, r2, #1
 8003842:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a23      	ldr	r2, [pc, #140]	@ (80038d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d01d      	beq.n	800388a <HAL_TIM_Base_Start_IT+0x76>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003856:	d018      	beq.n	800388a <HAL_TIM_Base_Start_IT+0x76>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a1f      	ldr	r2, [pc, #124]	@ (80038dc <HAL_TIM_Base_Start_IT+0xc8>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d013      	beq.n	800388a <HAL_TIM_Base_Start_IT+0x76>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a1e      	ldr	r2, [pc, #120]	@ (80038e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d00e      	beq.n	800388a <HAL_TIM_Base_Start_IT+0x76>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1c      	ldr	r2, [pc, #112]	@ (80038e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d009      	beq.n	800388a <HAL_TIM_Base_Start_IT+0x76>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a1b      	ldr	r2, [pc, #108]	@ (80038e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d004      	beq.n	800388a <HAL_TIM_Base_Start_IT+0x76>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a19      	ldr	r2, [pc, #100]	@ (80038ec <HAL_TIM_Base_Start_IT+0xd8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d115      	bne.n	80038b6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689a      	ldr	r2, [r3, #8]
 8003890:	4b17      	ldr	r3, [pc, #92]	@ (80038f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003892:	4013      	ands	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2b06      	cmp	r3, #6
 800389a:	d015      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0xb4>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a2:	d011      	beq.n	80038c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f042 0201 	orr.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b4:	e008      	b.n	80038c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f042 0201 	orr.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	e000      	b.n	80038ca <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3714      	adds	r7, #20
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	40012c00 	.word	0x40012c00
 80038dc:	40000400 	.word	0x40000400
 80038e0:	40000800 	.word	0x40000800
 80038e4:	40000c00 	.word	0x40000c00
 80038e8:	40013400 	.word	0x40013400
 80038ec:	40014000 	.word	0x40014000
 80038f0:	00010007 	.word	0x00010007

080038f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d020      	beq.n	8003958 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d01b      	beq.n	8003958 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f06f 0202 	mvn.w	r2, #2
 8003928:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f8e9 	bl	8003b16 <HAL_TIM_IC_CaptureCallback>
 8003944:	e005      	b.n	8003952 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f8db 	bl	8003b02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f8ec 	bl	8003b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	f003 0304 	and.w	r3, r3, #4
 800395e:	2b00      	cmp	r3, #0
 8003960:	d020      	beq.n	80039a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01b      	beq.n	80039a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f06f 0204 	mvn.w	r2, #4
 8003974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2202      	movs	r2, #2
 800397a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f8c3 	bl	8003b16 <HAL_TIM_IC_CaptureCallback>
 8003990:	e005      	b.n	800399e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 f8b5 	bl	8003b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 f8c6 	bl	8003b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d020      	beq.n	80039f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01b      	beq.n	80039f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0208 	mvn.w	r2, #8
 80039c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2204      	movs	r2, #4
 80039c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f89d 	bl	8003b16 <HAL_TIM_IC_CaptureCallback>
 80039dc:	e005      	b.n	80039ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f88f 	bl	8003b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f8a0 	bl	8003b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f003 0310 	and.w	r3, r3, #16
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d020      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d01b      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0210 	mvn.w	r2, #16
 8003a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2208      	movs	r2, #8
 8003a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f877 	bl	8003b16 <HAL_TIM_IC_CaptureCallback>
 8003a28:	e005      	b.n	8003a36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 f869 	bl	8003b02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f87a 	bl	8003b2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00c      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d007      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0201 	mvn.w	r2, #1
 8003a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f7fc ff6c 	bl	8000938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d104      	bne.n	8003a74 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00c      	beq.n	8003a8e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d007      	beq.n	8003a8e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f90d 	bl	8003ca8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00c      	beq.n	8003ab2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d007      	beq.n	8003ab2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 f905 	bl	8003cbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00c      	beq.n	8003ad6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d007      	beq.n	8003ad6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 f834 	bl	8003b3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	f003 0320 	and.w	r3, r3, #32
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00c      	beq.n	8003afa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d007      	beq.n	8003afa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f06f 0220 	mvn.w	r2, #32
 8003af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f8cd 	bl	8003c94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003afa:	bf00      	nop
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b083      	sub	sp, #12
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b0a:	bf00      	nop
 8003b0c:	370c      	adds	r7, #12
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b083      	sub	sp, #12
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b1e:	bf00      	nop
 8003b20:	370c      	adds	r7, #12
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b32:	bf00      	nop
 8003b34:	370c      	adds	r7, #12
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr

08003b3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
	...

08003b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a43      	ldr	r2, [pc, #268]	@ (8003c74 <TIM_Base_SetConfig+0x120>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d013      	beq.n	8003b94 <TIM_Base_SetConfig+0x40>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b72:	d00f      	beq.n	8003b94 <TIM_Base_SetConfig+0x40>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	4a40      	ldr	r2, [pc, #256]	@ (8003c78 <TIM_Base_SetConfig+0x124>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d00b      	beq.n	8003b94 <TIM_Base_SetConfig+0x40>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a3f      	ldr	r2, [pc, #252]	@ (8003c7c <TIM_Base_SetConfig+0x128>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d007      	beq.n	8003b94 <TIM_Base_SetConfig+0x40>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a3e      	ldr	r2, [pc, #248]	@ (8003c80 <TIM_Base_SetConfig+0x12c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d003      	beq.n	8003b94 <TIM_Base_SetConfig+0x40>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a3d      	ldr	r2, [pc, #244]	@ (8003c84 <TIM_Base_SetConfig+0x130>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d108      	bne.n	8003ba6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	68fa      	ldr	r2, [r7, #12]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a32      	ldr	r2, [pc, #200]	@ (8003c74 <TIM_Base_SetConfig+0x120>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d01f      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bb4:	d01b      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a2f      	ldr	r2, [pc, #188]	@ (8003c78 <TIM_Base_SetConfig+0x124>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d017      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a2e      	ldr	r2, [pc, #184]	@ (8003c7c <TIM_Base_SetConfig+0x128>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8003c80 <TIM_Base_SetConfig+0x12c>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00f      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a2c      	ldr	r2, [pc, #176]	@ (8003c84 <TIM_Base_SetConfig+0x130>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d00b      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8003c88 <TIM_Base_SetConfig+0x134>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d007      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a2a      	ldr	r2, [pc, #168]	@ (8003c8c <TIM_Base_SetConfig+0x138>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d003      	beq.n	8003bee <TIM_Base_SetConfig+0x9a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a29      	ldr	r2, [pc, #164]	@ (8003c90 <TIM_Base_SetConfig+0x13c>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d108      	bne.n	8003c00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	695b      	ldr	r3, [r3, #20]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	689a      	ldr	r2, [r3, #8]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a14      	ldr	r2, [pc, #80]	@ (8003c74 <TIM_Base_SetConfig+0x120>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00f      	beq.n	8003c46 <TIM_Base_SetConfig+0xf2>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a16      	ldr	r2, [pc, #88]	@ (8003c84 <TIM_Base_SetConfig+0x130>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d00b      	beq.n	8003c46 <TIM_Base_SetConfig+0xf2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a15      	ldr	r2, [pc, #84]	@ (8003c88 <TIM_Base_SetConfig+0x134>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d007      	beq.n	8003c46 <TIM_Base_SetConfig+0xf2>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a14      	ldr	r2, [pc, #80]	@ (8003c8c <TIM_Base_SetConfig+0x138>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d003      	beq.n	8003c46 <TIM_Base_SetConfig+0xf2>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a13      	ldr	r2, [pc, #76]	@ (8003c90 <TIM_Base_SetConfig+0x13c>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d103      	bne.n	8003c4e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	691a      	ldr	r2, [r3, #16]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f043 0204 	orr.w	r2, r3, #4
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	68fa      	ldr	r2, [r7, #12]
 8003c64:	601a      	str	r2, [r3, #0]
}
 8003c66:	bf00      	nop
 8003c68:	3714      	adds	r7, #20
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	40012c00 	.word	0x40012c00
 8003c78:	40000400 	.word	0x40000400
 8003c7c:	40000800 	.word	0x40000800
 8003c80:	40000c00 	.word	0x40000c00
 8003c84:	40013400 	.word	0x40013400
 8003c88:	40014000 	.word	0x40014000
 8003c8c:	40014400 	.word	0x40014400
 8003c90:	40014800 	.word	0x40014800

08003c94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e040      	b.n	8003d64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d106      	bne.n	8003cf8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7fd f862 	bl	8000dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2224      	movs	r2, #36	@ 0x24
 8003cfc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0201 	bic.w	r2, r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 fae0 	bl	80042dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 f825 	bl	8003d6c <UART_SetConfig>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d101      	bne.n	8003d2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e01b      	b.n	8003d64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689a      	ldr	r2, [r3, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 fb5f 	bl	8004420 <UART_CheckIdleState>
 8003d62:	4603      	mov	r3, r0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d70:	b08a      	sub	sp, #40	@ 0x28
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	431a      	orrs	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	431a      	orrs	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	4ba4      	ldr	r3, [pc, #656]	@ (800402c <UART_SetConfig+0x2c0>)
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	68fa      	ldr	r2, [r7, #12]
 8003da0:	6812      	ldr	r2, [r2, #0]
 8003da2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003da4:	430b      	orrs	r3, r1
 8003da6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a99      	ldr	r2, [pc, #612]	@ (8004030 <UART_SetConfig+0x2c4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d004      	beq.n	8003dd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003de8:	430a      	orrs	r2, r1
 8003dea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a90      	ldr	r2, [pc, #576]	@ (8004034 <UART_SetConfig+0x2c8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d126      	bne.n	8003e44 <UART_SetConfig+0xd8>
 8003df6:	4b90      	ldr	r3, [pc, #576]	@ (8004038 <UART_SetConfig+0x2cc>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfc:	f003 0303 	and.w	r3, r3, #3
 8003e00:	2b03      	cmp	r3, #3
 8003e02:	d81b      	bhi.n	8003e3c <UART_SetConfig+0xd0>
 8003e04:	a201      	add	r2, pc, #4	@ (adr r2, 8003e0c <UART_SetConfig+0xa0>)
 8003e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0a:	bf00      	nop
 8003e0c:	08003e1d 	.word	0x08003e1d
 8003e10:	08003e2d 	.word	0x08003e2d
 8003e14:	08003e25 	.word	0x08003e25
 8003e18:	08003e35 	.word	0x08003e35
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e22:	e116      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003e24:	2302      	movs	r3, #2
 8003e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e2a:	e112      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003e2c:	2304      	movs	r3, #4
 8003e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e32:	e10e      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003e34:	2308      	movs	r3, #8
 8003e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3a:	e10a      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003e3c:	2310      	movs	r3, #16
 8003e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e42:	e106      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a7c      	ldr	r2, [pc, #496]	@ (800403c <UART_SetConfig+0x2d0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d138      	bne.n	8003ec0 <UART_SetConfig+0x154>
 8003e4e:	4b7a      	ldr	r3, [pc, #488]	@ (8004038 <UART_SetConfig+0x2cc>)
 8003e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e54:	f003 030c 	and.w	r3, r3, #12
 8003e58:	2b0c      	cmp	r3, #12
 8003e5a:	d82d      	bhi.n	8003eb8 <UART_SetConfig+0x14c>
 8003e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e64 <UART_SetConfig+0xf8>)
 8003e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e62:	bf00      	nop
 8003e64:	08003e99 	.word	0x08003e99
 8003e68:	08003eb9 	.word	0x08003eb9
 8003e6c:	08003eb9 	.word	0x08003eb9
 8003e70:	08003eb9 	.word	0x08003eb9
 8003e74:	08003ea9 	.word	0x08003ea9
 8003e78:	08003eb9 	.word	0x08003eb9
 8003e7c:	08003eb9 	.word	0x08003eb9
 8003e80:	08003eb9 	.word	0x08003eb9
 8003e84:	08003ea1 	.word	0x08003ea1
 8003e88:	08003eb9 	.word	0x08003eb9
 8003e8c:	08003eb9 	.word	0x08003eb9
 8003e90:	08003eb9 	.word	0x08003eb9
 8003e94:	08003eb1 	.word	0x08003eb1
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e9e:	e0d8      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003ea0:	2302      	movs	r3, #2
 8003ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea6:	e0d4      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eae:	e0d0      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003eb0:	2308      	movs	r3, #8
 8003eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eb6:	e0cc      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003eb8:	2310      	movs	r3, #16
 8003eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ebe:	e0c8      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a5e      	ldr	r2, [pc, #376]	@ (8004040 <UART_SetConfig+0x2d4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d125      	bne.n	8003f16 <UART_SetConfig+0x1aa>
 8003eca:	4b5b      	ldr	r3, [pc, #364]	@ (8004038 <UART_SetConfig+0x2cc>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003ed4:	2b30      	cmp	r3, #48	@ 0x30
 8003ed6:	d016      	beq.n	8003f06 <UART_SetConfig+0x19a>
 8003ed8:	2b30      	cmp	r3, #48	@ 0x30
 8003eda:	d818      	bhi.n	8003f0e <UART_SetConfig+0x1a2>
 8003edc:	2b20      	cmp	r3, #32
 8003ede:	d00a      	beq.n	8003ef6 <UART_SetConfig+0x18a>
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	d814      	bhi.n	8003f0e <UART_SetConfig+0x1a2>
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d002      	beq.n	8003eee <UART_SetConfig+0x182>
 8003ee8:	2b10      	cmp	r3, #16
 8003eea:	d008      	beq.n	8003efe <UART_SetConfig+0x192>
 8003eec:	e00f      	b.n	8003f0e <UART_SetConfig+0x1a2>
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ef4:	e0ad      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003efc:	e0a9      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003efe:	2304      	movs	r3, #4
 8003f00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f04:	e0a5      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f06:	2308      	movs	r3, #8
 8003f08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0c:	e0a1      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f0e:	2310      	movs	r3, #16
 8003f10:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f14:	e09d      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a4a      	ldr	r2, [pc, #296]	@ (8004044 <UART_SetConfig+0x2d8>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d125      	bne.n	8003f6c <UART_SetConfig+0x200>
 8003f20:	4b45      	ldr	r3, [pc, #276]	@ (8004038 <UART_SetConfig+0x2cc>)
 8003f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f2c:	d016      	beq.n	8003f5c <UART_SetConfig+0x1f0>
 8003f2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003f30:	d818      	bhi.n	8003f64 <UART_SetConfig+0x1f8>
 8003f32:	2b80      	cmp	r3, #128	@ 0x80
 8003f34:	d00a      	beq.n	8003f4c <UART_SetConfig+0x1e0>
 8003f36:	2b80      	cmp	r3, #128	@ 0x80
 8003f38:	d814      	bhi.n	8003f64 <UART_SetConfig+0x1f8>
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <UART_SetConfig+0x1d8>
 8003f3e:	2b40      	cmp	r3, #64	@ 0x40
 8003f40:	d008      	beq.n	8003f54 <UART_SetConfig+0x1e8>
 8003f42:	e00f      	b.n	8003f64 <UART_SetConfig+0x1f8>
 8003f44:	2300      	movs	r3, #0
 8003f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f4a:	e082      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f52:	e07e      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f54:	2304      	movs	r3, #4
 8003f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5a:	e07a      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f5c:	2308      	movs	r3, #8
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f62:	e076      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f64:	2310      	movs	r3, #16
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6a:	e072      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a35      	ldr	r2, [pc, #212]	@ (8004048 <UART_SetConfig+0x2dc>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d12a      	bne.n	8003fcc <UART_SetConfig+0x260>
 8003f76:	4b30      	ldr	r3, [pc, #192]	@ (8004038 <UART_SetConfig+0x2cc>)
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f84:	d01a      	beq.n	8003fbc <UART_SetConfig+0x250>
 8003f86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f8a:	d81b      	bhi.n	8003fc4 <UART_SetConfig+0x258>
 8003f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f90:	d00c      	beq.n	8003fac <UART_SetConfig+0x240>
 8003f92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f96:	d815      	bhi.n	8003fc4 <UART_SetConfig+0x258>
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d003      	beq.n	8003fa4 <UART_SetConfig+0x238>
 8003f9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fa0:	d008      	beq.n	8003fb4 <UART_SetConfig+0x248>
 8003fa2:	e00f      	b.n	8003fc4 <UART_SetConfig+0x258>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003faa:	e052      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003fac:	2302      	movs	r3, #2
 8003fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fb2:	e04e      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fba:	e04a      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003fbc:	2308      	movs	r3, #8
 8003fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fc2:	e046      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003fc4:	2310      	movs	r3, #16
 8003fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003fca:	e042      	b.n	8004052 <UART_SetConfig+0x2e6>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a17      	ldr	r2, [pc, #92]	@ (8004030 <UART_SetConfig+0x2c4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d13a      	bne.n	800404c <UART_SetConfig+0x2e0>
 8003fd6:	4b18      	ldr	r3, [pc, #96]	@ (8004038 <UART_SetConfig+0x2cc>)
 8003fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fdc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003fe0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fe4:	d01a      	beq.n	800401c <UART_SetConfig+0x2b0>
 8003fe6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003fea:	d81b      	bhi.n	8004024 <UART_SetConfig+0x2b8>
 8003fec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ff0:	d00c      	beq.n	800400c <UART_SetConfig+0x2a0>
 8003ff2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ff6:	d815      	bhi.n	8004024 <UART_SetConfig+0x2b8>
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d003      	beq.n	8004004 <UART_SetConfig+0x298>
 8003ffc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004000:	d008      	beq.n	8004014 <UART_SetConfig+0x2a8>
 8004002:	e00f      	b.n	8004024 <UART_SetConfig+0x2b8>
 8004004:	2300      	movs	r3, #0
 8004006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800400a:	e022      	b.n	8004052 <UART_SetConfig+0x2e6>
 800400c:	2302      	movs	r3, #2
 800400e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004012:	e01e      	b.n	8004052 <UART_SetConfig+0x2e6>
 8004014:	2304      	movs	r3, #4
 8004016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800401a:	e01a      	b.n	8004052 <UART_SetConfig+0x2e6>
 800401c:	2308      	movs	r3, #8
 800401e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004022:	e016      	b.n	8004052 <UART_SetConfig+0x2e6>
 8004024:	2310      	movs	r3, #16
 8004026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800402a:	e012      	b.n	8004052 <UART_SetConfig+0x2e6>
 800402c:	efff69f3 	.word	0xefff69f3
 8004030:	40008000 	.word	0x40008000
 8004034:	40013800 	.word	0x40013800
 8004038:	40021000 	.word	0x40021000
 800403c:	40004400 	.word	0x40004400
 8004040:	40004800 	.word	0x40004800
 8004044:	40004c00 	.word	0x40004c00
 8004048:	40005000 	.word	0x40005000
 800404c:	2310      	movs	r3, #16
 800404e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a9f      	ldr	r2, [pc, #636]	@ (80042d4 <UART_SetConfig+0x568>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d17a      	bne.n	8004152 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800405c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004060:	2b08      	cmp	r3, #8
 8004062:	d824      	bhi.n	80040ae <UART_SetConfig+0x342>
 8004064:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <UART_SetConfig+0x300>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	08004091 	.word	0x08004091
 8004070:	080040af 	.word	0x080040af
 8004074:	08004099 	.word	0x08004099
 8004078:	080040af 	.word	0x080040af
 800407c:	0800409f 	.word	0x0800409f
 8004080:	080040af 	.word	0x080040af
 8004084:	080040af 	.word	0x080040af
 8004088:	080040af 	.word	0x080040af
 800408c:	080040a7 	.word	0x080040a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004090:	f7fe fa66 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8004094:	61f8      	str	r0, [r7, #28]
        break;
 8004096:	e010      	b.n	80040ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004098:	4b8f      	ldr	r3, [pc, #572]	@ (80042d8 <UART_SetConfig+0x56c>)
 800409a:	61fb      	str	r3, [r7, #28]
        break;
 800409c:	e00d      	b.n	80040ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800409e:	f7fe f9c7 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 80040a2:	61f8      	str	r0, [r7, #28]
        break;
 80040a4:	e009      	b.n	80040ba <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040aa:	61fb      	str	r3, [r7, #28]
        break;
 80040ac:	e005      	b.n	80040ba <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80040ae:	2300      	movs	r3, #0
 80040b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80040b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 80fb 	beq.w	80042b8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	005b      	lsls	r3, r3, #1
 80040ca:	4413      	add	r3, r2
 80040cc:	69fa      	ldr	r2, [r7, #28]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d305      	bcc.n	80040de <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80040d8:	69fa      	ldr	r2, [r7, #28]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d903      	bls.n	80040e6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040e4:	e0e8      	b.n	80042b8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	2200      	movs	r2, #0
 80040ea:	461c      	mov	r4, r3
 80040ec:	4615      	mov	r5, r2
 80040ee:	f04f 0200 	mov.w	r2, #0
 80040f2:	f04f 0300 	mov.w	r3, #0
 80040f6:	022b      	lsls	r3, r5, #8
 80040f8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80040fc:	0222      	lsls	r2, r4, #8
 80040fe:	68f9      	ldr	r1, [r7, #12]
 8004100:	6849      	ldr	r1, [r1, #4]
 8004102:	0849      	lsrs	r1, r1, #1
 8004104:	2000      	movs	r0, #0
 8004106:	4688      	mov	r8, r1
 8004108:	4681      	mov	r9, r0
 800410a:	eb12 0a08 	adds.w	sl, r2, r8
 800410e:	eb43 0b09 	adc.w	fp, r3, r9
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	603b      	str	r3, [r7, #0]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004120:	4650      	mov	r0, sl
 8004122:	4659      	mov	r1, fp
 8004124:	f7fc f854 	bl	80001d0 <__aeabi_uldivmod>
 8004128:	4602      	mov	r2, r0
 800412a:	460b      	mov	r3, r1
 800412c:	4613      	mov	r3, r2
 800412e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004136:	d308      	bcc.n	800414a <UART_SetConfig+0x3de>
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800413e:	d204      	bcs.n	800414a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	60da      	str	r2, [r3, #12]
 8004148:	e0b6      	b.n	80042b8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004150:	e0b2      	b.n	80042b8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800415a:	d15e      	bne.n	800421a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800415c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004160:	2b08      	cmp	r3, #8
 8004162:	d828      	bhi.n	80041b6 <UART_SetConfig+0x44a>
 8004164:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <UART_SetConfig+0x400>)
 8004166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416a:	bf00      	nop
 800416c:	08004191 	.word	0x08004191
 8004170:	08004199 	.word	0x08004199
 8004174:	080041a1 	.word	0x080041a1
 8004178:	080041b7 	.word	0x080041b7
 800417c:	080041a7 	.word	0x080041a7
 8004180:	080041b7 	.word	0x080041b7
 8004184:	080041b7 	.word	0x080041b7
 8004188:	080041b7 	.word	0x080041b7
 800418c:	080041af 	.word	0x080041af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004190:	f7fe f9e6 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8004194:	61f8      	str	r0, [r7, #28]
        break;
 8004196:	e014      	b.n	80041c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004198:	f7fe f9f8 	bl	800258c <HAL_RCC_GetPCLK2Freq>
 800419c:	61f8      	str	r0, [r7, #28]
        break;
 800419e:	e010      	b.n	80041c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041a0:	4b4d      	ldr	r3, [pc, #308]	@ (80042d8 <UART_SetConfig+0x56c>)
 80041a2:	61fb      	str	r3, [r7, #28]
        break;
 80041a4:	e00d      	b.n	80041c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041a6:	f7fe f943 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 80041aa:	61f8      	str	r0, [r7, #28]
        break;
 80041ac:	e009      	b.n	80041c2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041b2:	61fb      	str	r3, [r7, #28]
        break;
 80041b4:	e005      	b.n	80041c2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d077      	beq.n	80042b8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	005a      	lsls	r2, r3, #1
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	085b      	lsrs	r3, r3, #1
 80041d2:	441a      	add	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041dc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	2b0f      	cmp	r3, #15
 80041e2:	d916      	bls.n	8004212 <UART_SetConfig+0x4a6>
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ea:	d212      	bcs.n	8004212 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	f023 030f 	bic.w	r3, r3, #15
 80041f4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	085b      	lsrs	r3, r3, #1
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	b29a      	uxth	r2, r3
 8004202:	8afb      	ldrh	r3, [r7, #22]
 8004204:	4313      	orrs	r3, r2
 8004206:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	8afa      	ldrh	r2, [r7, #22]
 800420e:	60da      	str	r2, [r3, #12]
 8004210:	e052      	b.n	80042b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004218:	e04e      	b.n	80042b8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800421a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800421e:	2b08      	cmp	r3, #8
 8004220:	d827      	bhi.n	8004272 <UART_SetConfig+0x506>
 8004222:	a201      	add	r2, pc, #4	@ (adr r2, 8004228 <UART_SetConfig+0x4bc>)
 8004224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004228:	0800424d 	.word	0x0800424d
 800422c:	08004255 	.word	0x08004255
 8004230:	0800425d 	.word	0x0800425d
 8004234:	08004273 	.word	0x08004273
 8004238:	08004263 	.word	0x08004263
 800423c:	08004273 	.word	0x08004273
 8004240:	08004273 	.word	0x08004273
 8004244:	08004273 	.word	0x08004273
 8004248:	0800426b 	.word	0x0800426b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800424c:	f7fe f988 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 8004250:	61f8      	str	r0, [r7, #28]
        break;
 8004252:	e014      	b.n	800427e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004254:	f7fe f99a 	bl	800258c <HAL_RCC_GetPCLK2Freq>
 8004258:	61f8      	str	r0, [r7, #28]
        break;
 800425a:	e010      	b.n	800427e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800425c:	4b1e      	ldr	r3, [pc, #120]	@ (80042d8 <UART_SetConfig+0x56c>)
 800425e:	61fb      	str	r3, [r7, #28]
        break;
 8004260:	e00d      	b.n	800427e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004262:	f7fe f8e5 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 8004266:	61f8      	str	r0, [r7, #28]
        break;
 8004268:	e009      	b.n	800427e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800426a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800426e:	61fb      	str	r3, [r7, #28]
        break;
 8004270:	e005      	b.n	800427e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004272:	2300      	movs	r3, #0
 8004274:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800427c:	bf00      	nop
    }

    if (pclk != 0U)
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d019      	beq.n	80042b8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	085a      	lsrs	r2, r3, #1
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	441a      	add	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	fbb2 f3f3 	udiv	r3, r2, r3
 8004296:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	2b0f      	cmp	r3, #15
 800429c:	d909      	bls.n	80042b2 <UART_SetConfig+0x546>
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042a4:	d205      	bcs.n	80042b2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	60da      	str	r2, [r3, #12]
 80042b0:	e002      	b.n	80042b8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2200      	movs	r2, #0
 80042c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80042c4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3728      	adds	r7, #40	@ 0x28
 80042cc:	46bd      	mov	sp, r7
 80042ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042d2:	bf00      	nop
 80042d4:	40008000 	.word	0x40008000
 80042d8:	00f42400 	.word	0x00f42400

080042dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	f003 0308 	and.w	r3, r3, #8
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00a      	beq.n	8004306 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d00a      	beq.n	8004328 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432c:	f003 0302 	and.w	r3, r3, #2
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00a      	beq.n	800434a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004370:	f003 0310 	and.w	r3, r3, #16
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00a      	beq.n	800438e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004392:	f003 0320 	and.w	r3, r3, #32
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d01a      	beq.n	80043f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043da:	d10a      	bne.n	80043f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	430a      	orrs	r2, r1
 80043f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00a      	beq.n	8004414 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	430a      	orrs	r2, r1
 8004412:	605a      	str	r2, [r3, #4]
  }
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b098      	sub	sp, #96	@ 0x60
 8004424:	af02      	add	r7, sp, #8
 8004426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004430:	f7fc ffea 	bl	8001408 <HAL_GetTick>
 8004434:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b08      	cmp	r3, #8
 8004442:	d12e      	bne.n	80044a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004444:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800444c:	2200      	movs	r2, #0
 800444e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f88c 	bl	8004570 <UART_WaitOnFlagUntilTimeout>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d021      	beq.n	80044a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800446c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800446e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004472:	653b      	str	r3, [r7, #80]	@ 0x50
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	461a      	mov	r2, r3
 800447a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800447c:	647b      	str	r3, [r7, #68]	@ 0x44
 800447e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004480:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004482:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004484:	e841 2300 	strex	r3, r2, [r1]
 8004488:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800448a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800448c:	2b00      	cmp	r3, #0
 800448e:	d1e6      	bne.n	800445e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e062      	b.n	8004568 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b04      	cmp	r3, #4
 80044ae:	d149      	bne.n	8004544 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044b8:	2200      	movs	r2, #0
 80044ba:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f856 	bl	8004570 <UART_WaitOnFlagUntilTimeout>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d03c      	beq.n	8004544 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d2:	e853 3f00 	ldrex	r3, [r3]
 80044d6:	623b      	str	r3, [r7, #32]
   return(result);
 80044d8:	6a3b      	ldr	r3, [r7, #32]
 80044da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	461a      	mov	r2, r3
 80044e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044f0:	e841 2300 	strex	r3, r2, [r1]
 80044f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1e6      	bne.n	80044ca <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3308      	adds	r3, #8
 8004502:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	e853 3f00 	ldrex	r3, [r3]
 800450a:	60fb      	str	r3, [r7, #12]
   return(result);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f023 0301 	bic.w	r3, r3, #1
 8004512:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	3308      	adds	r3, #8
 800451a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800451c:	61fa      	str	r2, [r7, #28]
 800451e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004520:	69b9      	ldr	r1, [r7, #24]
 8004522:	69fa      	ldr	r2, [r7, #28]
 8004524:	e841 2300 	strex	r3, r2, [r1]
 8004528:	617b      	str	r3, [r7, #20]
   return(result);
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e5      	bne.n	80044fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2220      	movs	r2, #32
 8004534:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e011      	b.n	8004568 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2220      	movs	r2, #32
 8004548:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2220      	movs	r2, #32
 800454e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3758      	adds	r7, #88	@ 0x58
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	4613      	mov	r3, r2
 800457e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004580:	e04f      	b.n	8004622 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004588:	d04b      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800458a:	f7fc ff3d 	bl	8001408 <HAL_GetTick>
 800458e:	4602      	mov	r2, r0
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	429a      	cmp	r2, r3
 8004598:	d302      	bcc.n	80045a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800459a:	69bb      	ldr	r3, [r7, #24]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e04e      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d037      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	2b80      	cmp	r3, #128	@ 0x80
 80045b6:	d034      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b40      	cmp	r3, #64	@ 0x40
 80045bc:	d031      	beq.n	8004622 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	69db      	ldr	r3, [r3, #28]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d110      	bne.n	80045ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2208      	movs	r2, #8
 80045d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045d4:	68f8      	ldr	r0, [r7, #12]
 80045d6:	f000 f838 	bl	800464a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2208      	movs	r2, #8
 80045de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e029      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	69db      	ldr	r3, [r3, #28]
 80045f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045fc:	d111      	bne.n	8004622 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004606:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 f81e 	bl	800464a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2220      	movs	r2, #32
 8004612:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e00f      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	69da      	ldr	r2, [r3, #28]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	4013      	ands	r3, r2
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	429a      	cmp	r2, r3
 8004630:	bf0c      	ite	eq
 8004632:	2301      	moveq	r3, #1
 8004634:	2300      	movne	r3, #0
 8004636:	b2db      	uxtb	r3, r3
 8004638:	461a      	mov	r2, r3
 800463a:	79fb      	ldrb	r3, [r7, #7]
 800463c:	429a      	cmp	r2, r3
 800463e:	d0a0      	beq.n	8004582 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800464a:	b480      	push	{r7}
 800464c:	b095      	sub	sp, #84	@ 0x54
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800465a:	e853 3f00 	ldrex	r3, [r3]
 800465e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004662:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004666:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	461a      	mov	r2, r3
 800466e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004670:	643b      	str	r3, [r7, #64]	@ 0x40
 8004672:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004674:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004676:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004678:	e841 2300 	strex	r3, r2, [r1]
 800467c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800467e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1e6      	bne.n	8004652 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	3308      	adds	r3, #8
 800468a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468c:	6a3b      	ldr	r3, [r7, #32]
 800468e:	e853 3f00 	ldrex	r3, [r3]
 8004692:	61fb      	str	r3, [r7, #28]
   return(result);
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f023 0301 	bic.w	r3, r3, #1
 800469a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3308      	adds	r3, #8
 80046a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046ac:	e841 2300 	strex	r3, r2, [r1]
 80046b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1e5      	bne.n	8004684 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d118      	bne.n	80046f2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	e853 3f00 	ldrex	r3, [r3]
 80046cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f023 0310 	bic.w	r3, r3, #16
 80046d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046de:	61bb      	str	r3, [r7, #24]
 80046e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e2:	6979      	ldr	r1, [r7, #20]
 80046e4:	69ba      	ldr	r2, [r7, #24]
 80046e6:	e841 2300 	strex	r3, r2, [r1]
 80046ea:	613b      	str	r3, [r7, #16]
   return(result);
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d1e6      	bne.n	80046c0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004706:	bf00      	nop
 8004708:	3754      	adds	r7, #84	@ 0x54
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
	...

08004714 <__NVIC_SetPriority>:
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	4603      	mov	r3, r0
 800471c:	6039      	str	r1, [r7, #0]
 800471e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004724:	2b00      	cmp	r3, #0
 8004726:	db0a      	blt.n	800473e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	b2da      	uxtb	r2, r3
 800472c:	490c      	ldr	r1, [pc, #48]	@ (8004760 <__NVIC_SetPriority+0x4c>)
 800472e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004732:	0112      	lsls	r2, r2, #4
 8004734:	b2d2      	uxtb	r2, r2
 8004736:	440b      	add	r3, r1
 8004738:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800473c:	e00a      	b.n	8004754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	b2da      	uxtb	r2, r3
 8004742:	4908      	ldr	r1, [pc, #32]	@ (8004764 <__NVIC_SetPriority+0x50>)
 8004744:	79fb      	ldrb	r3, [r7, #7]
 8004746:	f003 030f 	and.w	r3, r3, #15
 800474a:	3b04      	subs	r3, #4
 800474c:	0112      	lsls	r2, r2, #4
 800474e:	b2d2      	uxtb	r2, r2
 8004750:	440b      	add	r3, r1
 8004752:	761a      	strb	r2, [r3, #24]
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	e000e100 	.word	0xe000e100
 8004764:	e000ed00 	.word	0xe000ed00

08004768 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800476c:	4b05      	ldr	r3, [pc, #20]	@ (8004784 <SysTick_Handler+0x1c>)
 800476e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004770:	f001 fd46 	bl	8006200 <xTaskGetSchedulerState>
 8004774:	4603      	mov	r3, r0
 8004776:	2b01      	cmp	r3, #1
 8004778:	d001      	beq.n	800477e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800477a:	f002 fb3d 	bl	8006df8 <xPortSysTickHandler>
  }
}
 800477e:	bf00      	nop
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	e000e010 	.word	0xe000e010

08004788 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800478c:	2100      	movs	r1, #0
 800478e:	f06f 0004 	mvn.w	r0, #4
 8004792:	f7ff ffbf 	bl	8004714 <__NVIC_SetPriority>
#endif
}
 8004796:	bf00      	nop
 8004798:	bd80      	pop	{r7, pc}
	...

0800479c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047a2:	f3ef 8305 	mrs	r3, IPSR
 80047a6:	603b      	str	r3, [r7, #0]
  return(result);
 80047a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d003      	beq.n	80047b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80047ae:	f06f 0305 	mvn.w	r3, #5
 80047b2:	607b      	str	r3, [r7, #4]
 80047b4:	e00c      	b.n	80047d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80047b6:	4b0a      	ldr	r3, [pc, #40]	@ (80047e0 <osKernelInitialize+0x44>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d105      	bne.n	80047ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80047be:	4b08      	ldr	r3, [pc, #32]	@ (80047e0 <osKernelInitialize+0x44>)
 80047c0:	2201      	movs	r2, #1
 80047c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	607b      	str	r3, [r7, #4]
 80047c8:	e002      	b.n	80047d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80047ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80047ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80047d0:	687b      	ldr	r3, [r7, #4]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	370c      	adds	r7, #12
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	20000638 	.word	0x20000638

080047e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047ea:	f3ef 8305 	mrs	r3, IPSR
 80047ee:	603b      	str	r3, [r7, #0]
  return(result);
 80047f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <osKernelStart+0x1a>
    stat = osErrorISR;
 80047f6:	f06f 0305 	mvn.w	r3, #5
 80047fa:	607b      	str	r3, [r7, #4]
 80047fc:	e010      	b.n	8004820 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80047fe:	4b0b      	ldr	r3, [pc, #44]	@ (800482c <osKernelStart+0x48>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d109      	bne.n	800481a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004806:	f7ff ffbf 	bl	8004788 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800480a:	4b08      	ldr	r3, [pc, #32]	@ (800482c <osKernelStart+0x48>)
 800480c:	2202      	movs	r2, #2
 800480e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004810:	f001 f892 	bl	8005938 <vTaskStartScheduler>
      stat = osOK;
 8004814:	2300      	movs	r3, #0
 8004816:	607b      	str	r3, [r7, #4]
 8004818:	e002      	b.n	8004820 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800481a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800481e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004820:	687b      	ldr	r3, [r7, #4]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3708      	adds	r7, #8
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	20000638 	.word	0x20000638

08004830 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004830:	b580      	push	{r7, lr}
 8004832:	b08e      	sub	sp, #56	@ 0x38
 8004834:	af04      	add	r7, sp, #16
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004840:	f3ef 8305 	mrs	r3, IPSR
 8004844:	617b      	str	r3, [r7, #20]
  return(result);
 8004846:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004848:	2b00      	cmp	r3, #0
 800484a:	d17e      	bne.n	800494a <osThreadNew+0x11a>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d07b      	beq.n	800494a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004852:	2380      	movs	r3, #128	@ 0x80
 8004854:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004856:	2318      	movs	r3, #24
 8004858:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800485a:	2300      	movs	r3, #0
 800485c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800485e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004862:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d045      	beq.n	80048f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <osThreadNew+0x48>
        name = attr->name;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d002      	beq.n	8004886 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d008      	beq.n	800489e <osThreadNew+0x6e>
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	2b38      	cmp	r3, #56	@ 0x38
 8004890:	d805      	bhi.n	800489e <osThreadNew+0x6e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <osThreadNew+0x72>
        return (NULL);
 800489e:	2300      	movs	r3, #0
 80048a0:	e054      	b.n	800494c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d003      	beq.n	80048b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	695b      	ldr	r3, [r3, #20]
 80048ae:	089b      	lsrs	r3, r3, #2
 80048b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00e      	beq.n	80048d8 <osThreadNew+0xa8>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	2ba7      	cmp	r3, #167	@ 0xa7
 80048c0:	d90a      	bls.n	80048d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d006      	beq.n	80048d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d002      	beq.n	80048d8 <osThreadNew+0xa8>
        mem = 1;
 80048d2:	2301      	movs	r3, #1
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	e010      	b.n	80048fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10c      	bne.n	80048fa <osThreadNew+0xca>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	68db      	ldr	r3, [r3, #12]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d108      	bne.n	80048fa <osThreadNew+0xca>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d104      	bne.n	80048fa <osThreadNew+0xca>
          mem = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	61bb      	str	r3, [r7, #24]
 80048f4:	e001      	b.n	80048fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80048f6:	2300      	movs	r3, #0
 80048f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d110      	bne.n	8004922 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004904:	687a      	ldr	r2, [r7, #4]
 8004906:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004908:	9202      	str	r2, [sp, #8]
 800490a:	9301      	str	r3, [sp, #4]
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	6a3a      	ldr	r2, [r7, #32]
 8004914:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f000 fe1a 	bl	8005550 <xTaskCreateStatic>
 800491c:	4603      	mov	r3, r0
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	e013      	b.n	800494a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d110      	bne.n	800494a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004928:	6a3b      	ldr	r3, [r7, #32]
 800492a:	b29a      	uxth	r2, r3
 800492c:	f107 0310 	add.w	r3, r7, #16
 8004930:	9301      	str	r3, [sp, #4]
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800493a:	68f8      	ldr	r0, [r7, #12]
 800493c:	f000 fe68 	bl	8005610 <xTaskCreate>
 8004940:	4603      	mov	r3, r0
 8004942:	2b01      	cmp	r3, #1
 8004944:	d001      	beq.n	800494a <osThreadNew+0x11a>
            hTask = NULL;
 8004946:	2300      	movs	r3, #0
 8004948:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800494a:	693b      	ldr	r3, [r7, #16]
}
 800494c:	4618      	mov	r0, r3
 800494e:	3728      	adds	r7, #40	@ 0x28
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800495c:	f3ef 8305 	mrs	r3, IPSR
 8004960:	60bb      	str	r3, [r7, #8]
  return(result);
 8004962:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004964:	2b00      	cmp	r3, #0
 8004966:	d003      	beq.n	8004970 <osDelay+0x1c>
    stat = osErrorISR;
 8004968:	f06f 0305 	mvn.w	r3, #5
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	e007      	b.n	8004980 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004970:	2300      	movs	r3, #0
 8004972:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d002      	beq.n	8004980 <osDelay+0x2c>
      vTaskDelay(ticks);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 ffa6 	bl	80058cc <vTaskDelay>
    }
  }

  return (stat);
 8004980:	68fb      	ldr	r3, [r7, #12]
}
 8004982:	4618      	mov	r0, r3
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4a07      	ldr	r2, [pc, #28]	@ (80049b8 <vApplicationGetIdleTaskMemory+0x2c>)
 800499c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	4a06      	ldr	r2, [pc, #24]	@ (80049bc <vApplicationGetIdleTaskMemory+0x30>)
 80049a2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2280      	movs	r2, #128	@ 0x80
 80049a8:	601a      	str	r2, [r3, #0]
}
 80049aa:	bf00      	nop
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	2000063c 	.word	0x2000063c
 80049bc:	200006e4 	.word	0x200006e4

080049c0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4a07      	ldr	r2, [pc, #28]	@ (80049ec <vApplicationGetTimerTaskMemory+0x2c>)
 80049d0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	4a06      	ldr	r2, [pc, #24]	@ (80049f0 <vApplicationGetTimerTaskMemory+0x30>)
 80049d6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049de:	601a      	str	r2, [r3, #0]
}
 80049e0:	bf00      	nop
 80049e2:	3714      	adds	r7, #20
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	200008e4 	.word	0x200008e4
 80049f0:	2000098c 	.word	0x2000098c

080049f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f103 0208 	add.w	r2, r3, #8
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004a0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f103 0208 	add.w	r2, r3, #8
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f103 0208 	add.w	r2, r3, #8
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a42:	bf00      	nop
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr

08004a4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b085      	sub	sp, #20
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
 8004a56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	683a      	ldr	r2, [r7, #0]
 8004a78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	601a      	str	r2, [r3, #0]
}
 8004a8a:	bf00      	nop
 8004a8c:	3714      	adds	r7, #20
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr

08004a96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a96:	b480      	push	{r7}
 8004a98:	b085      	sub	sp, #20
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004aac:	d103      	bne.n	8004ab6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	60fb      	str	r3, [r7, #12]
 8004ab4:	e00c      	b.n	8004ad0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	3308      	adds	r3, #8
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	e002      	b.n	8004ac4 <vListInsert+0x2e>
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	60fb      	str	r3, [r7, #12]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68ba      	ldr	r2, [r7, #8]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d2f6      	bcs.n	8004abe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	1c5a      	adds	r2, r3, #1
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	601a      	str	r2, [r3, #0]
}
 8004afc:	bf00      	nop
 8004afe:	3714      	adds	r7, #20
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b085      	sub	sp, #20
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6892      	ldr	r2, [r2, #8]
 8004b1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6852      	ldr	r2, [r2, #4]
 8004b28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d103      	bne.n	8004b3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	1e5a      	subs	r2, r3, #1
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3714      	adds	r7, #20
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004b88:	f002 f8a6 	bl	8006cd8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b94:	68f9      	ldr	r1, [r7, #12]
 8004b96:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004b98:	fb01 f303 	mul.w	r3, r1, r3
 8004b9c:	441a      	add	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	68f9      	ldr	r1, [r7, #12]
 8004bbc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004bbe:	fb01 f303 	mul.w	r3, r1, r3
 8004bc2:	441a      	add	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	22ff      	movs	r2, #255	@ 0xff
 8004bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	22ff      	movs	r2, #255	@ 0xff
 8004bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d114      	bne.n	8004c08 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d01a      	beq.n	8004c1c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	3310      	adds	r3, #16
 8004bea:	4618      	mov	r0, r3
 8004bec:	f001 f942 	bl	8005e74 <xTaskRemoveFromEventList>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d012      	beq.n	8004c1c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8004c2c <xQueueGenericReset+0xd0>)
 8004bf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	f3bf 8f4f 	dsb	sy
 8004c02:	f3bf 8f6f 	isb	sy
 8004c06:	e009      	b.n	8004c1c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	3310      	adds	r3, #16
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff fef1 	bl	80049f4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	3324      	adds	r3, #36	@ 0x24
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7ff feec 	bl	80049f4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c1c:	f002 f88e 	bl	8006d3c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c20:	2301      	movs	r3, #1
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	e000ed04 	.word	0xe000ed04

08004c30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b08e      	sub	sp, #56	@ 0x38
 8004c34:	af02      	add	r7, sp, #8
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
 8004c3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10b      	bne.n	8004c5c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c48:	f383 8811 	msr	BASEPRI, r3
 8004c4c:	f3bf 8f6f 	isb	sy
 8004c50:	f3bf 8f4f 	dsb	sy
 8004c54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c56:	bf00      	nop
 8004c58:	bf00      	nop
 8004c5a:	e7fd      	b.n	8004c58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10b      	bne.n	8004c7a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c66:	f383 8811 	msr	BASEPRI, r3
 8004c6a:	f3bf 8f6f 	isb	sy
 8004c6e:	f3bf 8f4f 	dsb	sy
 8004c72:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c74:	bf00      	nop
 8004c76:	bf00      	nop
 8004c78:	e7fd      	b.n	8004c76 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <xQueueGenericCreateStatic+0x56>
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <xQueueGenericCreateStatic+0x5a>
 8004c86:	2301      	movs	r3, #1
 8004c88:	e000      	b.n	8004c8c <xQueueGenericCreateStatic+0x5c>
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10b      	bne.n	8004ca8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c94:	f383 8811 	msr	BASEPRI, r3
 8004c98:	f3bf 8f6f 	isb	sy
 8004c9c:	f3bf 8f4f 	dsb	sy
 8004ca0:	623b      	str	r3, [r7, #32]
}
 8004ca2:	bf00      	nop
 8004ca4:	bf00      	nop
 8004ca6:	e7fd      	b.n	8004ca4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d102      	bne.n	8004cb4 <xQueueGenericCreateStatic+0x84>
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <xQueueGenericCreateStatic+0x88>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e000      	b.n	8004cba <xQueueGenericCreateStatic+0x8a>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10b      	bne.n	8004cd6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	61fb      	str	r3, [r7, #28]
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	e7fd      	b.n	8004cd2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004cd6:	2350      	movs	r3, #80	@ 0x50
 8004cd8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b50      	cmp	r3, #80	@ 0x50
 8004cde:	d00b      	beq.n	8004cf8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	61bb      	str	r3, [r7, #24]
}
 8004cf2:	bf00      	nop
 8004cf4:	bf00      	nop
 8004cf6:	e7fd      	b.n	8004cf4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004cf8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00d      	beq.n	8004d20 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d0c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	4613      	mov	r3, r2
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	68b9      	ldr	r1, [r7, #8]
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f000 f805 	bl	8004d2a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3730      	adds	r7, #48	@ 0x30
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b084      	sub	sp, #16
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	607a      	str	r2, [r7, #4]
 8004d36:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d103      	bne.n	8004d46 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	e002      	b.n	8004d4c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004d58:	2101      	movs	r1, #1
 8004d5a:	69b8      	ldr	r0, [r7, #24]
 8004d5c:	f7ff fefe 	bl	8004b5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	78fa      	ldrb	r2, [r7, #3]
 8004d64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004d68:	bf00      	nop
 8004d6a:	3710      	adds	r7, #16
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08e      	sub	sp, #56	@ 0x38
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
 8004d7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d10b      	bne.n	8004da4 <xQueueGenericSend+0x34>
	__asm volatile
 8004d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d90:	f383 8811 	msr	BASEPRI, r3
 8004d94:	f3bf 8f6f 	isb	sy
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004d9e:	bf00      	nop
 8004da0:	bf00      	nop
 8004da2:	e7fd      	b.n	8004da0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d103      	bne.n	8004db2 <xQueueGenericSend+0x42>
 8004daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <xQueueGenericSend+0x46>
 8004db2:	2301      	movs	r3, #1
 8004db4:	e000      	b.n	8004db8 <xQueueGenericSend+0x48>
 8004db6:	2300      	movs	r3, #0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10b      	bne.n	8004dd4 <xQueueGenericSend+0x64>
	__asm volatile
 8004dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc0:	f383 8811 	msr	BASEPRI, r3
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	f3bf 8f4f 	dsb	sy
 8004dcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004dce:	bf00      	nop
 8004dd0:	bf00      	nop
 8004dd2:	e7fd      	b.n	8004dd0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d103      	bne.n	8004de2 <xQueueGenericSend+0x72>
 8004dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <xQueueGenericSend+0x76>
 8004de2:	2301      	movs	r3, #1
 8004de4:	e000      	b.n	8004de8 <xQueueGenericSend+0x78>
 8004de6:	2300      	movs	r3, #0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d10b      	bne.n	8004e04 <xQueueGenericSend+0x94>
	__asm volatile
 8004dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df0:	f383 8811 	msr	BASEPRI, r3
 8004df4:	f3bf 8f6f 	isb	sy
 8004df8:	f3bf 8f4f 	dsb	sy
 8004dfc:	623b      	str	r3, [r7, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	bf00      	nop
 8004e02:	e7fd      	b.n	8004e00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e04:	f001 f9fc 	bl	8006200 <xTaskGetSchedulerState>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d102      	bne.n	8004e14 <xQueueGenericSend+0xa4>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d101      	bne.n	8004e18 <xQueueGenericSend+0xa8>
 8004e14:	2301      	movs	r3, #1
 8004e16:	e000      	b.n	8004e1a <xQueueGenericSend+0xaa>
 8004e18:	2300      	movs	r3, #0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d10b      	bne.n	8004e36 <xQueueGenericSend+0xc6>
	__asm volatile
 8004e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e22:	f383 8811 	msr	BASEPRI, r3
 8004e26:	f3bf 8f6f 	isb	sy
 8004e2a:	f3bf 8f4f 	dsb	sy
 8004e2e:	61fb      	str	r3, [r7, #28]
}
 8004e30:	bf00      	nop
 8004e32:	bf00      	nop
 8004e34:	e7fd      	b.n	8004e32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e36:	f001 ff4f 	bl	8006cd8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d302      	bcc.n	8004e4c <xQueueGenericSend+0xdc>
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	2b02      	cmp	r3, #2
 8004e4a:	d129      	bne.n	8004ea0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004e4c:	683a      	ldr	r2, [r7, #0]
 8004e4e:	68b9      	ldr	r1, [r7, #8]
 8004e50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e52:	f000 fa0f 	bl	8005274 <prvCopyDataToQueue>
 8004e56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d010      	beq.n	8004e82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e62:	3324      	adds	r3, #36	@ 0x24
 8004e64:	4618      	mov	r0, r3
 8004e66:	f001 f805 	bl	8005e74 <xTaskRemoveFromEventList>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d013      	beq.n	8004e98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004e70:	4b3f      	ldr	r3, [pc, #252]	@ (8004f70 <xQueueGenericSend+0x200>)
 8004e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e76:	601a      	str	r2, [r3, #0]
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	e00a      	b.n	8004e98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d007      	beq.n	8004e98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004e88:	4b39      	ldr	r3, [pc, #228]	@ (8004f70 <xQueueGenericSend+0x200>)
 8004e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004e98:	f001 ff50 	bl	8006d3c <vPortExitCritical>
				return pdPASS;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e063      	b.n	8004f68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d103      	bne.n	8004eae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ea6:	f001 ff49 	bl	8006d3c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	e05c      	b.n	8004f68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d106      	bne.n	8004ec2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004eb4:	f107 0314 	add.w	r3, r7, #20
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f001 f83f 	bl	8005f3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004ec2:	f001 ff3b 	bl	8006d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004ec6:	f000 fda7 	bl	8005a18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004eca:	f001 ff05 	bl	8006cd8 <vPortEnterCritical>
 8004ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ed4:	b25b      	sxtb	r3, r3
 8004ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eda:	d103      	bne.n	8004ee4 <xQueueGenericSend+0x174>
 8004edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004eea:	b25b      	sxtb	r3, r3
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ef0:	d103      	bne.n	8004efa <xQueueGenericSend+0x18a>
 8004ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004efa:	f001 ff1f 	bl	8006d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004efe:	1d3a      	adds	r2, r7, #4
 8004f00:	f107 0314 	add.w	r3, r7, #20
 8004f04:	4611      	mov	r1, r2
 8004f06:	4618      	mov	r0, r3
 8004f08:	f001 f82e 	bl	8005f68 <xTaskCheckForTimeOut>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d124      	bne.n	8004f5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f14:	f000 faa6 	bl	8005464 <prvIsQueueFull>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d018      	beq.n	8004f50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f20:	3310      	adds	r3, #16
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	4611      	mov	r1, r2
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 ff52 	bl	8005dd0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004f2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f2e:	f000 fa31 	bl	8005394 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004f32:	f000 fd7f 	bl	8005a34 <xTaskResumeAll>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f47f af7c 	bne.w	8004e36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8004f70 <xQueueGenericSend+0x200>)
 8004f40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f44:	601a      	str	r2, [r3, #0]
 8004f46:	f3bf 8f4f 	dsb	sy
 8004f4a:	f3bf 8f6f 	isb	sy
 8004f4e:	e772      	b.n	8004e36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004f50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f52:	f000 fa1f 	bl	8005394 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f56:	f000 fd6d 	bl	8005a34 <xTaskResumeAll>
 8004f5a:	e76c      	b.n	8004e36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004f5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f5e:	f000 fa19 	bl	8005394 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f62:	f000 fd67 	bl	8005a34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004f66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3738      	adds	r7, #56	@ 0x38
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	e000ed04 	.word	0xe000ed04

08004f74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b090      	sub	sp, #64	@ 0x40
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
 8004f80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d10b      	bne.n	8004fa4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f90:	f383 8811 	msr	BASEPRI, r3
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f9e:	bf00      	nop
 8004fa0:	bf00      	nop
 8004fa2:	e7fd      	b.n	8004fa0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d103      	bne.n	8004fb2 <xQueueGenericSendFromISR+0x3e>
 8004faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <xQueueGenericSendFromISR+0x42>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <xQueueGenericSendFromISR+0x44>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10b      	bne.n	8004fd4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc0:	f383 8811 	msr	BASEPRI, r3
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004fce:	bf00      	nop
 8004fd0:	bf00      	nop
 8004fd2:	e7fd      	b.n	8004fd0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d103      	bne.n	8004fe2 <xQueueGenericSendFromISR+0x6e>
 8004fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d101      	bne.n	8004fe6 <xQueueGenericSendFromISR+0x72>
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e000      	b.n	8004fe8 <xQueueGenericSendFromISR+0x74>
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10b      	bne.n	8005004 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff0:	f383 8811 	msr	BASEPRI, r3
 8004ff4:	f3bf 8f6f 	isb	sy
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	623b      	str	r3, [r7, #32]
}
 8004ffe:	bf00      	nop
 8005000:	bf00      	nop
 8005002:	e7fd      	b.n	8005000 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005004:	f001 ff48 	bl	8006e98 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005008:	f3ef 8211 	mrs	r2, BASEPRI
 800500c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005010:	f383 8811 	msr	BASEPRI, r3
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	61fa      	str	r2, [r7, #28]
 800501e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005020:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005022:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005026:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800502a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800502c:	429a      	cmp	r2, r3
 800502e:	d302      	bcc.n	8005036 <xQueueGenericSendFromISR+0xc2>
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	2b02      	cmp	r3, #2
 8005034:	d12f      	bne.n	8005096 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005038:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800503c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005044:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	68b9      	ldr	r1, [r7, #8]
 800504a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800504c:	f000 f912 	bl	8005274 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005050:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005054:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005058:	d112      	bne.n	8005080 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800505a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800505c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505e:	2b00      	cmp	r3, #0
 8005060:	d016      	beq.n	8005090 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005064:	3324      	adds	r3, #36	@ 0x24
 8005066:	4618      	mov	r0, r3
 8005068:	f000 ff04 	bl	8005e74 <xTaskRemoveFromEventList>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00e      	beq.n	8005090 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00b      	beq.n	8005090 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	601a      	str	r2, [r3, #0]
 800507e:	e007      	b.n	8005090 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005080:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005084:	3301      	adds	r3, #1
 8005086:	b2db      	uxtb	r3, r3
 8005088:	b25a      	sxtb	r2, r3
 800508a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800508c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005090:	2301      	movs	r3, #1
 8005092:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005094:	e001      	b.n	800509a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005096:	2300      	movs	r3, #0
 8005098:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800509a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800509c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80050a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	3740      	adds	r7, #64	@ 0x40
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08c      	sub	sp, #48	@ 0x30
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80050bc:	2300      	movs	r3, #0
 80050be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80050c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d10b      	bne.n	80050e2 <xQueueReceive+0x32>
	__asm volatile
 80050ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ce:	f383 8811 	msr	BASEPRI, r3
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	f3bf 8f4f 	dsb	sy
 80050da:	623b      	str	r3, [r7, #32]
}
 80050dc:	bf00      	nop
 80050de:	bf00      	nop
 80050e0:	e7fd      	b.n	80050de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d103      	bne.n	80050f0 <xQueueReceive+0x40>
 80050e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d101      	bne.n	80050f4 <xQueueReceive+0x44>
 80050f0:	2301      	movs	r3, #1
 80050f2:	e000      	b.n	80050f6 <xQueueReceive+0x46>
 80050f4:	2300      	movs	r3, #0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d10b      	bne.n	8005112 <xQueueReceive+0x62>
	__asm volatile
 80050fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050fe:	f383 8811 	msr	BASEPRI, r3
 8005102:	f3bf 8f6f 	isb	sy
 8005106:	f3bf 8f4f 	dsb	sy
 800510a:	61fb      	str	r3, [r7, #28]
}
 800510c:	bf00      	nop
 800510e:	bf00      	nop
 8005110:	e7fd      	b.n	800510e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005112:	f001 f875 	bl	8006200 <xTaskGetSchedulerState>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d102      	bne.n	8005122 <xQueueReceive+0x72>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d101      	bne.n	8005126 <xQueueReceive+0x76>
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <xQueueReceive+0x78>
 8005126:	2300      	movs	r3, #0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10b      	bne.n	8005144 <xQueueReceive+0x94>
	__asm volatile
 800512c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
 800513c:	61bb      	str	r3, [r7, #24]
}
 800513e:	bf00      	nop
 8005140:	bf00      	nop
 8005142:	e7fd      	b.n	8005140 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005144:	f001 fdc8 	bl	8006cd8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	2b00      	cmp	r3, #0
 8005152:	d01f      	beq.n	8005194 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005154:	68b9      	ldr	r1, [r7, #8]
 8005156:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005158:	f000 f8f6 	bl	8005348 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800515c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515e:	1e5a      	subs	r2, r3, #1
 8005160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005162:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00f      	beq.n	800518c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516e:	3310      	adds	r3, #16
 8005170:	4618      	mov	r0, r3
 8005172:	f000 fe7f 	bl	8005e74 <xTaskRemoveFromEventList>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d007      	beq.n	800518c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800517c:	4b3c      	ldr	r3, [pc, #240]	@ (8005270 <xQueueReceive+0x1c0>)
 800517e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005182:	601a      	str	r2, [r3, #0]
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800518c:	f001 fdd6 	bl	8006d3c <vPortExitCritical>
				return pdPASS;
 8005190:	2301      	movs	r3, #1
 8005192:	e069      	b.n	8005268 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d103      	bne.n	80051a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800519a:	f001 fdcf 	bl	8006d3c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800519e:	2300      	movs	r3, #0
 80051a0:	e062      	b.n	8005268 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d106      	bne.n	80051b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051a8:	f107 0310 	add.w	r3, r7, #16
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 fec5 	bl	8005f3c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051b2:	2301      	movs	r3, #1
 80051b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051b6:	f001 fdc1 	bl	8006d3c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051ba:	f000 fc2d 	bl	8005a18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051be:	f001 fd8b 	bl	8006cd8 <vPortEnterCritical>
 80051c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80051c8:	b25b      	sxtb	r3, r3
 80051ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051ce:	d103      	bne.n	80051d8 <xQueueReceive+0x128>
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80051de:	b25b      	sxtb	r3, r3
 80051e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051e4:	d103      	bne.n	80051ee <xQueueReceive+0x13e>
 80051e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051ee:	f001 fda5 	bl	8006d3c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051f2:	1d3a      	adds	r2, r7, #4
 80051f4:	f107 0310 	add.w	r3, r7, #16
 80051f8:	4611      	mov	r1, r2
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 feb4 	bl	8005f68 <xTaskCheckForTimeOut>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d123      	bne.n	800524e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005206:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005208:	f000 f916 	bl	8005438 <prvIsQueueEmpty>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d017      	beq.n	8005242 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005214:	3324      	adds	r3, #36	@ 0x24
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	4611      	mov	r1, r2
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fdd8 	bl	8005dd0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005220:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005222:	f000 f8b7 	bl	8005394 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005226:	f000 fc05 	bl	8005a34 <xTaskResumeAll>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d189      	bne.n	8005144 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005230:	4b0f      	ldr	r3, [pc, #60]	@ (8005270 <xQueueReceive+0x1c0>)
 8005232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005236:	601a      	str	r2, [r3, #0]
 8005238:	f3bf 8f4f 	dsb	sy
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	e780      	b.n	8005144 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005242:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005244:	f000 f8a6 	bl	8005394 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005248:	f000 fbf4 	bl	8005a34 <xTaskResumeAll>
 800524c:	e77a      	b.n	8005144 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800524e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005250:	f000 f8a0 	bl	8005394 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005254:	f000 fbee 	bl	8005a34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005258:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800525a:	f000 f8ed 	bl	8005438 <prvIsQueueEmpty>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	f43f af6f 	beq.w	8005144 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005266:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005268:	4618      	mov	r0, r3
 800526a:	3730      	adds	r7, #48	@ 0x30
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	e000ed04 	.word	0xe000ed04

08005274 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005280:	2300      	movs	r3, #0
 8005282:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005288:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10d      	bne.n	80052ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d14d      	bne.n	8005336 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 ffcc 	bl	800623c <xTaskPriorityDisinherit>
 80052a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	609a      	str	r2, [r3, #8]
 80052ac:	e043      	b.n	8005336 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d119      	bne.n	80052e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6858      	ldr	r0, [r3, #4]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052bc:	461a      	mov	r2, r3
 80052be:	68b9      	ldr	r1, [r7, #8]
 80052c0:	f002 f8a6 	bl	8007410 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052cc:	441a      	add	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d32b      	bcc.n	8005336 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	605a      	str	r2, [r3, #4]
 80052e6:	e026      	b.n	8005336 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	68d8      	ldr	r0, [r3, #12]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f0:	461a      	mov	r2, r3
 80052f2:	68b9      	ldr	r1, [r7, #8]
 80052f4:	f002 f88c 	bl	8007410 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	68da      	ldr	r2, [r3, #12]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005300:	425b      	negs	r3, r3
 8005302:	441a      	add	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	68da      	ldr	r2, [r3, #12]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	429a      	cmp	r2, r3
 8005312:	d207      	bcs.n	8005324 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	689a      	ldr	r2, [r3, #8]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531c:	425b      	negs	r3, r3
 800531e:	441a      	add	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2b02      	cmp	r3, #2
 8005328:	d105      	bne.n	8005336 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d002      	beq.n	8005336 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	3b01      	subs	r3, #1
 8005334:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1c5a      	adds	r2, r3, #1
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800533e:	697b      	ldr	r3, [r7, #20]
}
 8005340:	4618      	mov	r0, r3
 8005342:	3718      	adds	r7, #24
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	d018      	beq.n	800538c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005362:	441a      	add	r2, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68da      	ldr	r2, [r3, #12]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	429a      	cmp	r2, r3
 8005372:	d303      	bcc.n	800537c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	68d9      	ldr	r1, [r3, #12]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005384:	461a      	mov	r2, r3
 8005386:	6838      	ldr	r0, [r7, #0]
 8005388:	f002 f842 	bl	8007410 <memcpy>
	}
}
 800538c:	bf00      	nop
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b084      	sub	sp, #16
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800539c:	f001 fc9c 	bl	8006cd8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80053a8:	e011      	b.n	80053ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d012      	beq.n	80053d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	3324      	adds	r3, #36	@ 0x24
 80053b6:	4618      	mov	r0, r3
 80053b8:	f000 fd5c 	bl	8005e74 <xTaskRemoveFromEventList>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80053c2:	f000 fe35 	bl	8006030 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80053c6:	7bfb      	ldrb	r3, [r7, #15]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80053ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	dce9      	bgt.n	80053aa <prvUnlockQueue+0x16>
 80053d6:	e000      	b.n	80053da <prvUnlockQueue+0x46>
					break;
 80053d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	22ff      	movs	r2, #255	@ 0xff
 80053de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80053e2:	f001 fcab 	bl	8006d3c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80053e6:	f001 fc77 	bl	8006cd8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80053f2:	e011      	b.n	8005418 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d012      	beq.n	8005422 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	3310      	adds	r3, #16
 8005400:	4618      	mov	r0, r3
 8005402:	f000 fd37 	bl	8005e74 <xTaskRemoveFromEventList>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d001      	beq.n	8005410 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800540c:	f000 fe10 	bl	8006030 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005410:	7bbb      	ldrb	r3, [r7, #14]
 8005412:	3b01      	subs	r3, #1
 8005414:	b2db      	uxtb	r3, r3
 8005416:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005418:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800541c:	2b00      	cmp	r3, #0
 800541e:	dce9      	bgt.n	80053f4 <prvUnlockQueue+0x60>
 8005420:	e000      	b.n	8005424 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005422:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	22ff      	movs	r2, #255	@ 0xff
 8005428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800542c:	f001 fc86 	bl	8006d3c <vPortExitCritical>
}
 8005430:	bf00      	nop
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005440:	f001 fc4a 	bl	8006cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005448:	2b00      	cmp	r3, #0
 800544a:	d102      	bne.n	8005452 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800544c:	2301      	movs	r3, #1
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	e001      	b.n	8005456 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005456:	f001 fc71 	bl	8006d3c <vPortExitCritical>

	return xReturn;
 800545a:	68fb      	ldr	r3, [r7, #12]
}
 800545c:	4618      	mov	r0, r3
 800545e:	3710      	adds	r7, #16
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800546c:	f001 fc34 	bl	8006cd8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005478:	429a      	cmp	r2, r3
 800547a:	d102      	bne.n	8005482 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800547c:	2301      	movs	r3, #1
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	e001      	b.n	8005486 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005482:	2300      	movs	r3, #0
 8005484:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005486:	f001 fc59 	bl	8006d3c <vPortExitCritical>

	return xReturn;
 800548a:	68fb      	ldr	r3, [r7, #12]
}
 800548c:	4618      	mov	r0, r3
 800548e:	3710      	adds	r7, #16
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800549e:	2300      	movs	r3, #0
 80054a0:	60fb      	str	r3, [r7, #12]
 80054a2:	e014      	b.n	80054ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80054a4:	4a0f      	ldr	r2, [pc, #60]	@ (80054e4 <vQueueAddToRegistry+0x50>)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d10b      	bne.n	80054c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80054b0:	490c      	ldr	r1, [pc, #48]	@ (80054e4 <vQueueAddToRegistry+0x50>)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	683a      	ldr	r2, [r7, #0]
 80054b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80054ba:	4a0a      	ldr	r2, [pc, #40]	@ (80054e4 <vQueueAddToRegistry+0x50>)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	4413      	add	r3, r2
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80054c6:	e006      	b.n	80054d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	3301      	adds	r3, #1
 80054cc:	60fb      	str	r3, [r7, #12]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2b07      	cmp	r3, #7
 80054d2:	d9e7      	bls.n	80054a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80054d4:	bf00      	nop
 80054d6:	bf00      	nop
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	20000d8c 	.word	0x20000d8c

080054e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80054f8:	f001 fbee 	bl	8006cd8 <vPortEnterCritical>
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005502:	b25b      	sxtb	r3, r3
 8005504:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005508:	d103      	bne.n	8005512 <vQueueWaitForMessageRestricted+0x2a>
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005518:	b25b      	sxtb	r3, r3
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800551e:	d103      	bne.n	8005528 <vQueueWaitForMessageRestricted+0x40>
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005528:	f001 fc08 	bl	8006d3c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005530:	2b00      	cmp	r3, #0
 8005532:	d106      	bne.n	8005542 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	3324      	adds	r3, #36	@ 0x24
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	68b9      	ldr	r1, [r7, #8]
 800553c:	4618      	mov	r0, r3
 800553e:	f000 fc6d 	bl	8005e1c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005542:	6978      	ldr	r0, [r7, #20]
 8005544:	f7ff ff26 	bl	8005394 <prvUnlockQueue>
	}
 8005548:	bf00      	nop
 800554a:	3718      	adds	r7, #24
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005550:	b580      	push	{r7, lr}
 8005552:	b08e      	sub	sp, #56	@ 0x38
 8005554:	af04      	add	r7, sp, #16
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
 800555c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800555e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10b      	bne.n	800557c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005568:	f383 8811 	msr	BASEPRI, r3
 800556c:	f3bf 8f6f 	isb	sy
 8005570:	f3bf 8f4f 	dsb	sy
 8005574:	623b      	str	r3, [r7, #32]
}
 8005576:	bf00      	nop
 8005578:	bf00      	nop
 800557a:	e7fd      	b.n	8005578 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800557c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10b      	bne.n	800559a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005586:	f383 8811 	msr	BASEPRI, r3
 800558a:	f3bf 8f6f 	isb	sy
 800558e:	f3bf 8f4f 	dsb	sy
 8005592:	61fb      	str	r3, [r7, #28]
}
 8005594:	bf00      	nop
 8005596:	bf00      	nop
 8005598:	e7fd      	b.n	8005596 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800559a:	23a8      	movs	r3, #168	@ 0xa8
 800559c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	2ba8      	cmp	r3, #168	@ 0xa8
 80055a2:	d00b      	beq.n	80055bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80055a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	61bb      	str	r3, [r7, #24]
}
 80055b6:	bf00      	nop
 80055b8:	bf00      	nop
 80055ba:	e7fd      	b.n	80055b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80055bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80055be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d01e      	beq.n	8005602 <xTaskCreateStatic+0xb2>
 80055c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d01b      	beq.n	8005602 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80055d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80055dc:	2300      	movs	r3, #0
 80055de:	9303      	str	r3, [sp, #12]
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	9302      	str	r3, [sp, #8]
 80055e4:	f107 0314 	add.w	r3, r7, #20
 80055e8:	9301      	str	r3, [sp, #4]
 80055ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	68b9      	ldr	r1, [r7, #8]
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f000 f851 	bl	800569c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80055fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80055fc:	f000 f8f6 	bl	80057ec <prvAddNewTaskToReadyList>
 8005600:	e001      	b.n	8005606 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005602:	2300      	movs	r3, #0
 8005604:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005606:	697b      	ldr	r3, [r7, #20]
	}
 8005608:	4618      	mov	r0, r3
 800560a:	3728      	adds	r7, #40	@ 0x28
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08c      	sub	sp, #48	@ 0x30
 8005614:	af04      	add	r7, sp, #16
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	603b      	str	r3, [r7, #0]
 800561c:	4613      	mov	r3, r2
 800561e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005620:	88fb      	ldrh	r3, [r7, #6]
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	4618      	mov	r0, r3
 8005626:	f001 fc79 	bl	8006f1c <pvPortMalloc>
 800562a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00e      	beq.n	8005650 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005632:	20a8      	movs	r0, #168	@ 0xa8
 8005634:	f001 fc72 	bl	8006f1c <pvPortMalloc>
 8005638:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d003      	beq.n	8005648 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	631a      	str	r2, [r3, #48]	@ 0x30
 8005646:	e005      	b.n	8005654 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005648:	6978      	ldr	r0, [r7, #20]
 800564a:	f001 fd35 	bl	80070b8 <vPortFree>
 800564e:	e001      	b.n	8005654 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005650:	2300      	movs	r3, #0
 8005652:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d017      	beq.n	800568a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005662:	88fa      	ldrh	r2, [r7, #6]
 8005664:	2300      	movs	r3, #0
 8005666:	9303      	str	r3, [sp, #12]
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	9302      	str	r3, [sp, #8]
 800566c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800566e:	9301      	str	r3, [sp, #4]
 8005670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	68b9      	ldr	r1, [r7, #8]
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f000 f80f 	bl	800569c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800567e:	69f8      	ldr	r0, [r7, #28]
 8005680:	f000 f8b4 	bl	80057ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005684:	2301      	movs	r3, #1
 8005686:	61bb      	str	r3, [r7, #24]
 8005688:	e002      	b.n	8005690 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800568a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800568e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005690:	69bb      	ldr	r3, [r7, #24]
	}
 8005692:	4618      	mov	r0, r3
 8005694:	3720      	adds	r7, #32
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
	...

0800569c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b088      	sub	sp, #32
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80056aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	461a      	mov	r2, r3
 80056b4:	21a5      	movs	r1, #165	@ 0xa5
 80056b6:	f001 fe1f 	bl	80072f8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80056ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80056c4:	3b01      	subs	r3, #1
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4413      	add	r3, r2
 80056ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80056cc:	69bb      	ldr	r3, [r7, #24]
 80056ce:	f023 0307 	bic.w	r3, r3, #7
 80056d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	f003 0307 	and.w	r3, r3, #7
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00b      	beq.n	80056f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80056de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e2:	f383 8811 	msr	BASEPRI, r3
 80056e6:	f3bf 8f6f 	isb	sy
 80056ea:	f3bf 8f4f 	dsb	sy
 80056ee:	617b      	str	r3, [r7, #20]
}
 80056f0:	bf00      	nop
 80056f2:	bf00      	nop
 80056f4:	e7fd      	b.n	80056f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01f      	beq.n	800573c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80056fc:	2300      	movs	r3, #0
 80056fe:	61fb      	str	r3, [r7, #28]
 8005700:	e012      	b.n	8005728 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	4413      	add	r3, r2
 8005708:	7819      	ldrb	r1, [r3, #0]
 800570a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	4413      	add	r3, r2
 8005710:	3334      	adds	r3, #52	@ 0x34
 8005712:	460a      	mov	r2, r1
 8005714:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	4413      	add	r3, r2
 800571c:	781b      	ldrb	r3, [r3, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d006      	beq.n	8005730 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	3301      	adds	r3, #1
 8005726:	61fb      	str	r3, [r7, #28]
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	2b0f      	cmp	r3, #15
 800572c:	d9e9      	bls.n	8005702 <prvInitialiseNewTask+0x66>
 800572e:	e000      	b.n	8005732 <prvInitialiseNewTask+0x96>
			{
				break;
 8005730:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005734:	2200      	movs	r2, #0
 8005736:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800573a:	e003      	b.n	8005744 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800573c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005746:	2b37      	cmp	r3, #55	@ 0x37
 8005748:	d901      	bls.n	800574e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800574a:	2337      	movs	r3, #55	@ 0x37
 800574c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005752:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005756:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005758:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800575a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800575c:	2200      	movs	r2, #0
 800575e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005762:	3304      	adds	r3, #4
 8005764:	4618      	mov	r0, r3
 8005766:	f7ff f965 	bl	8004a34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800576c:	3318      	adds	r3, #24
 800576e:	4618      	mov	r0, r3
 8005770:	f7ff f960 	bl	8004a34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005778:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800577a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005782:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005788:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800578a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578c:	2200      	movs	r2, #0
 800578e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005794:	2200      	movs	r2, #0
 8005796:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800579a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579c:	3354      	adds	r3, #84	@ 0x54
 800579e:	224c      	movs	r2, #76	@ 0x4c
 80057a0:	2100      	movs	r1, #0
 80057a2:	4618      	mov	r0, r3
 80057a4:	f001 fda8 	bl	80072f8 <memset>
 80057a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057aa:	4a0d      	ldr	r2, [pc, #52]	@ (80057e0 <prvInitialiseNewTask+0x144>)
 80057ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80057ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b0:	4a0c      	ldr	r2, [pc, #48]	@ (80057e4 <prvInitialiseNewTask+0x148>)
 80057b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80057b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b6:	4a0c      	ldr	r2, [pc, #48]	@ (80057e8 <prvInitialiseNewTask+0x14c>)
 80057b8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80057ba:	683a      	ldr	r2, [r7, #0]
 80057bc:	68f9      	ldr	r1, [r7, #12]
 80057be:	69b8      	ldr	r0, [r7, #24]
 80057c0:	f001 f95a 	bl	8006a78 <pxPortInitialiseStack>
 80057c4:	4602      	mov	r2, r0
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80057ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d002      	beq.n	80057d6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80057d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057d6:	bf00      	nop
 80057d8:	3720      	adds	r7, #32
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	200075c8 	.word	0x200075c8
 80057e4:	20007630 	.word	0x20007630
 80057e8:	20007698 	.word	0x20007698

080057ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80057f4:	f001 fa70 	bl	8006cd8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80057f8:	4b2d      	ldr	r3, [pc, #180]	@ (80058b0 <prvAddNewTaskToReadyList+0xc4>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	3301      	adds	r3, #1
 80057fe:	4a2c      	ldr	r2, [pc, #176]	@ (80058b0 <prvAddNewTaskToReadyList+0xc4>)
 8005800:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005802:	4b2c      	ldr	r3, [pc, #176]	@ (80058b4 <prvAddNewTaskToReadyList+0xc8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d109      	bne.n	800581e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800580a:	4a2a      	ldr	r2, [pc, #168]	@ (80058b4 <prvAddNewTaskToReadyList+0xc8>)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005810:	4b27      	ldr	r3, [pc, #156]	@ (80058b0 <prvAddNewTaskToReadyList+0xc4>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d110      	bne.n	800583a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005818:	f000 fc2e 	bl	8006078 <prvInitialiseTaskLists>
 800581c:	e00d      	b.n	800583a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800581e:	4b26      	ldr	r3, [pc, #152]	@ (80058b8 <prvAddNewTaskToReadyList+0xcc>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d109      	bne.n	800583a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005826:	4b23      	ldr	r3, [pc, #140]	@ (80058b4 <prvAddNewTaskToReadyList+0xc8>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005830:	429a      	cmp	r2, r3
 8005832:	d802      	bhi.n	800583a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005834:	4a1f      	ldr	r2, [pc, #124]	@ (80058b4 <prvAddNewTaskToReadyList+0xc8>)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800583a:	4b20      	ldr	r3, [pc, #128]	@ (80058bc <prvAddNewTaskToReadyList+0xd0>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	3301      	adds	r3, #1
 8005840:	4a1e      	ldr	r2, [pc, #120]	@ (80058bc <prvAddNewTaskToReadyList+0xd0>)
 8005842:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005844:	4b1d      	ldr	r3, [pc, #116]	@ (80058bc <prvAddNewTaskToReadyList+0xd0>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005850:	4b1b      	ldr	r3, [pc, #108]	@ (80058c0 <prvAddNewTaskToReadyList+0xd4>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d903      	bls.n	8005860 <prvAddNewTaskToReadyList+0x74>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800585c:	4a18      	ldr	r2, [pc, #96]	@ (80058c0 <prvAddNewTaskToReadyList+0xd4>)
 800585e:	6013      	str	r3, [r2, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005864:	4613      	mov	r3, r2
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4a15      	ldr	r2, [pc, #84]	@ (80058c4 <prvAddNewTaskToReadyList+0xd8>)
 800586e:	441a      	add	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	3304      	adds	r3, #4
 8005874:	4619      	mov	r1, r3
 8005876:	4610      	mov	r0, r2
 8005878:	f7ff f8e9 	bl	8004a4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800587c:	f001 fa5e 	bl	8006d3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005880:	4b0d      	ldr	r3, [pc, #52]	@ (80058b8 <prvAddNewTaskToReadyList+0xcc>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d00e      	beq.n	80058a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005888:	4b0a      	ldr	r3, [pc, #40]	@ (80058b4 <prvAddNewTaskToReadyList+0xc8>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005892:	429a      	cmp	r2, r3
 8005894:	d207      	bcs.n	80058a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005896:	4b0c      	ldr	r3, [pc, #48]	@ (80058c8 <prvAddNewTaskToReadyList+0xdc>)
 8005898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800589c:	601a      	str	r2, [r3, #0]
 800589e:	f3bf 8f4f 	dsb	sy
 80058a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80058a6:	bf00      	nop
 80058a8:	3708      	adds	r7, #8
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	200012a0 	.word	0x200012a0
 80058b4:	20000dcc 	.word	0x20000dcc
 80058b8:	200012ac 	.word	0x200012ac
 80058bc:	200012bc 	.word	0x200012bc
 80058c0:	200012a8 	.word	0x200012a8
 80058c4:	20000dd0 	.word	0x20000dd0
 80058c8:	e000ed04 	.word	0xe000ed04

080058cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d018      	beq.n	8005910 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80058de:	4b14      	ldr	r3, [pc, #80]	@ (8005930 <vTaskDelay+0x64>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00b      	beq.n	80058fe <vTaskDelay+0x32>
	__asm volatile
 80058e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	60bb      	str	r3, [r7, #8]
}
 80058f8:	bf00      	nop
 80058fa:	bf00      	nop
 80058fc:	e7fd      	b.n	80058fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80058fe:	f000 f88b 	bl	8005a18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005902:	2100      	movs	r1, #0
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 fd09 	bl	800631c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800590a:	f000 f893 	bl	8005a34 <xTaskResumeAll>
 800590e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d107      	bne.n	8005926 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005916:	4b07      	ldr	r3, [pc, #28]	@ (8005934 <vTaskDelay+0x68>)
 8005918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	f3bf 8f4f 	dsb	sy
 8005922:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005926:	bf00      	nop
 8005928:	3710      	adds	r7, #16
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	200012c8 	.word	0x200012c8
 8005934:	e000ed04 	.word	0xe000ed04

08005938 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b08a      	sub	sp, #40	@ 0x28
 800593c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800593e:	2300      	movs	r3, #0
 8005940:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005942:	2300      	movs	r3, #0
 8005944:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005946:	463a      	mov	r2, r7
 8005948:	1d39      	adds	r1, r7, #4
 800594a:	f107 0308 	add.w	r3, r7, #8
 800594e:	4618      	mov	r0, r3
 8005950:	f7ff f81c 	bl	800498c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005954:	6839      	ldr	r1, [r7, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	9202      	str	r2, [sp, #8]
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	2300      	movs	r3, #0
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	2300      	movs	r3, #0
 8005964:	460a      	mov	r2, r1
 8005966:	4924      	ldr	r1, [pc, #144]	@ (80059f8 <vTaskStartScheduler+0xc0>)
 8005968:	4824      	ldr	r0, [pc, #144]	@ (80059fc <vTaskStartScheduler+0xc4>)
 800596a:	f7ff fdf1 	bl	8005550 <xTaskCreateStatic>
 800596e:	4603      	mov	r3, r0
 8005970:	4a23      	ldr	r2, [pc, #140]	@ (8005a00 <vTaskStartScheduler+0xc8>)
 8005972:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005974:	4b22      	ldr	r3, [pc, #136]	@ (8005a00 <vTaskStartScheduler+0xc8>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d002      	beq.n	8005982 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800597c:	2301      	movs	r3, #1
 800597e:	617b      	str	r3, [r7, #20]
 8005980:	e001      	b.n	8005986 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d102      	bne.n	8005992 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800598c:	f000 fd1a 	bl	80063c4 <xTimerCreateTimerTask>
 8005990:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d11b      	bne.n	80059d0 <vTaskStartScheduler+0x98>
	__asm volatile
 8005998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599c:	f383 8811 	msr	BASEPRI, r3
 80059a0:	f3bf 8f6f 	isb	sy
 80059a4:	f3bf 8f4f 	dsb	sy
 80059a8:	613b      	str	r3, [r7, #16]
}
 80059aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80059ac:	4b15      	ldr	r3, [pc, #84]	@ (8005a04 <vTaskStartScheduler+0xcc>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	3354      	adds	r3, #84	@ 0x54
 80059b2:	4a15      	ldr	r2, [pc, #84]	@ (8005a08 <vTaskStartScheduler+0xd0>)
 80059b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80059b6:	4b15      	ldr	r3, [pc, #84]	@ (8005a0c <vTaskStartScheduler+0xd4>)
 80059b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80059be:	4b14      	ldr	r3, [pc, #80]	@ (8005a10 <vTaskStartScheduler+0xd8>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80059c4:	4b13      	ldr	r3, [pc, #76]	@ (8005a14 <vTaskStartScheduler+0xdc>)
 80059c6:	2200      	movs	r2, #0
 80059c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80059ca:	f001 f8e1 	bl	8006b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80059ce:	e00f      	b.n	80059f0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059d6:	d10b      	bne.n	80059f0 <vTaskStartScheduler+0xb8>
	__asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	60fb      	str	r3, [r7, #12]
}
 80059ea:	bf00      	nop
 80059ec:	bf00      	nop
 80059ee:	e7fd      	b.n	80059ec <vTaskStartScheduler+0xb4>
}
 80059f0:	bf00      	nop
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	08007534 	.word	0x08007534
 80059fc:	08006049 	.word	0x08006049
 8005a00:	200012c4 	.word	0x200012c4
 8005a04:	20000dcc 	.word	0x20000dcc
 8005a08:	20000010 	.word	0x20000010
 8005a0c:	200012c0 	.word	0x200012c0
 8005a10:	200012ac 	.word	0x200012ac
 8005a14:	200012a4 	.word	0x200012a4

08005a18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005a1c:	4b04      	ldr	r3, [pc, #16]	@ (8005a30 <vTaskSuspendAll+0x18>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	3301      	adds	r3, #1
 8005a22:	4a03      	ldr	r2, [pc, #12]	@ (8005a30 <vTaskSuspendAll+0x18>)
 8005a24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005a26:	bf00      	nop
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr
 8005a30:	200012c8 	.word	0x200012c8

08005a34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005a42:	4b42      	ldr	r3, [pc, #264]	@ (8005b4c <xTaskResumeAll+0x118>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10b      	bne.n	8005a62 <xTaskResumeAll+0x2e>
	__asm volatile
 8005a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4e:	f383 8811 	msr	BASEPRI, r3
 8005a52:	f3bf 8f6f 	isb	sy
 8005a56:	f3bf 8f4f 	dsb	sy
 8005a5a:	603b      	str	r3, [r7, #0]
}
 8005a5c:	bf00      	nop
 8005a5e:	bf00      	nop
 8005a60:	e7fd      	b.n	8005a5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005a62:	f001 f939 	bl	8006cd8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005a66:	4b39      	ldr	r3, [pc, #228]	@ (8005b4c <xTaskResumeAll+0x118>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	4a37      	ldr	r2, [pc, #220]	@ (8005b4c <xTaskResumeAll+0x118>)
 8005a6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a70:	4b36      	ldr	r3, [pc, #216]	@ (8005b4c <xTaskResumeAll+0x118>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d162      	bne.n	8005b3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a78:	4b35      	ldr	r3, [pc, #212]	@ (8005b50 <xTaskResumeAll+0x11c>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d05e      	beq.n	8005b3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a80:	e02f      	b.n	8005ae2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a82:	4b34      	ldr	r3, [pc, #208]	@ (8005b54 <xTaskResumeAll+0x120>)
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	3318      	adds	r3, #24
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f7ff f83a 	bl	8004b08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3304      	adds	r3, #4
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff f835 	bl	8004b08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aa2:	4b2d      	ldr	r3, [pc, #180]	@ (8005b58 <xTaskResumeAll+0x124>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d903      	bls.n	8005ab2 <xTaskResumeAll+0x7e>
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aae:	4a2a      	ldr	r2, [pc, #168]	@ (8005b58 <xTaskResumeAll+0x124>)
 8005ab0:	6013      	str	r3, [r2, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ab6:	4613      	mov	r3, r2
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	4413      	add	r3, r2
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	4a27      	ldr	r2, [pc, #156]	@ (8005b5c <xTaskResumeAll+0x128>)
 8005ac0:	441a      	add	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	3304      	adds	r3, #4
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	4610      	mov	r0, r2
 8005aca:	f7fe ffc0 	bl	8004a4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad2:	4b23      	ldr	r3, [pc, #140]	@ (8005b60 <xTaskResumeAll+0x12c>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d302      	bcc.n	8005ae2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005adc:	4b21      	ldr	r3, [pc, #132]	@ (8005b64 <xTaskResumeAll+0x130>)
 8005ade:	2201      	movs	r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8005b54 <xTaskResumeAll+0x120>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1cb      	bne.n	8005a82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005af0:	f000 fb66 	bl	80061c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005af4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b68 <xTaskResumeAll+0x134>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d010      	beq.n	8005b22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005b00:	f000 f846 	bl	8005b90 <xTaskIncrementTick>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d002      	beq.n	8005b10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005b0a:	4b16      	ldr	r3, [pc, #88]	@ (8005b64 <xTaskResumeAll+0x130>)
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	3b01      	subs	r3, #1
 8005b14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1f1      	bne.n	8005b00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005b1c:	4b12      	ldr	r3, [pc, #72]	@ (8005b68 <xTaskResumeAll+0x134>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005b22:	4b10      	ldr	r3, [pc, #64]	@ (8005b64 <xTaskResumeAll+0x130>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d009      	beq.n	8005b3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8005b6c <xTaskResumeAll+0x138>)
 8005b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b34:	601a      	str	r2, [r3, #0]
 8005b36:	f3bf 8f4f 	dsb	sy
 8005b3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b3e:	f001 f8fd 	bl	8006d3c <vPortExitCritical>

	return xAlreadyYielded;
 8005b42:	68bb      	ldr	r3, [r7, #8]
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3710      	adds	r7, #16
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	200012c8 	.word	0x200012c8
 8005b50:	200012a0 	.word	0x200012a0
 8005b54:	20001260 	.word	0x20001260
 8005b58:	200012a8 	.word	0x200012a8
 8005b5c:	20000dd0 	.word	0x20000dd0
 8005b60:	20000dcc 	.word	0x20000dcc
 8005b64:	200012b4 	.word	0x200012b4
 8005b68:	200012b0 	.word	0x200012b0
 8005b6c:	e000ed04 	.word	0xe000ed04

08005b70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005b76:	4b05      	ldr	r3, [pc, #20]	@ (8005b8c <xTaskGetTickCount+0x1c>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005b7c:	687b      	ldr	r3, [r7, #4]
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	370c      	adds	r7, #12
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	200012a4 	.word	0x200012a4

08005b90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005b96:	2300      	movs	r3, #0
 8005b98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b9a:	4b4f      	ldr	r3, [pc, #316]	@ (8005cd8 <xTaskIncrementTick+0x148>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f040 8090 	bne.w	8005cc4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ba4:	4b4d      	ldr	r3, [pc, #308]	@ (8005cdc <xTaskIncrementTick+0x14c>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005bac:	4a4b      	ldr	r2, [pc, #300]	@ (8005cdc <xTaskIncrementTick+0x14c>)
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d121      	bne.n	8005bfc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005bb8:	4b49      	ldr	r3, [pc, #292]	@ (8005ce0 <xTaskIncrementTick+0x150>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d00b      	beq.n	8005bda <xTaskIncrementTick+0x4a>
	__asm volatile
 8005bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc6:	f383 8811 	msr	BASEPRI, r3
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	f3bf 8f4f 	dsb	sy
 8005bd2:	603b      	str	r3, [r7, #0]
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop
 8005bd8:	e7fd      	b.n	8005bd6 <xTaskIncrementTick+0x46>
 8005bda:	4b41      	ldr	r3, [pc, #260]	@ (8005ce0 <xTaskIncrementTick+0x150>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	60fb      	str	r3, [r7, #12]
 8005be0:	4b40      	ldr	r3, [pc, #256]	@ (8005ce4 <xTaskIncrementTick+0x154>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a3e      	ldr	r2, [pc, #248]	@ (8005ce0 <xTaskIncrementTick+0x150>)
 8005be6:	6013      	str	r3, [r2, #0]
 8005be8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ce4 <xTaskIncrementTick+0x154>)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6013      	str	r3, [r2, #0]
 8005bee:	4b3e      	ldr	r3, [pc, #248]	@ (8005ce8 <xTaskIncrementTick+0x158>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	4a3c      	ldr	r2, [pc, #240]	@ (8005ce8 <xTaskIncrementTick+0x158>)
 8005bf6:	6013      	str	r3, [r2, #0]
 8005bf8:	f000 fae2 	bl	80061c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005bfc:	4b3b      	ldr	r3, [pc, #236]	@ (8005cec <xTaskIncrementTick+0x15c>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d349      	bcc.n	8005c9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c06:	4b36      	ldr	r3, [pc, #216]	@ (8005ce0 <xTaskIncrementTick+0x150>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d104      	bne.n	8005c1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c10:	4b36      	ldr	r3, [pc, #216]	@ (8005cec <xTaskIncrementTick+0x15c>)
 8005c12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c16:	601a      	str	r2, [r3, #0]
					break;
 8005c18:	e03f      	b.n	8005c9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c1a:	4b31      	ldr	r3, [pc, #196]	@ (8005ce0 <xTaskIncrementTick+0x150>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005c2a:	693a      	ldr	r2, [r7, #16]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d203      	bcs.n	8005c3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005c32:	4a2e      	ldr	r2, [pc, #184]	@ (8005cec <xTaskIncrementTick+0x15c>)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005c38:	e02f      	b.n	8005c9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	3304      	adds	r3, #4
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fe ff62 	bl	8004b08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d004      	beq.n	8005c56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	3318      	adds	r3, #24
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7fe ff59 	bl	8004b08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c5a:	4b25      	ldr	r3, [pc, #148]	@ (8005cf0 <xTaskIncrementTick+0x160>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d903      	bls.n	8005c6a <xTaskIncrementTick+0xda>
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c66:	4a22      	ldr	r2, [pc, #136]	@ (8005cf0 <xTaskIncrementTick+0x160>)
 8005c68:	6013      	str	r3, [r2, #0]
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c6e:	4613      	mov	r3, r2
 8005c70:	009b      	lsls	r3, r3, #2
 8005c72:	4413      	add	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4a1f      	ldr	r2, [pc, #124]	@ (8005cf4 <xTaskIncrementTick+0x164>)
 8005c78:	441a      	add	r2, r3
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	3304      	adds	r3, #4
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4610      	mov	r0, r2
 8005c82:	f7fe fee4 	bl	8004a4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf8 <xTaskIncrementTick+0x168>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d3b8      	bcc.n	8005c06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005c94:	2301      	movs	r3, #1
 8005c96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c98:	e7b5      	b.n	8005c06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005c9a:	4b17      	ldr	r3, [pc, #92]	@ (8005cf8 <xTaskIncrementTick+0x168>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ca0:	4914      	ldr	r1, [pc, #80]	@ (8005cf4 <xTaskIncrementTick+0x164>)
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	4413      	add	r3, r2
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	440b      	add	r3, r1
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d901      	bls.n	8005cb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005cb6:	4b11      	ldr	r3, [pc, #68]	@ (8005cfc <xTaskIncrementTick+0x16c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d007      	beq.n	8005cce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	617b      	str	r3, [r7, #20]
 8005cc2:	e004      	b.n	8005cce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8005d00 <xTaskIncrementTick+0x170>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	3301      	adds	r3, #1
 8005cca:	4a0d      	ldr	r2, [pc, #52]	@ (8005d00 <xTaskIncrementTick+0x170>)
 8005ccc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005cce:	697b      	ldr	r3, [r7, #20]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3718      	adds	r7, #24
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	200012c8 	.word	0x200012c8
 8005cdc:	200012a4 	.word	0x200012a4
 8005ce0:	20001258 	.word	0x20001258
 8005ce4:	2000125c 	.word	0x2000125c
 8005ce8:	200012b8 	.word	0x200012b8
 8005cec:	200012c0 	.word	0x200012c0
 8005cf0:	200012a8 	.word	0x200012a8
 8005cf4:	20000dd0 	.word	0x20000dd0
 8005cf8:	20000dcc 	.word	0x20000dcc
 8005cfc:	200012b4 	.word	0x200012b4
 8005d00:	200012b0 	.word	0x200012b0

08005d04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005d04:	b480      	push	{r7}
 8005d06:	b085      	sub	sp, #20
 8005d08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005d0a:	4b2b      	ldr	r3, [pc, #172]	@ (8005db8 <vTaskSwitchContext+0xb4>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d003      	beq.n	8005d1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005d12:	4b2a      	ldr	r3, [pc, #168]	@ (8005dbc <vTaskSwitchContext+0xb8>)
 8005d14:	2201      	movs	r2, #1
 8005d16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005d18:	e047      	b.n	8005daa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8005d1a:	4b28      	ldr	r3, [pc, #160]	@ (8005dbc <vTaskSwitchContext+0xb8>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d20:	4b27      	ldr	r3, [pc, #156]	@ (8005dc0 <vTaskSwitchContext+0xbc>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	60fb      	str	r3, [r7, #12]
 8005d26:	e011      	b.n	8005d4c <vTaskSwitchContext+0x48>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10b      	bne.n	8005d46 <vTaskSwitchContext+0x42>
	__asm volatile
 8005d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d32:	f383 8811 	msr	BASEPRI, r3
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	607b      	str	r3, [r7, #4]
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	e7fd      	b.n	8005d42 <vTaskSwitchContext+0x3e>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	60fb      	str	r3, [r7, #12]
 8005d4c:	491d      	ldr	r1, [pc, #116]	@ (8005dc4 <vTaskSwitchContext+0xc0>)
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	4613      	mov	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	440b      	add	r3, r1
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0e3      	beq.n	8005d28 <vTaskSwitchContext+0x24>
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	4613      	mov	r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4a16      	ldr	r2, [pc, #88]	@ (8005dc4 <vTaskSwitchContext+0xc0>)
 8005d6c:	4413      	add	r3, r2
 8005d6e:	60bb      	str	r3, [r7, #8]
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	605a      	str	r2, [r3, #4]
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	3308      	adds	r3, #8
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d104      	bne.n	8005d90 <vTaskSwitchContext+0x8c>
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	605a      	str	r2, [r3, #4]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	68db      	ldr	r3, [r3, #12]
 8005d96:	4a0c      	ldr	r2, [pc, #48]	@ (8005dc8 <vTaskSwitchContext+0xc4>)
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	4a09      	ldr	r2, [pc, #36]	@ (8005dc0 <vTaskSwitchContext+0xbc>)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005da0:	4b09      	ldr	r3, [pc, #36]	@ (8005dc8 <vTaskSwitchContext+0xc4>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	3354      	adds	r3, #84	@ 0x54
 8005da6:	4a09      	ldr	r2, [pc, #36]	@ (8005dcc <vTaskSwitchContext+0xc8>)
 8005da8:	6013      	str	r3, [r2, #0]
}
 8005daa:	bf00      	nop
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	200012c8 	.word	0x200012c8
 8005dbc:	200012b4 	.word	0x200012b4
 8005dc0:	200012a8 	.word	0x200012a8
 8005dc4:	20000dd0 	.word	0x20000dd0
 8005dc8:	20000dcc 	.word	0x20000dcc
 8005dcc:	20000010 	.word	0x20000010

08005dd0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d10b      	bne.n	8005df8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de4:	f383 8811 	msr	BASEPRI, r3
 8005de8:	f3bf 8f6f 	isb	sy
 8005dec:	f3bf 8f4f 	dsb	sy
 8005df0:	60fb      	str	r3, [r7, #12]
}
 8005df2:	bf00      	nop
 8005df4:	bf00      	nop
 8005df6:	e7fd      	b.n	8005df4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005df8:	4b07      	ldr	r3, [pc, #28]	@ (8005e18 <vTaskPlaceOnEventList+0x48>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	3318      	adds	r3, #24
 8005dfe:	4619      	mov	r1, r3
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f7fe fe48 	bl	8004a96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005e06:	2101      	movs	r1, #1
 8005e08:	6838      	ldr	r0, [r7, #0]
 8005e0a:	f000 fa87 	bl	800631c <prvAddCurrentTaskToDelayedList>
}
 8005e0e:	bf00      	nop
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20000dcc 	.word	0x20000dcc

08005e1c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b086      	sub	sp, #24
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	60f8      	str	r0, [r7, #12]
 8005e24:	60b9      	str	r1, [r7, #8]
 8005e26:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10b      	bne.n	8005e46 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e32:	f383 8811 	msr	BASEPRI, r3
 8005e36:	f3bf 8f6f 	isb	sy
 8005e3a:	f3bf 8f4f 	dsb	sy
 8005e3e:	617b      	str	r3, [r7, #20]
}
 8005e40:	bf00      	nop
 8005e42:	bf00      	nop
 8005e44:	e7fd      	b.n	8005e42 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005e46:	4b0a      	ldr	r3, [pc, #40]	@ (8005e70 <vTaskPlaceOnEventListRestricted+0x54>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	3318      	adds	r3, #24
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f7fe fdfd 	bl	8004a4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d002      	beq.n	8005e60 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005e5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005e5e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	68b8      	ldr	r0, [r7, #8]
 8005e64:	f000 fa5a 	bl	800631c <prvAddCurrentTaskToDelayedList>
	}
 8005e68:	bf00      	nop
 8005e6a:	3718      	adds	r7, #24
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}
 8005e70:	20000dcc 	.word	0x20000dcc

08005e74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b086      	sub	sp, #24
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	68db      	ldr	r3, [r3, #12]
 8005e82:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10b      	bne.n	8005ea2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8e:	f383 8811 	msr	BASEPRI, r3
 8005e92:	f3bf 8f6f 	isb	sy
 8005e96:	f3bf 8f4f 	dsb	sy
 8005e9a:	60fb      	str	r3, [r7, #12]
}
 8005e9c:	bf00      	nop
 8005e9e:	bf00      	nop
 8005ea0:	e7fd      	b.n	8005e9e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	3318      	adds	r3, #24
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fe fe2e 	bl	8004b08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eac:	4b1d      	ldr	r3, [pc, #116]	@ (8005f24 <xTaskRemoveFromEventList+0xb0>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d11d      	bne.n	8005ef0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	3304      	adds	r3, #4
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7fe fe25 	bl	8004b08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ec2:	4b19      	ldr	r3, [pc, #100]	@ (8005f28 <xTaskRemoveFromEventList+0xb4>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d903      	bls.n	8005ed2 <xTaskRemoveFromEventList+0x5e>
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ece:	4a16      	ldr	r2, [pc, #88]	@ (8005f28 <xTaskRemoveFromEventList+0xb4>)
 8005ed0:	6013      	str	r3, [r2, #0]
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	4a13      	ldr	r2, [pc, #76]	@ (8005f2c <xTaskRemoveFromEventList+0xb8>)
 8005ee0:	441a      	add	r2, r3
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	4610      	mov	r0, r2
 8005eea:	f7fe fdb0 	bl	8004a4e <vListInsertEnd>
 8005eee:	e005      	b.n	8005efc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	3318      	adds	r3, #24
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	480e      	ldr	r0, [pc, #56]	@ (8005f30 <xTaskRemoveFromEventList+0xbc>)
 8005ef8:	f7fe fda9 	bl	8004a4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f00:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <xTaskRemoveFromEventList+0xc0>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d905      	bls.n	8005f16 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <xTaskRemoveFromEventList+0xc4>)
 8005f10:	2201      	movs	r2, #1
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	e001      	b.n	8005f1a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005f16:	2300      	movs	r3, #0
 8005f18:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005f1a:	697b      	ldr	r3, [r7, #20]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3718      	adds	r7, #24
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	200012c8 	.word	0x200012c8
 8005f28:	200012a8 	.word	0x200012a8
 8005f2c:	20000dd0 	.word	0x20000dd0
 8005f30:	20001260 	.word	0x20001260
 8005f34:	20000dcc 	.word	0x20000dcc
 8005f38:	200012b4 	.word	0x200012b4

08005f3c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005f44:	4b06      	ldr	r3, [pc, #24]	@ (8005f60 <vTaskInternalSetTimeOutState+0x24>)
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005f4c:	4b05      	ldr	r3, [pc, #20]	@ (8005f64 <vTaskInternalSetTimeOutState+0x28>)
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	605a      	str	r2, [r3, #4]
}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	200012b8 	.word	0x200012b8
 8005f64:	200012a4 	.word	0x200012a4

08005f68 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b088      	sub	sp, #32
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10b      	bne.n	8005f90 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7c:	f383 8811 	msr	BASEPRI, r3
 8005f80:	f3bf 8f6f 	isb	sy
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	613b      	str	r3, [r7, #16]
}
 8005f8a:	bf00      	nop
 8005f8c:	bf00      	nop
 8005f8e:	e7fd      	b.n	8005f8c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10b      	bne.n	8005fae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f9a:	f383 8811 	msr	BASEPRI, r3
 8005f9e:	f3bf 8f6f 	isb	sy
 8005fa2:	f3bf 8f4f 	dsb	sy
 8005fa6:	60fb      	str	r3, [r7, #12]
}
 8005fa8:	bf00      	nop
 8005faa:	bf00      	nop
 8005fac:	e7fd      	b.n	8005faa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005fae:	f000 fe93 	bl	8006cd8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8006028 <xTaskCheckForTimeOut+0xc0>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	69ba      	ldr	r2, [r7, #24]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fca:	d102      	bne.n	8005fd2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61fb      	str	r3, [r7, #28]
 8005fd0:	e023      	b.n	800601a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	4b15      	ldr	r3, [pc, #84]	@ (800602c <xTaskCheckForTimeOut+0xc4>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d007      	beq.n	8005fee <xTaskCheckForTimeOut+0x86>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d302      	bcc.n	8005fee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	61fb      	str	r3, [r7, #28]
 8005fec:	e015      	b.n	800601a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d20b      	bcs.n	8006010 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	1ad2      	subs	r2, r2, r3
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff ff99 	bl	8005f3c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800600a:	2300      	movs	r3, #0
 800600c:	61fb      	str	r3, [r7, #28]
 800600e:	e004      	b.n	800601a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006016:	2301      	movs	r3, #1
 8006018:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800601a:	f000 fe8f 	bl	8006d3c <vPortExitCritical>

	return xReturn;
 800601e:	69fb      	ldr	r3, [r7, #28]
}
 8006020:	4618      	mov	r0, r3
 8006022:	3720      	adds	r7, #32
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	200012a4 	.word	0x200012a4
 800602c:	200012b8 	.word	0x200012b8

08006030 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006030:	b480      	push	{r7}
 8006032:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006034:	4b03      	ldr	r3, [pc, #12]	@ (8006044 <vTaskMissedYield+0x14>)
 8006036:	2201      	movs	r2, #1
 8006038:	601a      	str	r2, [r3, #0]
}
 800603a:	bf00      	nop
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr
 8006044:	200012b4 	.word	0x200012b4

08006048 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006050:	f000 f852 	bl	80060f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006054:	4b06      	ldr	r3, [pc, #24]	@ (8006070 <prvIdleTask+0x28>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d9f9      	bls.n	8006050 <prvIdleTask+0x8>
			{
				taskYIELD();
 800605c:	4b05      	ldr	r3, [pc, #20]	@ (8006074 <prvIdleTask+0x2c>)
 800605e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	f3bf 8f4f 	dsb	sy
 8006068:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800606c:	e7f0      	b.n	8006050 <prvIdleTask+0x8>
 800606e:	bf00      	nop
 8006070:	20000dd0 	.word	0x20000dd0
 8006074:	e000ed04 	.word	0xe000ed04

08006078 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800607e:	2300      	movs	r3, #0
 8006080:	607b      	str	r3, [r7, #4]
 8006082:	e00c      	b.n	800609e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	4613      	mov	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	4a12      	ldr	r2, [pc, #72]	@ (80060d8 <prvInitialiseTaskLists+0x60>)
 8006090:	4413      	add	r3, r2
 8006092:	4618      	mov	r0, r3
 8006094:	f7fe fcae 	bl	80049f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	3301      	adds	r3, #1
 800609c:	607b      	str	r3, [r7, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b37      	cmp	r3, #55	@ 0x37
 80060a2:	d9ef      	bls.n	8006084 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80060a4:	480d      	ldr	r0, [pc, #52]	@ (80060dc <prvInitialiseTaskLists+0x64>)
 80060a6:	f7fe fca5 	bl	80049f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80060aa:	480d      	ldr	r0, [pc, #52]	@ (80060e0 <prvInitialiseTaskLists+0x68>)
 80060ac:	f7fe fca2 	bl	80049f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80060b0:	480c      	ldr	r0, [pc, #48]	@ (80060e4 <prvInitialiseTaskLists+0x6c>)
 80060b2:	f7fe fc9f 	bl	80049f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80060b6:	480c      	ldr	r0, [pc, #48]	@ (80060e8 <prvInitialiseTaskLists+0x70>)
 80060b8:	f7fe fc9c 	bl	80049f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80060bc:	480b      	ldr	r0, [pc, #44]	@ (80060ec <prvInitialiseTaskLists+0x74>)
 80060be:	f7fe fc99 	bl	80049f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80060c2:	4b0b      	ldr	r3, [pc, #44]	@ (80060f0 <prvInitialiseTaskLists+0x78>)
 80060c4:	4a05      	ldr	r2, [pc, #20]	@ (80060dc <prvInitialiseTaskLists+0x64>)
 80060c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80060c8:	4b0a      	ldr	r3, [pc, #40]	@ (80060f4 <prvInitialiseTaskLists+0x7c>)
 80060ca:	4a05      	ldr	r2, [pc, #20]	@ (80060e0 <prvInitialiseTaskLists+0x68>)
 80060cc:	601a      	str	r2, [r3, #0]
}
 80060ce:	bf00      	nop
 80060d0:	3708      	adds	r7, #8
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}
 80060d6:	bf00      	nop
 80060d8:	20000dd0 	.word	0x20000dd0
 80060dc:	20001230 	.word	0x20001230
 80060e0:	20001244 	.word	0x20001244
 80060e4:	20001260 	.word	0x20001260
 80060e8:	20001274 	.word	0x20001274
 80060ec:	2000128c 	.word	0x2000128c
 80060f0:	20001258 	.word	0x20001258
 80060f4:	2000125c 	.word	0x2000125c

080060f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80060fe:	e019      	b.n	8006134 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006100:	f000 fdea 	bl	8006cd8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006104:	4b10      	ldr	r3, [pc, #64]	@ (8006148 <prvCheckTasksWaitingTermination+0x50>)
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	3304      	adds	r3, #4
 8006110:	4618      	mov	r0, r3
 8006112:	f7fe fcf9 	bl	8004b08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006116:	4b0d      	ldr	r3, [pc, #52]	@ (800614c <prvCheckTasksWaitingTermination+0x54>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	3b01      	subs	r3, #1
 800611c:	4a0b      	ldr	r2, [pc, #44]	@ (800614c <prvCheckTasksWaitingTermination+0x54>)
 800611e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006120:	4b0b      	ldr	r3, [pc, #44]	@ (8006150 <prvCheckTasksWaitingTermination+0x58>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3b01      	subs	r3, #1
 8006126:	4a0a      	ldr	r2, [pc, #40]	@ (8006150 <prvCheckTasksWaitingTermination+0x58>)
 8006128:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800612a:	f000 fe07 	bl	8006d3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f810 	bl	8006154 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006134:	4b06      	ldr	r3, [pc, #24]	@ (8006150 <prvCheckTasksWaitingTermination+0x58>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1e1      	bne.n	8006100 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800613c:	bf00      	nop
 800613e:	bf00      	nop
 8006140:	3708      	adds	r7, #8
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	20001274 	.word	0x20001274
 800614c:	200012a0 	.word	0x200012a0
 8006150:	20001288 	.word	0x20001288

08006154 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3354      	adds	r3, #84	@ 0x54
 8006160:	4618      	mov	r0, r3
 8006162:	f001 f8d1 	bl	8007308 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800616c:	2b00      	cmp	r3, #0
 800616e:	d108      	bne.n	8006182 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006174:	4618      	mov	r0, r3
 8006176:	f000 ff9f 	bl	80070b8 <vPortFree>
				vPortFree( pxTCB );
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 ff9c 	bl	80070b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006180:	e019      	b.n	80061b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006188:	2b01      	cmp	r3, #1
 800618a:	d103      	bne.n	8006194 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 ff93 	bl	80070b8 <vPortFree>
	}
 8006192:	e010      	b.n	80061b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800619a:	2b02      	cmp	r3, #2
 800619c:	d00b      	beq.n	80061b6 <prvDeleteTCB+0x62>
	__asm volatile
 800619e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a2:	f383 8811 	msr	BASEPRI, r3
 80061a6:	f3bf 8f6f 	isb	sy
 80061aa:	f3bf 8f4f 	dsb	sy
 80061ae:	60fb      	str	r3, [r7, #12]
}
 80061b0:	bf00      	nop
 80061b2:	bf00      	nop
 80061b4:	e7fd      	b.n	80061b2 <prvDeleteTCB+0x5e>
	}
 80061b6:	bf00      	nop
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061c6:	4b0c      	ldr	r3, [pc, #48]	@ (80061f8 <prvResetNextTaskUnblockTime+0x38>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d104      	bne.n	80061da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80061d0:	4b0a      	ldr	r3, [pc, #40]	@ (80061fc <prvResetNextTaskUnblockTime+0x3c>)
 80061d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80061d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80061d8:	e008      	b.n	80061ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061da:	4b07      	ldr	r3, [pc, #28]	@ (80061f8 <prvResetNextTaskUnblockTime+0x38>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	4a04      	ldr	r2, [pc, #16]	@ (80061fc <prvResetNextTaskUnblockTime+0x3c>)
 80061ea:	6013      	str	r3, [r2, #0]
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	20001258 	.word	0x20001258
 80061fc:	200012c0 	.word	0x200012c0

08006200 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006206:	4b0b      	ldr	r3, [pc, #44]	@ (8006234 <xTaskGetSchedulerState+0x34>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d102      	bne.n	8006214 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800620e:	2301      	movs	r3, #1
 8006210:	607b      	str	r3, [r7, #4]
 8006212:	e008      	b.n	8006226 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006214:	4b08      	ldr	r3, [pc, #32]	@ (8006238 <xTaskGetSchedulerState+0x38>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d102      	bne.n	8006222 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800621c:	2302      	movs	r3, #2
 800621e:	607b      	str	r3, [r7, #4]
 8006220:	e001      	b.n	8006226 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006222:	2300      	movs	r3, #0
 8006224:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006226:	687b      	ldr	r3, [r7, #4]
	}
 8006228:	4618      	mov	r0, r3
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr
 8006234:	200012ac 	.word	0x200012ac
 8006238:	200012c8 	.word	0x200012c8

0800623c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006248:	2300      	movs	r3, #0
 800624a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d058      	beq.n	8006304 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006252:	4b2f      	ldr	r3, [pc, #188]	@ (8006310 <xTaskPriorityDisinherit+0xd4>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	429a      	cmp	r2, r3
 800625a:	d00b      	beq.n	8006274 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800625c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006260:	f383 8811 	msr	BASEPRI, r3
 8006264:	f3bf 8f6f 	isb	sy
 8006268:	f3bf 8f4f 	dsb	sy
 800626c:	60fb      	str	r3, [r7, #12]
}
 800626e:	bf00      	nop
 8006270:	bf00      	nop
 8006272:	e7fd      	b.n	8006270 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10b      	bne.n	8006294 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800627c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	60bb      	str	r3, [r7, #8]
}
 800628e:	bf00      	nop
 8006290:	bf00      	nop
 8006292:	e7fd      	b.n	8006290 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006298:	1e5a      	subs	r2, r3, #1
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d02c      	beq.n	8006304 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d128      	bne.n	8006304 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	3304      	adds	r3, #4
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fe fc26 	bl	8004b08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006314 <xTaskPriorityDisinherit+0xd8>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	429a      	cmp	r2, r3
 80062da:	d903      	bls.n	80062e4 <xTaskPriorityDisinherit+0xa8>
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062e0:	4a0c      	ldr	r2, [pc, #48]	@ (8006314 <xTaskPriorityDisinherit+0xd8>)
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e8:	4613      	mov	r3, r2
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	4413      	add	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4a09      	ldr	r2, [pc, #36]	@ (8006318 <xTaskPriorityDisinherit+0xdc>)
 80062f2:	441a      	add	r2, r3
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	3304      	adds	r3, #4
 80062f8:	4619      	mov	r1, r3
 80062fa:	4610      	mov	r0, r2
 80062fc:	f7fe fba7 	bl	8004a4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006300:	2301      	movs	r3, #1
 8006302:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006304:	697b      	ldr	r3, [r7, #20]
	}
 8006306:	4618      	mov	r0, r3
 8006308:	3718      	adds	r7, #24
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop
 8006310:	20000dcc 	.word	0x20000dcc
 8006314:	200012a8 	.word	0x200012a8
 8006318:	20000dd0 	.word	0x20000dd0

0800631c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006326:	4b21      	ldr	r3, [pc, #132]	@ (80063ac <prvAddCurrentTaskToDelayedList+0x90>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800632c:	4b20      	ldr	r3, [pc, #128]	@ (80063b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	3304      	adds	r3, #4
 8006332:	4618      	mov	r0, r3
 8006334:	f7fe fbe8 	bl	8004b08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800633e:	d10a      	bne.n	8006356 <prvAddCurrentTaskToDelayedList+0x3a>
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d007      	beq.n	8006356 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006346:	4b1a      	ldr	r3, [pc, #104]	@ (80063b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	3304      	adds	r3, #4
 800634c:	4619      	mov	r1, r3
 800634e:	4819      	ldr	r0, [pc, #100]	@ (80063b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006350:	f7fe fb7d 	bl	8004a4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006354:	e026      	b.n	80063a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4413      	add	r3, r2
 800635c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800635e:	4b14      	ldr	r3, [pc, #80]	@ (80063b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	429a      	cmp	r2, r3
 800636c:	d209      	bcs.n	8006382 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800636e:	4b12      	ldr	r3, [pc, #72]	@ (80063b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	4b0f      	ldr	r3, [pc, #60]	@ (80063b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	3304      	adds	r3, #4
 8006378:	4619      	mov	r1, r3
 800637a:	4610      	mov	r0, r2
 800637c:	f7fe fb8b 	bl	8004a96 <vListInsert>
}
 8006380:	e010      	b.n	80063a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006382:	4b0e      	ldr	r3, [pc, #56]	@ (80063bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	4b0a      	ldr	r3, [pc, #40]	@ (80063b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3304      	adds	r3, #4
 800638c:	4619      	mov	r1, r3
 800638e:	4610      	mov	r0, r2
 8006390:	f7fe fb81 	bl	8004a96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006394:	4b0a      	ldr	r3, [pc, #40]	@ (80063c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	429a      	cmp	r2, r3
 800639c:	d202      	bcs.n	80063a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800639e:	4a08      	ldr	r2, [pc, #32]	@ (80063c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	6013      	str	r3, [r2, #0]
}
 80063a4:	bf00      	nop
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	200012a4 	.word	0x200012a4
 80063b0:	20000dcc 	.word	0x20000dcc
 80063b4:	2000128c 	.word	0x2000128c
 80063b8:	2000125c 	.word	0x2000125c
 80063bc:	20001258 	.word	0x20001258
 80063c0:	200012c0 	.word	0x200012c0

080063c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	@ 0x28
 80063c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80063ca:	2300      	movs	r3, #0
 80063cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80063ce:	f000 fb13 	bl	80069f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80063d2:	4b1d      	ldr	r3, [pc, #116]	@ (8006448 <xTimerCreateTimerTask+0x84>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d021      	beq.n	800641e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80063da:	2300      	movs	r3, #0
 80063dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80063de:	2300      	movs	r3, #0
 80063e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80063e2:	1d3a      	adds	r2, r7, #4
 80063e4:	f107 0108 	add.w	r1, r7, #8
 80063e8:	f107 030c 	add.w	r3, r7, #12
 80063ec:	4618      	mov	r0, r3
 80063ee:	f7fe fae7 	bl	80049c0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80063f2:	6879      	ldr	r1, [r7, #4]
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	9202      	str	r2, [sp, #8]
 80063fa:	9301      	str	r3, [sp, #4]
 80063fc:	2302      	movs	r3, #2
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	2300      	movs	r3, #0
 8006402:	460a      	mov	r2, r1
 8006404:	4911      	ldr	r1, [pc, #68]	@ (800644c <xTimerCreateTimerTask+0x88>)
 8006406:	4812      	ldr	r0, [pc, #72]	@ (8006450 <xTimerCreateTimerTask+0x8c>)
 8006408:	f7ff f8a2 	bl	8005550 <xTaskCreateStatic>
 800640c:	4603      	mov	r3, r0
 800640e:	4a11      	ldr	r2, [pc, #68]	@ (8006454 <xTimerCreateTimerTask+0x90>)
 8006410:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006412:	4b10      	ldr	r3, [pc, #64]	@ (8006454 <xTimerCreateTimerTask+0x90>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800641a:	2301      	movs	r3, #1
 800641c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d10b      	bne.n	800643c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006428:	f383 8811 	msr	BASEPRI, r3
 800642c:	f3bf 8f6f 	isb	sy
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	613b      	str	r3, [r7, #16]
}
 8006436:	bf00      	nop
 8006438:	bf00      	nop
 800643a:	e7fd      	b.n	8006438 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800643c:	697b      	ldr	r3, [r7, #20]
}
 800643e:	4618      	mov	r0, r3
 8006440:	3718      	adds	r7, #24
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}
 8006446:	bf00      	nop
 8006448:	200012fc 	.word	0x200012fc
 800644c:	0800753c 	.word	0x0800753c
 8006450:	08006591 	.word	0x08006591
 8006454:	20001300 	.word	0x20001300

08006458 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b08a      	sub	sp, #40	@ 0x28
 800645c:	af00      	add	r7, sp, #0
 800645e:	60f8      	str	r0, [r7, #12]
 8006460:	60b9      	str	r1, [r7, #8]
 8006462:	607a      	str	r2, [r7, #4]
 8006464:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006466:	2300      	movs	r3, #0
 8006468:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10b      	bne.n	8006488 <xTimerGenericCommand+0x30>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006474:	f383 8811 	msr	BASEPRI, r3
 8006478:	f3bf 8f6f 	isb	sy
 800647c:	f3bf 8f4f 	dsb	sy
 8006480:	623b      	str	r3, [r7, #32]
}
 8006482:	bf00      	nop
 8006484:	bf00      	nop
 8006486:	e7fd      	b.n	8006484 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006488:	4b19      	ldr	r3, [pc, #100]	@ (80064f0 <xTimerGenericCommand+0x98>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d02a      	beq.n	80064e6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b05      	cmp	r3, #5
 80064a0:	dc18      	bgt.n	80064d4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80064a2:	f7ff fead 	bl	8006200 <xTaskGetSchedulerState>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d109      	bne.n	80064c0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80064ac:	4b10      	ldr	r3, [pc, #64]	@ (80064f0 <xTimerGenericCommand+0x98>)
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	f107 0110 	add.w	r1, r7, #16
 80064b4:	2300      	movs	r3, #0
 80064b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064b8:	f7fe fc5a 	bl	8004d70 <xQueueGenericSend>
 80064bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80064be:	e012      	b.n	80064e6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80064c0:	4b0b      	ldr	r3, [pc, #44]	@ (80064f0 <xTimerGenericCommand+0x98>)
 80064c2:	6818      	ldr	r0, [r3, #0]
 80064c4:	f107 0110 	add.w	r1, r7, #16
 80064c8:	2300      	movs	r3, #0
 80064ca:	2200      	movs	r2, #0
 80064cc:	f7fe fc50 	bl	8004d70 <xQueueGenericSend>
 80064d0:	6278      	str	r0, [r7, #36]	@ 0x24
 80064d2:	e008      	b.n	80064e6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80064d4:	4b06      	ldr	r3, [pc, #24]	@ (80064f0 <xTimerGenericCommand+0x98>)
 80064d6:	6818      	ldr	r0, [r3, #0]
 80064d8:	f107 0110 	add.w	r1, r7, #16
 80064dc:	2300      	movs	r3, #0
 80064de:	683a      	ldr	r2, [r7, #0]
 80064e0:	f7fe fd48 	bl	8004f74 <xQueueGenericSendFromISR>
 80064e4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3728      	adds	r7, #40	@ 0x28
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	200012fc 	.word	0x200012fc

080064f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064fe:	4b23      	ldr	r3, [pc, #140]	@ (800658c <prvProcessExpiredTimer+0x98>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	3304      	adds	r3, #4
 800650c:	4618      	mov	r0, r3
 800650e:	f7fe fafb 	bl	8004b08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006518:	f003 0304 	and.w	r3, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	d023      	beq.n	8006568 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	699a      	ldr	r2, [r3, #24]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	18d1      	adds	r1, r2, r3
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	6978      	ldr	r0, [r7, #20]
 800652e:	f000 f8d5 	bl	80066dc <prvInsertTimerInActiveList>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d020      	beq.n	800657a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006538:	2300      	movs	r3, #0
 800653a:	9300      	str	r3, [sp, #0]
 800653c:	2300      	movs	r3, #0
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	2100      	movs	r1, #0
 8006542:	6978      	ldr	r0, [r7, #20]
 8006544:	f7ff ff88 	bl	8006458 <xTimerGenericCommand>
 8006548:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d114      	bne.n	800657a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006554:	f383 8811 	msr	BASEPRI, r3
 8006558:	f3bf 8f6f 	isb	sy
 800655c:	f3bf 8f4f 	dsb	sy
 8006560:	60fb      	str	r3, [r7, #12]
}
 8006562:	bf00      	nop
 8006564:	bf00      	nop
 8006566:	e7fd      	b.n	8006564 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800656e:	f023 0301 	bic.w	r3, r3, #1
 8006572:	b2da      	uxtb	r2, r3
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	6978      	ldr	r0, [r7, #20]
 8006580:	4798      	blx	r3
}
 8006582:	bf00      	nop
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
 800658a:	bf00      	nop
 800658c:	200012f4 	.word	0x200012f4

08006590 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b084      	sub	sp, #16
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006598:	f107 0308 	add.w	r3, r7, #8
 800659c:	4618      	mov	r0, r3
 800659e:	f000 f859 	bl	8006654 <prvGetNextExpireTime>
 80065a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	4619      	mov	r1, r3
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f000 f805 	bl	80065b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80065ae:	f000 f8d7 	bl	8006760 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80065b2:	bf00      	nop
 80065b4:	e7f0      	b.n	8006598 <prvTimerTask+0x8>
	...

080065b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80065c2:	f7ff fa29 	bl	8005a18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80065c6:	f107 0308 	add.w	r3, r7, #8
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 f866 	bl	800669c <prvSampleTimeNow>
 80065d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d130      	bne.n	800663a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10a      	bne.n	80065f4 <prvProcessTimerOrBlockTask+0x3c>
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d806      	bhi.n	80065f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80065e6:	f7ff fa25 	bl	8005a34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80065ea:	68f9      	ldr	r1, [r7, #12]
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f7ff ff81 	bl	80064f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80065f2:	e024      	b.n	800663e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d008      	beq.n	800660c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80065fa:	4b13      	ldr	r3, [pc, #76]	@ (8006648 <prvProcessTimerOrBlockTask+0x90>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <prvProcessTimerOrBlockTask+0x50>
 8006604:	2301      	movs	r3, #1
 8006606:	e000      	b.n	800660a <prvProcessTimerOrBlockTask+0x52>
 8006608:	2300      	movs	r3, #0
 800660a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800660c:	4b0f      	ldr	r3, [pc, #60]	@ (800664c <prvProcessTimerOrBlockTask+0x94>)
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	4619      	mov	r1, r3
 800661a:	f7fe ff65 	bl	80054e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800661e:	f7ff fa09 	bl	8005a34 <xTaskResumeAll>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d10a      	bne.n	800663e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006628:	4b09      	ldr	r3, [pc, #36]	@ (8006650 <prvProcessTimerOrBlockTask+0x98>)
 800662a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800662e:	601a      	str	r2, [r3, #0]
 8006630:	f3bf 8f4f 	dsb	sy
 8006634:	f3bf 8f6f 	isb	sy
}
 8006638:	e001      	b.n	800663e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800663a:	f7ff f9fb 	bl	8005a34 <xTaskResumeAll>
}
 800663e:	bf00      	nop
 8006640:	3710      	adds	r7, #16
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	200012f8 	.word	0x200012f8
 800664c:	200012fc 	.word	0x200012fc
 8006650:	e000ed04 	.word	0xe000ed04

08006654 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006654:	b480      	push	{r7}
 8006656:	b085      	sub	sp, #20
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800665c:	4b0e      	ldr	r3, [pc, #56]	@ (8006698 <prvGetNextExpireTime+0x44>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <prvGetNextExpireTime+0x16>
 8006666:	2201      	movs	r2, #1
 8006668:	e000      	b.n	800666c <prvGetNextExpireTime+0x18>
 800666a:	2200      	movs	r2, #0
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d105      	bne.n	8006684 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006678:	4b07      	ldr	r3, [pc, #28]	@ (8006698 <prvGetNextExpireTime+0x44>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	60fb      	str	r3, [r7, #12]
 8006682:	e001      	b.n	8006688 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006684:	2300      	movs	r3, #0
 8006686:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006688:	68fb      	ldr	r3, [r7, #12]
}
 800668a:	4618      	mov	r0, r3
 800668c:	3714      	adds	r7, #20
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	200012f4 	.word	0x200012f4

0800669c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80066a4:	f7ff fa64 	bl	8005b70 <xTaskGetTickCount>
 80066a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80066aa:	4b0b      	ldr	r3, [pc, #44]	@ (80066d8 <prvSampleTimeNow+0x3c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d205      	bcs.n	80066c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80066b4:	f000 f93a 	bl	800692c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	601a      	str	r2, [r3, #0]
 80066be:	e002      	b.n	80066c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80066c6:	4a04      	ldr	r2, [pc, #16]	@ (80066d8 <prvSampleTimeNow+0x3c>)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80066cc:	68fb      	ldr	r3, [r7, #12]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	20001304 	.word	0x20001304

080066dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	607a      	str	r2, [r7, #4]
 80066e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80066ea:	2300      	movs	r3, #0
 80066ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80066fa:	68ba      	ldr	r2, [r7, #8]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d812      	bhi.n	8006728 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	1ad2      	subs	r2, r2, r3
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	429a      	cmp	r2, r3
 800670e:	d302      	bcc.n	8006716 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006710:	2301      	movs	r3, #1
 8006712:	617b      	str	r3, [r7, #20]
 8006714:	e01b      	b.n	800674e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006716:	4b10      	ldr	r3, [pc, #64]	@ (8006758 <prvInsertTimerInActiveList+0x7c>)
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	3304      	adds	r3, #4
 800671e:	4619      	mov	r1, r3
 8006720:	4610      	mov	r0, r2
 8006722:	f7fe f9b8 	bl	8004a96 <vListInsert>
 8006726:	e012      	b.n	800674e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	429a      	cmp	r2, r3
 800672e:	d206      	bcs.n	800673e <prvInsertTimerInActiveList+0x62>
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	429a      	cmp	r2, r3
 8006736:	d302      	bcc.n	800673e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006738:	2301      	movs	r3, #1
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	e007      	b.n	800674e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800673e:	4b07      	ldr	r3, [pc, #28]	@ (800675c <prvInsertTimerInActiveList+0x80>)
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3304      	adds	r3, #4
 8006746:	4619      	mov	r1, r3
 8006748:	4610      	mov	r0, r2
 800674a:	f7fe f9a4 	bl	8004a96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800674e:	697b      	ldr	r3, [r7, #20]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	200012f8 	.word	0x200012f8
 800675c:	200012f4 	.word	0x200012f4

08006760 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b08e      	sub	sp, #56	@ 0x38
 8006764:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006766:	e0ce      	b.n	8006906 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2b00      	cmp	r3, #0
 800676c:	da19      	bge.n	80067a2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800676e:	1d3b      	adds	r3, r7, #4
 8006770:	3304      	adds	r3, #4
 8006772:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800677a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677e:	f383 8811 	msr	BASEPRI, r3
 8006782:	f3bf 8f6f 	isb	sy
 8006786:	f3bf 8f4f 	dsb	sy
 800678a:	61fb      	str	r3, [r7, #28]
}
 800678c:	bf00      	nop
 800678e:	bf00      	nop
 8006790:	e7fd      	b.n	800678e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006798:	6850      	ldr	r0, [r2, #4]
 800679a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800679c:	6892      	ldr	r2, [r2, #8]
 800679e:	4611      	mov	r1, r2
 80067a0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f2c0 80ae 	blt.w	8006906 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80067ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d004      	beq.n	80067c0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b8:	3304      	adds	r3, #4
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fe f9a4 	bl	8004b08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80067c0:	463b      	mov	r3, r7
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7ff ff6a 	bl	800669c <prvSampleTimeNow>
 80067c8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2b09      	cmp	r3, #9
 80067ce:	f200 8097 	bhi.w	8006900 <prvProcessReceivedCommands+0x1a0>
 80067d2:	a201      	add	r2, pc, #4	@ (adr r2, 80067d8 <prvProcessReceivedCommands+0x78>)
 80067d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d8:	08006801 	.word	0x08006801
 80067dc:	08006801 	.word	0x08006801
 80067e0:	08006801 	.word	0x08006801
 80067e4:	08006877 	.word	0x08006877
 80067e8:	0800688b 	.word	0x0800688b
 80067ec:	080068d7 	.word	0x080068d7
 80067f0:	08006801 	.word	0x08006801
 80067f4:	08006801 	.word	0x08006801
 80067f8:	08006877 	.word	0x08006877
 80067fc:	0800688b 	.word	0x0800688b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006802:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006806:	f043 0301 	orr.w	r3, r3, #1
 800680a:	b2da      	uxtb	r2, r3
 800680c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800680e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	18d1      	adds	r1, r2, r3
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800681e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006820:	f7ff ff5c 	bl	80066dc <prvInsertTimerInActiveList>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d06c      	beq.n	8006904 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800682a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006830:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006838:	f003 0304 	and.w	r3, r3, #4
 800683c:	2b00      	cmp	r3, #0
 800683e:	d061      	beq.n	8006904 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006840:	68ba      	ldr	r2, [r7, #8]
 8006842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	441a      	add	r2, r3
 8006848:	2300      	movs	r3, #0
 800684a:	9300      	str	r3, [sp, #0]
 800684c:	2300      	movs	r3, #0
 800684e:	2100      	movs	r1, #0
 8006850:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006852:	f7ff fe01 	bl	8006458 <xTimerGenericCommand>
 8006856:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d152      	bne.n	8006904 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	61bb      	str	r3, [r7, #24]
}
 8006870:	bf00      	nop
 8006872:	bf00      	nop
 8006874:	e7fd      	b.n	8006872 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006878:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800687c:	f023 0301 	bic.w	r3, r3, #1
 8006880:	b2da      	uxtb	r2, r3
 8006882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006884:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006888:	e03d      	b.n	8006906 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800688a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006890:	f043 0301 	orr.w	r3, r3, #1
 8006894:	b2da      	uxtb	r2, r3
 8006896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006898:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800689c:	68ba      	ldr	r2, [r7, #8]
 800689e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80068a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10b      	bne.n	80068c2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	617b      	str	r3, [r7, #20]
}
 80068bc:	bf00      	nop
 80068be:	bf00      	nop
 80068c0:	e7fd      	b.n	80068be <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80068c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c4:	699a      	ldr	r2, [r3, #24]
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	18d1      	adds	r1, r2, r3
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068d0:	f7ff ff04 	bl	80066dc <prvInsertTimerInActiveList>
					break;
 80068d4:	e017      	b.n	8006906 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80068d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068dc:	f003 0302 	and.w	r3, r3, #2
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d103      	bne.n	80068ec <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80068e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068e6:	f000 fbe7 	bl	80070b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80068ea:	e00c      	b.n	8006906 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80068ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80068f2:	f023 0301 	bic.w	r3, r3, #1
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80068fe:	e002      	b.n	8006906 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006900:	bf00      	nop
 8006902:	e000      	b.n	8006906 <prvProcessReceivedCommands+0x1a6>
					break;
 8006904:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006906:	4b08      	ldr	r3, [pc, #32]	@ (8006928 <prvProcessReceivedCommands+0x1c8>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	1d39      	adds	r1, r7, #4
 800690c:	2200      	movs	r2, #0
 800690e:	4618      	mov	r0, r3
 8006910:	f7fe fbce 	bl	80050b0 <xQueueReceive>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	f47f af26 	bne.w	8006768 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800691c:	bf00      	nop
 800691e:	bf00      	nop
 8006920:	3730      	adds	r7, #48	@ 0x30
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	200012fc 	.word	0x200012fc

0800692c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b088      	sub	sp, #32
 8006930:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006932:	e049      	b.n	80069c8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006934:	4b2e      	ldr	r3, [pc, #184]	@ (80069f0 <prvSwitchTimerLists+0xc4>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800693e:	4b2c      	ldr	r3, [pc, #176]	@ (80069f0 <prvSwitchTimerLists+0xc4>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68db      	ldr	r3, [r3, #12]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	3304      	adds	r3, #4
 800694c:	4618      	mov	r0, r3
 800694e:	f7fe f8db 	bl	8004b08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a1b      	ldr	r3, [r3, #32]
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006960:	f003 0304 	and.w	r3, r3, #4
 8006964:	2b00      	cmp	r3, #0
 8006966:	d02f      	beq.n	80069c8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	693a      	ldr	r2, [r7, #16]
 800696e:	4413      	add	r3, r2
 8006970:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006972:	68ba      	ldr	r2, [r7, #8]
 8006974:	693b      	ldr	r3, [r7, #16]
 8006976:	429a      	cmp	r2, r3
 8006978:	d90e      	bls.n	8006998 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006986:	4b1a      	ldr	r3, [pc, #104]	@ (80069f0 <prvSwitchTimerLists+0xc4>)
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	3304      	adds	r3, #4
 800698e:	4619      	mov	r1, r3
 8006990:	4610      	mov	r0, r2
 8006992:	f7fe f880 	bl	8004a96 <vListInsert>
 8006996:	e017      	b.n	80069c8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006998:	2300      	movs	r3, #0
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	2300      	movs	r3, #0
 800699e:	693a      	ldr	r2, [r7, #16]
 80069a0:	2100      	movs	r1, #0
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff fd58 	bl	8006458 <xTimerGenericCommand>
 80069a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10b      	bne.n	80069c8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80069b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b4:	f383 8811 	msr	BASEPRI, r3
 80069b8:	f3bf 8f6f 	isb	sy
 80069bc:	f3bf 8f4f 	dsb	sy
 80069c0:	603b      	str	r3, [r7, #0]
}
 80069c2:	bf00      	nop
 80069c4:	bf00      	nop
 80069c6:	e7fd      	b.n	80069c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80069c8:	4b09      	ldr	r3, [pc, #36]	@ (80069f0 <prvSwitchTimerLists+0xc4>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1b0      	bne.n	8006934 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80069d2:	4b07      	ldr	r3, [pc, #28]	@ (80069f0 <prvSwitchTimerLists+0xc4>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80069d8:	4b06      	ldr	r3, [pc, #24]	@ (80069f4 <prvSwitchTimerLists+0xc8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a04      	ldr	r2, [pc, #16]	@ (80069f0 <prvSwitchTimerLists+0xc4>)
 80069de:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80069e0:	4a04      	ldr	r2, [pc, #16]	@ (80069f4 <prvSwitchTimerLists+0xc8>)
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	6013      	str	r3, [r2, #0]
}
 80069e6:	bf00      	nop
 80069e8:	3718      	adds	r7, #24
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	200012f4 	.word	0x200012f4
 80069f4:	200012f8 	.word	0x200012f8

080069f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80069fe:	f000 f96b 	bl	8006cd8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006a02:	4b15      	ldr	r3, [pc, #84]	@ (8006a58 <prvCheckForValidListAndQueue+0x60>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d120      	bne.n	8006a4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006a0a:	4814      	ldr	r0, [pc, #80]	@ (8006a5c <prvCheckForValidListAndQueue+0x64>)
 8006a0c:	f7fd fff2 	bl	80049f4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006a10:	4813      	ldr	r0, [pc, #76]	@ (8006a60 <prvCheckForValidListAndQueue+0x68>)
 8006a12:	f7fd ffef 	bl	80049f4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006a16:	4b13      	ldr	r3, [pc, #76]	@ (8006a64 <prvCheckForValidListAndQueue+0x6c>)
 8006a18:	4a10      	ldr	r2, [pc, #64]	@ (8006a5c <prvCheckForValidListAndQueue+0x64>)
 8006a1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006a1c:	4b12      	ldr	r3, [pc, #72]	@ (8006a68 <prvCheckForValidListAndQueue+0x70>)
 8006a1e:	4a10      	ldr	r2, [pc, #64]	@ (8006a60 <prvCheckForValidListAndQueue+0x68>)
 8006a20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006a22:	2300      	movs	r3, #0
 8006a24:	9300      	str	r3, [sp, #0]
 8006a26:	4b11      	ldr	r3, [pc, #68]	@ (8006a6c <prvCheckForValidListAndQueue+0x74>)
 8006a28:	4a11      	ldr	r2, [pc, #68]	@ (8006a70 <prvCheckForValidListAndQueue+0x78>)
 8006a2a:	2110      	movs	r1, #16
 8006a2c:	200a      	movs	r0, #10
 8006a2e:	f7fe f8ff 	bl	8004c30 <xQueueGenericCreateStatic>
 8006a32:	4603      	mov	r3, r0
 8006a34:	4a08      	ldr	r2, [pc, #32]	@ (8006a58 <prvCheckForValidListAndQueue+0x60>)
 8006a36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006a38:	4b07      	ldr	r3, [pc, #28]	@ (8006a58 <prvCheckForValidListAndQueue+0x60>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d005      	beq.n	8006a4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006a40:	4b05      	ldr	r3, [pc, #20]	@ (8006a58 <prvCheckForValidListAndQueue+0x60>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	490b      	ldr	r1, [pc, #44]	@ (8006a74 <prvCheckForValidListAndQueue+0x7c>)
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fe fd24 	bl	8005494 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006a4c:	f000 f976 	bl	8006d3c <vPortExitCritical>
}
 8006a50:	bf00      	nop
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	200012fc 	.word	0x200012fc
 8006a5c:	200012cc 	.word	0x200012cc
 8006a60:	200012e0 	.word	0x200012e0
 8006a64:	200012f4 	.word	0x200012f4
 8006a68:	200012f8 	.word	0x200012f8
 8006a6c:	200013a8 	.word	0x200013a8
 8006a70:	20001308 	.word	0x20001308
 8006a74:	08007544 	.word	0x08007544

08006a78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	3b04      	subs	r3, #4
 8006a88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	3b04      	subs	r3, #4
 8006a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	f023 0201 	bic.w	r2, r3, #1
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	3b04      	subs	r3, #4
 8006aa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006aa8:	4a0c      	ldr	r2, [pc, #48]	@ (8006adc <pxPortInitialiseStack+0x64>)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	3b14      	subs	r3, #20
 8006ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	3b04      	subs	r3, #4
 8006abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f06f 0202 	mvn.w	r2, #2
 8006ac6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	3b20      	subs	r3, #32
 8006acc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006ace:	68fb      	ldr	r3, [r7, #12]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3714      	adds	r7, #20
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr
 8006adc:	08006ae1 	.word	0x08006ae1

08006ae0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006aea:	4b13      	ldr	r3, [pc, #76]	@ (8006b38 <prvTaskExitError+0x58>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006af2:	d00b      	beq.n	8006b0c <prvTaskExitError+0x2c>
	__asm volatile
 8006af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	60fb      	str	r3, [r7, #12]
}
 8006b06:	bf00      	nop
 8006b08:	bf00      	nop
 8006b0a:	e7fd      	b.n	8006b08 <prvTaskExitError+0x28>
	__asm volatile
 8006b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b10:	f383 8811 	msr	BASEPRI, r3
 8006b14:	f3bf 8f6f 	isb	sy
 8006b18:	f3bf 8f4f 	dsb	sy
 8006b1c:	60bb      	str	r3, [r7, #8]
}
 8006b1e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006b20:	bf00      	nop
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d0fc      	beq.n	8006b22 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006b28:	bf00      	nop
 8006b2a:	bf00      	nop
 8006b2c:	3714      	adds	r7, #20
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr
 8006b36:	bf00      	nop
 8006b38:	2000000c 	.word	0x2000000c
 8006b3c:	00000000 	.word	0x00000000

08006b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006b40:	4b07      	ldr	r3, [pc, #28]	@ (8006b60 <pxCurrentTCBConst2>)
 8006b42:	6819      	ldr	r1, [r3, #0]
 8006b44:	6808      	ldr	r0, [r1, #0]
 8006b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4a:	f380 8809 	msr	PSP, r0
 8006b4e:	f3bf 8f6f 	isb	sy
 8006b52:	f04f 0000 	mov.w	r0, #0
 8006b56:	f380 8811 	msr	BASEPRI, r0
 8006b5a:	4770      	bx	lr
 8006b5c:	f3af 8000 	nop.w

08006b60 <pxCurrentTCBConst2>:
 8006b60:	20000dcc 	.word	0x20000dcc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop

08006b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006b68:	4808      	ldr	r0, [pc, #32]	@ (8006b8c <prvPortStartFirstTask+0x24>)
 8006b6a:	6800      	ldr	r0, [r0, #0]
 8006b6c:	6800      	ldr	r0, [r0, #0]
 8006b6e:	f380 8808 	msr	MSP, r0
 8006b72:	f04f 0000 	mov.w	r0, #0
 8006b76:	f380 8814 	msr	CONTROL, r0
 8006b7a:	b662      	cpsie	i
 8006b7c:	b661      	cpsie	f
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	f3bf 8f6f 	isb	sy
 8006b86:	df00      	svc	0
 8006b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006b8a:	bf00      	nop
 8006b8c:	e000ed08 	.word	0xe000ed08

08006b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b086      	sub	sp, #24
 8006b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006b96:	4b47      	ldr	r3, [pc, #284]	@ (8006cb4 <xPortStartScheduler+0x124>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a47      	ldr	r2, [pc, #284]	@ (8006cb8 <xPortStartScheduler+0x128>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d10b      	bne.n	8006bb8 <xPortStartScheduler+0x28>
	__asm volatile
 8006ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ba4:	f383 8811 	msr	BASEPRI, r3
 8006ba8:	f3bf 8f6f 	isb	sy
 8006bac:	f3bf 8f4f 	dsb	sy
 8006bb0:	60fb      	str	r3, [r7, #12]
}
 8006bb2:	bf00      	nop
 8006bb4:	bf00      	nop
 8006bb6:	e7fd      	b.n	8006bb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006bb8:	4b3e      	ldr	r3, [pc, #248]	@ (8006cb4 <xPortStartScheduler+0x124>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a3f      	ldr	r2, [pc, #252]	@ (8006cbc <xPortStartScheduler+0x12c>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d10b      	bne.n	8006bda <xPortStartScheduler+0x4a>
	__asm volatile
 8006bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bc6:	f383 8811 	msr	BASEPRI, r3
 8006bca:	f3bf 8f6f 	isb	sy
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	613b      	str	r3, [r7, #16]
}
 8006bd4:	bf00      	nop
 8006bd6:	bf00      	nop
 8006bd8:	e7fd      	b.n	8006bd6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006bda:	4b39      	ldr	r3, [pc, #228]	@ (8006cc0 <xPortStartScheduler+0x130>)
 8006bdc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006be6:	697b      	ldr	r3, [r7, #20]
 8006be8:	22ff      	movs	r2, #255	@ 0xff
 8006bea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006bf4:	78fb      	ldrb	r3, [r7, #3]
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006bfc:	b2da      	uxtb	r2, r3
 8006bfe:	4b31      	ldr	r3, [pc, #196]	@ (8006cc4 <xPortStartScheduler+0x134>)
 8006c00:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006c02:	4b31      	ldr	r3, [pc, #196]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c04:	2207      	movs	r2, #7
 8006c06:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c08:	e009      	b.n	8006c1e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	4a2d      	ldr	r2, [pc, #180]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c12:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006c14:	78fb      	ldrb	r3, [r7, #3]
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	005b      	lsls	r3, r3, #1
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c1e:	78fb      	ldrb	r3, [r7, #3]
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c26:	2b80      	cmp	r3, #128	@ 0x80
 8006c28:	d0ef      	beq.n	8006c0a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006c2a:	4b27      	ldr	r3, [pc, #156]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f1c3 0307 	rsb	r3, r3, #7
 8006c32:	2b04      	cmp	r3, #4
 8006c34:	d00b      	beq.n	8006c4e <xPortStartScheduler+0xbe>
	__asm volatile
 8006c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c3a:	f383 8811 	msr	BASEPRI, r3
 8006c3e:	f3bf 8f6f 	isb	sy
 8006c42:	f3bf 8f4f 	dsb	sy
 8006c46:	60bb      	str	r3, [r7, #8]
}
 8006c48:	bf00      	nop
 8006c4a:	bf00      	nop
 8006c4c:	e7fd      	b.n	8006c4a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006c4e:	4b1e      	ldr	r3, [pc, #120]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	021b      	lsls	r3, r3, #8
 8006c54:	4a1c      	ldr	r2, [pc, #112]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006c58:	4b1b      	ldr	r3, [pc, #108]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c60:	4a19      	ldr	r2, [pc, #100]	@ (8006cc8 <xPortStartScheduler+0x138>)
 8006c62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	b2da      	uxtb	r2, r3
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006c6c:	4b17      	ldr	r3, [pc, #92]	@ (8006ccc <xPortStartScheduler+0x13c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a16      	ldr	r2, [pc, #88]	@ (8006ccc <xPortStartScheduler+0x13c>)
 8006c72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006c76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006c78:	4b14      	ldr	r3, [pc, #80]	@ (8006ccc <xPortStartScheduler+0x13c>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a13      	ldr	r2, [pc, #76]	@ (8006ccc <xPortStartScheduler+0x13c>)
 8006c7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006c82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006c84:	f000 f8da 	bl	8006e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006c88:	4b11      	ldr	r3, [pc, #68]	@ (8006cd0 <xPortStartScheduler+0x140>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006c8e:	f000 f8f9 	bl	8006e84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006c92:	4b10      	ldr	r3, [pc, #64]	@ (8006cd4 <xPortStartScheduler+0x144>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a0f      	ldr	r2, [pc, #60]	@ (8006cd4 <xPortStartScheduler+0x144>)
 8006c98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006c9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006c9e:	f7ff ff63 	bl	8006b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ca2:	f7ff f82f 	bl	8005d04 <vTaskSwitchContext>
	prvTaskExitError();
 8006ca6:	f7ff ff1b 	bl	8006ae0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3718      	adds	r7, #24
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	e000ed00 	.word	0xe000ed00
 8006cb8:	410fc271 	.word	0x410fc271
 8006cbc:	410fc270 	.word	0x410fc270
 8006cc0:	e000e400 	.word	0xe000e400
 8006cc4:	200013f8 	.word	0x200013f8
 8006cc8:	200013fc 	.word	0x200013fc
 8006ccc:	e000ed20 	.word	0xe000ed20
 8006cd0:	2000000c 	.word	0x2000000c
 8006cd4:	e000ef34 	.word	0xe000ef34

08006cd8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	607b      	str	r3, [r7, #4]
}
 8006cf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006cf2:	4b10      	ldr	r3, [pc, #64]	@ (8006d34 <vPortEnterCritical+0x5c>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	3301      	adds	r3, #1
 8006cf8:	4a0e      	ldr	r2, [pc, #56]	@ (8006d34 <vPortEnterCritical+0x5c>)
 8006cfa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8006d34 <vPortEnterCritical+0x5c>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d110      	bne.n	8006d26 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006d04:	4b0c      	ldr	r3, [pc, #48]	@ (8006d38 <vPortEnterCritical+0x60>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00b      	beq.n	8006d26 <vPortEnterCritical+0x4e>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	603b      	str	r3, [r7, #0]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <vPortEnterCritical+0x4a>
	}
}
 8006d26:	bf00      	nop
 8006d28:	370c      	adds	r7, #12
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	2000000c 	.word	0x2000000c
 8006d38:	e000ed04 	.word	0xe000ed04

08006d3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006d42:	4b12      	ldr	r3, [pc, #72]	@ (8006d8c <vPortExitCritical+0x50>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d10b      	bne.n	8006d62 <vPortExitCritical+0x26>
	__asm volatile
 8006d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4e:	f383 8811 	msr	BASEPRI, r3
 8006d52:	f3bf 8f6f 	isb	sy
 8006d56:	f3bf 8f4f 	dsb	sy
 8006d5a:	607b      	str	r3, [r7, #4]
}
 8006d5c:	bf00      	nop
 8006d5e:	bf00      	nop
 8006d60:	e7fd      	b.n	8006d5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006d62:	4b0a      	ldr	r3, [pc, #40]	@ (8006d8c <vPortExitCritical+0x50>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	3b01      	subs	r3, #1
 8006d68:	4a08      	ldr	r2, [pc, #32]	@ (8006d8c <vPortExitCritical+0x50>)
 8006d6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006d6c:	4b07      	ldr	r3, [pc, #28]	@ (8006d8c <vPortExitCritical+0x50>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d105      	bne.n	8006d80 <vPortExitCritical+0x44>
 8006d74:	2300      	movs	r3, #0
 8006d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	f383 8811 	msr	BASEPRI, r3
}
 8006d7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr
 8006d8c:	2000000c 	.word	0x2000000c

08006d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006d90:	f3ef 8009 	mrs	r0, PSP
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	4b15      	ldr	r3, [pc, #84]	@ (8006df0 <pxCurrentTCBConst>)
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	f01e 0f10 	tst.w	lr, #16
 8006da0:	bf08      	it	eq
 8006da2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006da6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006daa:	6010      	str	r0, [r2, #0]
 8006dac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006db0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006db4:	f380 8811 	msr	BASEPRI, r0
 8006db8:	f3bf 8f4f 	dsb	sy
 8006dbc:	f3bf 8f6f 	isb	sy
 8006dc0:	f7fe ffa0 	bl	8005d04 <vTaskSwitchContext>
 8006dc4:	f04f 0000 	mov.w	r0, #0
 8006dc8:	f380 8811 	msr	BASEPRI, r0
 8006dcc:	bc09      	pop	{r0, r3}
 8006dce:	6819      	ldr	r1, [r3, #0]
 8006dd0:	6808      	ldr	r0, [r1, #0]
 8006dd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd6:	f01e 0f10 	tst.w	lr, #16
 8006dda:	bf08      	it	eq
 8006ddc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006de0:	f380 8809 	msr	PSP, r0
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop
 8006dec:	f3af 8000 	nop.w

08006df0 <pxCurrentTCBConst>:
 8006df0:	20000dcc 	.word	0x20000dcc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006df4:	bf00      	nop
 8006df6:	bf00      	nop

08006df8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	607b      	str	r3, [r7, #4]
}
 8006e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006e12:	f7fe febd 	bl	8005b90 <xTaskIncrementTick>
 8006e16:	4603      	mov	r3, r0
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d003      	beq.n	8006e24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006e1c:	4b06      	ldr	r3, [pc, #24]	@ (8006e38 <xPortSysTickHandler+0x40>)
 8006e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e22:	601a      	str	r2, [r3, #0]
 8006e24:	2300      	movs	r3, #0
 8006e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	f383 8811 	msr	BASEPRI, r3
}
 8006e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006e30:	bf00      	nop
 8006e32:	3708      	adds	r7, #8
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	e000ed04 	.word	0xe000ed04

08006e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006e40:	4b0b      	ldr	r3, [pc, #44]	@ (8006e70 <vPortSetupTimerInterrupt+0x34>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006e46:	4b0b      	ldr	r3, [pc, #44]	@ (8006e74 <vPortSetupTimerInterrupt+0x38>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006e78 <vPortSetupTimerInterrupt+0x3c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a0a      	ldr	r2, [pc, #40]	@ (8006e7c <vPortSetupTimerInterrupt+0x40>)
 8006e52:	fba2 2303 	umull	r2, r3, r2, r3
 8006e56:	099b      	lsrs	r3, r3, #6
 8006e58:	4a09      	ldr	r2, [pc, #36]	@ (8006e80 <vPortSetupTimerInterrupt+0x44>)
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006e5e:	4b04      	ldr	r3, [pc, #16]	@ (8006e70 <vPortSetupTimerInterrupt+0x34>)
 8006e60:	2207      	movs	r2, #7
 8006e62:	601a      	str	r2, [r3, #0]
}
 8006e64:	bf00      	nop
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	e000e010 	.word	0xe000e010
 8006e74:	e000e018 	.word	0xe000e018
 8006e78:	20000000 	.word	0x20000000
 8006e7c:	10624dd3 	.word	0x10624dd3
 8006e80:	e000e014 	.word	0xe000e014

08006e84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006e84:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006e94 <vPortEnableVFP+0x10>
 8006e88:	6801      	ldr	r1, [r0, #0]
 8006e8a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006e8e:	6001      	str	r1, [r0, #0]
 8006e90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006e92:	bf00      	nop
 8006e94:	e000ed88 	.word	0xe000ed88

08006e98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006e9e:	f3ef 8305 	mrs	r3, IPSR
 8006ea2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2b0f      	cmp	r3, #15
 8006ea8:	d915      	bls.n	8006ed6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006eaa:	4a18      	ldr	r2, [pc, #96]	@ (8006f0c <vPortValidateInterruptPriority+0x74>)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	4413      	add	r3, r2
 8006eb0:	781b      	ldrb	r3, [r3, #0]
 8006eb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006eb4:	4b16      	ldr	r3, [pc, #88]	@ (8006f10 <vPortValidateInterruptPriority+0x78>)
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	7afa      	ldrb	r2, [r7, #11]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d20b      	bcs.n	8006ed6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec2:	f383 8811 	msr	BASEPRI, r3
 8006ec6:	f3bf 8f6f 	isb	sy
 8006eca:	f3bf 8f4f 	dsb	sy
 8006ece:	607b      	str	r3, [r7, #4]
}
 8006ed0:	bf00      	nop
 8006ed2:	bf00      	nop
 8006ed4:	e7fd      	b.n	8006ed2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8006f14 <vPortValidateInterruptPriority+0x7c>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006ede:	4b0e      	ldr	r3, [pc, #56]	@ (8006f18 <vPortValidateInterruptPriority+0x80>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d90b      	bls.n	8006efe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	603b      	str	r3, [r7, #0]
}
 8006ef8:	bf00      	nop
 8006efa:	bf00      	nop
 8006efc:	e7fd      	b.n	8006efa <vPortValidateInterruptPriority+0x62>
	}
 8006efe:	bf00      	nop
 8006f00:	3714      	adds	r7, #20
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	e000e3f0 	.word	0xe000e3f0
 8006f10:	200013f8 	.word	0x200013f8
 8006f14:	e000ed0c 	.word	0xe000ed0c
 8006f18:	200013fc 	.word	0x200013fc

08006f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b08a      	sub	sp, #40	@ 0x28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006f24:	2300      	movs	r3, #0
 8006f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006f28:	f7fe fd76 	bl	8005a18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006f2c:	4b5c      	ldr	r3, [pc, #368]	@ (80070a0 <pvPortMalloc+0x184>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006f34:	f000 f924 	bl	8007180 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006f38:	4b5a      	ldr	r3, [pc, #360]	@ (80070a4 <pvPortMalloc+0x188>)
 8006f3a:	681a      	ldr	r2, [r3, #0]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4013      	ands	r3, r2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f040 8095 	bne.w	8007070 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d01e      	beq.n	8006f8a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006f4c:	2208      	movs	r2, #8
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4413      	add	r3, r2
 8006f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f003 0307 	and.w	r3, r3, #7
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d015      	beq.n	8006f8a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f023 0307 	bic.w	r3, r3, #7
 8006f64:	3308      	adds	r3, #8
 8006f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f003 0307 	and.w	r3, r3, #7
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00b      	beq.n	8006f8a <pvPortMalloc+0x6e>
	__asm volatile
 8006f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f76:	f383 8811 	msr	BASEPRI, r3
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	617b      	str	r3, [r7, #20]
}
 8006f84:	bf00      	nop
 8006f86:	bf00      	nop
 8006f88:	e7fd      	b.n	8006f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d06f      	beq.n	8007070 <pvPortMalloc+0x154>
 8006f90:	4b45      	ldr	r3, [pc, #276]	@ (80070a8 <pvPortMalloc+0x18c>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d86a      	bhi.n	8007070 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006f9a:	4b44      	ldr	r3, [pc, #272]	@ (80070ac <pvPortMalloc+0x190>)
 8006f9c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006f9e:	4b43      	ldr	r3, [pc, #268]	@ (80070ac <pvPortMalloc+0x190>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006fa4:	e004      	b.n	8006fb0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d903      	bls.n	8006fc2 <pvPortMalloc+0xa6>
 8006fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1f1      	bne.n	8006fa6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006fc2:	4b37      	ldr	r3, [pc, #220]	@ (80070a0 <pvPortMalloc+0x184>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d051      	beq.n	8007070 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006fcc:	6a3b      	ldr	r3, [r7, #32]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2208      	movs	r2, #8
 8006fd2:	4413      	add	r3, r2
 8006fd4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	1ad2      	subs	r2, r2, r3
 8006fe6:	2308      	movs	r3, #8
 8006fe8:	005b      	lsls	r3, r3, #1
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d920      	bls.n	8007030 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	f003 0307 	and.w	r3, r3, #7
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d00b      	beq.n	8007018 <pvPortMalloc+0xfc>
	__asm volatile
 8007000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007004:	f383 8811 	msr	BASEPRI, r3
 8007008:	f3bf 8f6f 	isb	sy
 800700c:	f3bf 8f4f 	dsb	sy
 8007010:	613b      	str	r3, [r7, #16]
}
 8007012:	bf00      	nop
 8007014:	bf00      	nop
 8007016:	e7fd      	b.n	8007014 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800701a:	685a      	ldr	r2, [r3, #4]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	1ad2      	subs	r2, r2, r3
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800702a:	69b8      	ldr	r0, [r7, #24]
 800702c:	f000 f90a 	bl	8007244 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007030:	4b1d      	ldr	r3, [pc, #116]	@ (80070a8 <pvPortMalloc+0x18c>)
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	4a1b      	ldr	r2, [pc, #108]	@ (80070a8 <pvPortMalloc+0x18c>)
 800703c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800703e:	4b1a      	ldr	r3, [pc, #104]	@ (80070a8 <pvPortMalloc+0x18c>)
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	4b1b      	ldr	r3, [pc, #108]	@ (80070b0 <pvPortMalloc+0x194>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	429a      	cmp	r2, r3
 8007048:	d203      	bcs.n	8007052 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800704a:	4b17      	ldr	r3, [pc, #92]	@ (80070a8 <pvPortMalloc+0x18c>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a18      	ldr	r2, [pc, #96]	@ (80070b0 <pvPortMalloc+0x194>)
 8007050:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007054:	685a      	ldr	r2, [r3, #4]
 8007056:	4b13      	ldr	r3, [pc, #76]	@ (80070a4 <pvPortMalloc+0x188>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	431a      	orrs	r2, r3
 800705c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	2200      	movs	r2, #0
 8007064:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007066:	4b13      	ldr	r3, [pc, #76]	@ (80070b4 <pvPortMalloc+0x198>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	3301      	adds	r3, #1
 800706c:	4a11      	ldr	r2, [pc, #68]	@ (80070b4 <pvPortMalloc+0x198>)
 800706e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007070:	f7fe fce0 	bl	8005a34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	f003 0307 	and.w	r3, r3, #7
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00b      	beq.n	8007096 <pvPortMalloc+0x17a>
	__asm volatile
 800707e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	60fb      	str	r3, [r7, #12]
}
 8007090:	bf00      	nop
 8007092:	bf00      	nop
 8007094:	e7fd      	b.n	8007092 <pvPortMalloc+0x176>
	return pvReturn;
 8007096:	69fb      	ldr	r3, [r7, #28]
}
 8007098:	4618      	mov	r0, r3
 800709a:	3728      	adds	r7, #40	@ 0x28
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	200075b0 	.word	0x200075b0
 80070a4:	200075c4 	.word	0x200075c4
 80070a8:	200075b4 	.word	0x200075b4
 80070ac:	200075a8 	.word	0x200075a8
 80070b0:	200075b8 	.word	0x200075b8
 80070b4:	200075bc 	.word	0x200075bc

080070b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b086      	sub	sp, #24
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d04f      	beq.n	800716a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80070ca:	2308      	movs	r3, #8
 80070cc:	425b      	negs	r3, r3
 80070ce:	697a      	ldr	r2, [r7, #20]
 80070d0:	4413      	add	r3, r2
 80070d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	4b25      	ldr	r3, [pc, #148]	@ (8007174 <vPortFree+0xbc>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4013      	ands	r3, r2
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d10b      	bne.n	80070fe <vPortFree+0x46>
	__asm volatile
 80070e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ea:	f383 8811 	msr	BASEPRI, r3
 80070ee:	f3bf 8f6f 	isb	sy
 80070f2:	f3bf 8f4f 	dsb	sy
 80070f6:	60fb      	str	r3, [r7, #12]
}
 80070f8:	bf00      	nop
 80070fa:	bf00      	nop
 80070fc:	e7fd      	b.n	80070fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80070fe:	693b      	ldr	r3, [r7, #16]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00b      	beq.n	800711e <vPortFree+0x66>
	__asm volatile
 8007106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710a:	f383 8811 	msr	BASEPRI, r3
 800710e:	f3bf 8f6f 	isb	sy
 8007112:	f3bf 8f4f 	dsb	sy
 8007116:	60bb      	str	r3, [r7, #8]
}
 8007118:	bf00      	nop
 800711a:	bf00      	nop
 800711c:	e7fd      	b.n	800711a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	685a      	ldr	r2, [r3, #4]
 8007122:	4b14      	ldr	r3, [pc, #80]	@ (8007174 <vPortFree+0xbc>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4013      	ands	r3, r2
 8007128:	2b00      	cmp	r3, #0
 800712a:	d01e      	beq.n	800716a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d11a      	bne.n	800716a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	685a      	ldr	r2, [r3, #4]
 8007138:	4b0e      	ldr	r3, [pc, #56]	@ (8007174 <vPortFree+0xbc>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	43db      	mvns	r3, r3
 800713e:	401a      	ands	r2, r3
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007144:	f7fe fc68 	bl	8005a18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	4b0a      	ldr	r3, [pc, #40]	@ (8007178 <vPortFree+0xc0>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4413      	add	r3, r2
 8007152:	4a09      	ldr	r2, [pc, #36]	@ (8007178 <vPortFree+0xc0>)
 8007154:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007156:	6938      	ldr	r0, [r7, #16]
 8007158:	f000 f874 	bl	8007244 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800715c:	4b07      	ldr	r3, [pc, #28]	@ (800717c <vPortFree+0xc4>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3301      	adds	r3, #1
 8007162:	4a06      	ldr	r2, [pc, #24]	@ (800717c <vPortFree+0xc4>)
 8007164:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007166:	f7fe fc65 	bl	8005a34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800716a:	bf00      	nop
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	200075c4 	.word	0x200075c4
 8007178:	200075b4 	.word	0x200075b4
 800717c:	200075c0 	.word	0x200075c0

08007180 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007186:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 800718a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800718c:	4b27      	ldr	r3, [pc, #156]	@ (800722c <prvHeapInit+0xac>)
 800718e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00c      	beq.n	80071b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	3307      	adds	r3, #7
 800719e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f023 0307 	bic.w	r3, r3, #7
 80071a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80071a8:	68ba      	ldr	r2, [r7, #8]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	4a1f      	ldr	r2, [pc, #124]	@ (800722c <prvHeapInit+0xac>)
 80071b0:	4413      	add	r3, r2
 80071b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80071b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007230 <prvHeapInit+0xb0>)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80071be:	4b1c      	ldr	r3, [pc, #112]	@ (8007230 <prvHeapInit+0xb0>)
 80071c0:	2200      	movs	r2, #0
 80071c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	4413      	add	r3, r2
 80071ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80071cc:	2208      	movs	r2, #8
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	1a9b      	subs	r3, r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0307 	bic.w	r3, r3, #7
 80071da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	4a15      	ldr	r2, [pc, #84]	@ (8007234 <prvHeapInit+0xb4>)
 80071e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80071e2:	4b14      	ldr	r3, [pc, #80]	@ (8007234 <prvHeapInit+0xb4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2200      	movs	r2, #0
 80071e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80071ea:	4b12      	ldr	r3, [pc, #72]	@ (8007234 <prvHeapInit+0xb4>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2200      	movs	r2, #0
 80071f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	68fa      	ldr	r2, [r7, #12]
 80071fa:	1ad2      	subs	r2, r2, r3
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007200:	4b0c      	ldr	r3, [pc, #48]	@ (8007234 <prvHeapInit+0xb4>)
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	4a0a      	ldr	r2, [pc, #40]	@ (8007238 <prvHeapInit+0xb8>)
 800720e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	4a09      	ldr	r2, [pc, #36]	@ (800723c <prvHeapInit+0xbc>)
 8007216:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007218:	4b09      	ldr	r3, [pc, #36]	@ (8007240 <prvHeapInit+0xc0>)
 800721a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800721e:	601a      	str	r2, [r3, #0]
}
 8007220:	bf00      	nop
 8007222:	3714      	adds	r7, #20
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr
 800722c:	20001400 	.word	0x20001400
 8007230:	200075a8 	.word	0x200075a8
 8007234:	200075b0 	.word	0x200075b0
 8007238:	200075b8 	.word	0x200075b8
 800723c:	200075b4 	.word	0x200075b4
 8007240:	200075c4 	.word	0x200075c4

08007244 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800724c:	4b28      	ldr	r3, [pc, #160]	@ (80072f0 <prvInsertBlockIntoFreeList+0xac>)
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	e002      	b.n	8007258 <prvInsertBlockIntoFreeList+0x14>
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	60fb      	str	r3, [r7, #12]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	429a      	cmp	r2, r3
 8007260:	d8f7      	bhi.n	8007252 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	68ba      	ldr	r2, [r7, #8]
 800726c:	4413      	add	r3, r2
 800726e:	687a      	ldr	r2, [r7, #4]
 8007270:	429a      	cmp	r2, r3
 8007272:	d108      	bne.n	8007286 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	685a      	ldr	r2, [r3, #4]
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	441a      	add	r2, r3
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	68ba      	ldr	r2, [r7, #8]
 8007290:	441a      	add	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	429a      	cmp	r2, r3
 8007298:	d118      	bne.n	80072cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	4b15      	ldr	r3, [pc, #84]	@ (80072f4 <prvInsertBlockIntoFreeList+0xb0>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d00d      	beq.n	80072c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	441a      	add	r2, r3
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	601a      	str	r2, [r3, #0]
 80072c0:	e008      	b.n	80072d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80072c2:	4b0c      	ldr	r3, [pc, #48]	@ (80072f4 <prvInsertBlockIntoFreeList+0xb0>)
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	601a      	str	r2, [r3, #0]
 80072ca:	e003      	b.n	80072d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681a      	ldr	r2, [r3, #0]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	429a      	cmp	r2, r3
 80072da:	d002      	beq.n	80072e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072e2:	bf00      	nop
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	200075a8 	.word	0x200075a8
 80072f4:	200075b0 	.word	0x200075b0

080072f8 <memset>:
 80072f8:	4402      	add	r2, r0
 80072fa:	4603      	mov	r3, r0
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d100      	bne.n	8007302 <memset+0xa>
 8007300:	4770      	bx	lr
 8007302:	f803 1b01 	strb.w	r1, [r3], #1
 8007306:	e7f9      	b.n	80072fc <memset+0x4>

08007308 <_reclaim_reent>:
 8007308:	4b2d      	ldr	r3, [pc, #180]	@ (80073c0 <_reclaim_reent+0xb8>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4283      	cmp	r3, r0
 800730e:	b570      	push	{r4, r5, r6, lr}
 8007310:	4604      	mov	r4, r0
 8007312:	d053      	beq.n	80073bc <_reclaim_reent+0xb4>
 8007314:	69c3      	ldr	r3, [r0, #28]
 8007316:	b31b      	cbz	r3, 8007360 <_reclaim_reent+0x58>
 8007318:	68db      	ldr	r3, [r3, #12]
 800731a:	b163      	cbz	r3, 8007336 <_reclaim_reent+0x2e>
 800731c:	2500      	movs	r5, #0
 800731e:	69e3      	ldr	r3, [r4, #28]
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	5959      	ldr	r1, [r3, r5]
 8007324:	b9b1      	cbnz	r1, 8007354 <_reclaim_reent+0x4c>
 8007326:	3504      	adds	r5, #4
 8007328:	2d80      	cmp	r5, #128	@ 0x80
 800732a:	d1f8      	bne.n	800731e <_reclaim_reent+0x16>
 800732c:	69e3      	ldr	r3, [r4, #28]
 800732e:	4620      	mov	r0, r4
 8007330:	68d9      	ldr	r1, [r3, #12]
 8007332:	f000 f87b 	bl	800742c <_free_r>
 8007336:	69e3      	ldr	r3, [r4, #28]
 8007338:	6819      	ldr	r1, [r3, #0]
 800733a:	b111      	cbz	r1, 8007342 <_reclaim_reent+0x3a>
 800733c:	4620      	mov	r0, r4
 800733e:	f000 f875 	bl	800742c <_free_r>
 8007342:	69e3      	ldr	r3, [r4, #28]
 8007344:	689d      	ldr	r5, [r3, #8]
 8007346:	b15d      	cbz	r5, 8007360 <_reclaim_reent+0x58>
 8007348:	4629      	mov	r1, r5
 800734a:	4620      	mov	r0, r4
 800734c:	682d      	ldr	r5, [r5, #0]
 800734e:	f000 f86d 	bl	800742c <_free_r>
 8007352:	e7f8      	b.n	8007346 <_reclaim_reent+0x3e>
 8007354:	680e      	ldr	r6, [r1, #0]
 8007356:	4620      	mov	r0, r4
 8007358:	f000 f868 	bl	800742c <_free_r>
 800735c:	4631      	mov	r1, r6
 800735e:	e7e1      	b.n	8007324 <_reclaim_reent+0x1c>
 8007360:	6961      	ldr	r1, [r4, #20]
 8007362:	b111      	cbz	r1, 800736a <_reclaim_reent+0x62>
 8007364:	4620      	mov	r0, r4
 8007366:	f000 f861 	bl	800742c <_free_r>
 800736a:	69e1      	ldr	r1, [r4, #28]
 800736c:	b111      	cbz	r1, 8007374 <_reclaim_reent+0x6c>
 800736e:	4620      	mov	r0, r4
 8007370:	f000 f85c 	bl	800742c <_free_r>
 8007374:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007376:	b111      	cbz	r1, 800737e <_reclaim_reent+0x76>
 8007378:	4620      	mov	r0, r4
 800737a:	f000 f857 	bl	800742c <_free_r>
 800737e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007380:	b111      	cbz	r1, 8007388 <_reclaim_reent+0x80>
 8007382:	4620      	mov	r0, r4
 8007384:	f000 f852 	bl	800742c <_free_r>
 8007388:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800738a:	b111      	cbz	r1, 8007392 <_reclaim_reent+0x8a>
 800738c:	4620      	mov	r0, r4
 800738e:	f000 f84d 	bl	800742c <_free_r>
 8007392:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007394:	b111      	cbz	r1, 800739c <_reclaim_reent+0x94>
 8007396:	4620      	mov	r0, r4
 8007398:	f000 f848 	bl	800742c <_free_r>
 800739c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800739e:	b111      	cbz	r1, 80073a6 <_reclaim_reent+0x9e>
 80073a0:	4620      	mov	r0, r4
 80073a2:	f000 f843 	bl	800742c <_free_r>
 80073a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80073a8:	b111      	cbz	r1, 80073b0 <_reclaim_reent+0xa8>
 80073aa:	4620      	mov	r0, r4
 80073ac:	f000 f83e 	bl	800742c <_free_r>
 80073b0:	6a23      	ldr	r3, [r4, #32]
 80073b2:	b11b      	cbz	r3, 80073bc <_reclaim_reent+0xb4>
 80073b4:	4620      	mov	r0, r4
 80073b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80073ba:	4718      	bx	r3
 80073bc:	bd70      	pop	{r4, r5, r6, pc}
 80073be:	bf00      	nop
 80073c0:	20000010 	.word	0x20000010

080073c4 <__libc_init_array>:
 80073c4:	b570      	push	{r4, r5, r6, lr}
 80073c6:	4d0d      	ldr	r5, [pc, #52]	@ (80073fc <__libc_init_array+0x38>)
 80073c8:	4c0d      	ldr	r4, [pc, #52]	@ (8007400 <__libc_init_array+0x3c>)
 80073ca:	1b64      	subs	r4, r4, r5
 80073cc:	10a4      	asrs	r4, r4, #2
 80073ce:	2600      	movs	r6, #0
 80073d0:	42a6      	cmp	r6, r4
 80073d2:	d109      	bne.n	80073e8 <__libc_init_array+0x24>
 80073d4:	4d0b      	ldr	r5, [pc, #44]	@ (8007404 <__libc_init_array+0x40>)
 80073d6:	4c0c      	ldr	r4, [pc, #48]	@ (8007408 <__libc_init_array+0x44>)
 80073d8:	f000 f87e 	bl	80074d8 <_init>
 80073dc:	1b64      	subs	r4, r4, r5
 80073de:	10a4      	asrs	r4, r4, #2
 80073e0:	2600      	movs	r6, #0
 80073e2:	42a6      	cmp	r6, r4
 80073e4:	d105      	bne.n	80073f2 <__libc_init_array+0x2e>
 80073e6:	bd70      	pop	{r4, r5, r6, pc}
 80073e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ec:	4798      	blx	r3
 80073ee:	3601      	adds	r6, #1
 80073f0:	e7ee      	b.n	80073d0 <__libc_init_array+0xc>
 80073f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80073f6:	4798      	blx	r3
 80073f8:	3601      	adds	r6, #1
 80073fa:	e7f2      	b.n	80073e2 <__libc_init_array+0x1e>
 80073fc:	08007dc8 	.word	0x08007dc8
 8007400:	08007dc8 	.word	0x08007dc8
 8007404:	08007dc8 	.word	0x08007dc8
 8007408:	08007dcc 	.word	0x08007dcc

0800740c <__retarget_lock_acquire_recursive>:
 800740c:	4770      	bx	lr

0800740e <__retarget_lock_release_recursive>:
 800740e:	4770      	bx	lr

08007410 <memcpy>:
 8007410:	440a      	add	r2, r1
 8007412:	4291      	cmp	r1, r2
 8007414:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007418:	d100      	bne.n	800741c <memcpy+0xc>
 800741a:	4770      	bx	lr
 800741c:	b510      	push	{r4, lr}
 800741e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007422:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007426:	4291      	cmp	r1, r2
 8007428:	d1f9      	bne.n	800741e <memcpy+0xe>
 800742a:	bd10      	pop	{r4, pc}

0800742c <_free_r>:
 800742c:	b538      	push	{r3, r4, r5, lr}
 800742e:	4605      	mov	r5, r0
 8007430:	2900      	cmp	r1, #0
 8007432:	d041      	beq.n	80074b8 <_free_r+0x8c>
 8007434:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007438:	1f0c      	subs	r4, r1, #4
 800743a:	2b00      	cmp	r3, #0
 800743c:	bfb8      	it	lt
 800743e:	18e4      	addlt	r4, r4, r3
 8007440:	f000 f83e 	bl	80074c0 <__malloc_lock>
 8007444:	4a1d      	ldr	r2, [pc, #116]	@ (80074bc <_free_r+0x90>)
 8007446:	6813      	ldr	r3, [r2, #0]
 8007448:	b933      	cbnz	r3, 8007458 <_free_r+0x2c>
 800744a:	6063      	str	r3, [r4, #4]
 800744c:	6014      	str	r4, [r2, #0]
 800744e:	4628      	mov	r0, r5
 8007450:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007454:	f000 b83a 	b.w	80074cc <__malloc_unlock>
 8007458:	42a3      	cmp	r3, r4
 800745a:	d908      	bls.n	800746e <_free_r+0x42>
 800745c:	6820      	ldr	r0, [r4, #0]
 800745e:	1821      	adds	r1, r4, r0
 8007460:	428b      	cmp	r3, r1
 8007462:	bf01      	itttt	eq
 8007464:	6819      	ldreq	r1, [r3, #0]
 8007466:	685b      	ldreq	r3, [r3, #4]
 8007468:	1809      	addeq	r1, r1, r0
 800746a:	6021      	streq	r1, [r4, #0]
 800746c:	e7ed      	b.n	800744a <_free_r+0x1e>
 800746e:	461a      	mov	r2, r3
 8007470:	685b      	ldr	r3, [r3, #4]
 8007472:	b10b      	cbz	r3, 8007478 <_free_r+0x4c>
 8007474:	42a3      	cmp	r3, r4
 8007476:	d9fa      	bls.n	800746e <_free_r+0x42>
 8007478:	6811      	ldr	r1, [r2, #0]
 800747a:	1850      	adds	r0, r2, r1
 800747c:	42a0      	cmp	r0, r4
 800747e:	d10b      	bne.n	8007498 <_free_r+0x6c>
 8007480:	6820      	ldr	r0, [r4, #0]
 8007482:	4401      	add	r1, r0
 8007484:	1850      	adds	r0, r2, r1
 8007486:	4283      	cmp	r3, r0
 8007488:	6011      	str	r1, [r2, #0]
 800748a:	d1e0      	bne.n	800744e <_free_r+0x22>
 800748c:	6818      	ldr	r0, [r3, #0]
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	6053      	str	r3, [r2, #4]
 8007492:	4408      	add	r0, r1
 8007494:	6010      	str	r0, [r2, #0]
 8007496:	e7da      	b.n	800744e <_free_r+0x22>
 8007498:	d902      	bls.n	80074a0 <_free_r+0x74>
 800749a:	230c      	movs	r3, #12
 800749c:	602b      	str	r3, [r5, #0]
 800749e:	e7d6      	b.n	800744e <_free_r+0x22>
 80074a0:	6820      	ldr	r0, [r4, #0]
 80074a2:	1821      	adds	r1, r4, r0
 80074a4:	428b      	cmp	r3, r1
 80074a6:	bf04      	itt	eq
 80074a8:	6819      	ldreq	r1, [r3, #0]
 80074aa:	685b      	ldreq	r3, [r3, #4]
 80074ac:	6063      	str	r3, [r4, #4]
 80074ae:	bf04      	itt	eq
 80074b0:	1809      	addeq	r1, r1, r0
 80074b2:	6021      	streq	r1, [r4, #0]
 80074b4:	6054      	str	r4, [r2, #4]
 80074b6:	e7ca      	b.n	800744e <_free_r+0x22>
 80074b8:	bd38      	pop	{r3, r4, r5, pc}
 80074ba:	bf00      	nop
 80074bc:	20007704 	.word	0x20007704

080074c0 <__malloc_lock>:
 80074c0:	4801      	ldr	r0, [pc, #4]	@ (80074c8 <__malloc_lock+0x8>)
 80074c2:	f7ff bfa3 	b.w	800740c <__retarget_lock_acquire_recursive>
 80074c6:	bf00      	nop
 80074c8:	20007700 	.word	0x20007700

080074cc <__malloc_unlock>:
 80074cc:	4801      	ldr	r0, [pc, #4]	@ (80074d4 <__malloc_unlock+0x8>)
 80074ce:	f7ff bf9e 	b.w	800740e <__retarget_lock_release_recursive>
 80074d2:	bf00      	nop
 80074d4:	20007700 	.word	0x20007700

080074d8 <_init>:
 80074d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074da:	bf00      	nop
 80074dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074de:	bc08      	pop	{r3}
 80074e0:	469e      	mov	lr, r3
 80074e2:	4770      	bx	lr

080074e4 <_fini>:
 80074e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e6:	bf00      	nop
 80074e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ea:	bc08      	pop	{r3}
 80074ec:	469e      	mov	lr, r3
 80074ee:	4770      	bx	lr
