{
  "module_name": "tegra194-cbb.c",
  "hash_id": "7208e1732c44acae0fd3e643db7568723f50114f7ecd9a49a42e40306238fd47",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/tegra/cbb/tegra194-cbb.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/cpufeature.h>\n#include <linux/debugfs.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include <linux/device.h>\n#include <linux/io.h>\n#include <linux/interrupt.h>\n#include <linux/ioport.h>\n#include <soc/tegra/fuse.h>\n#include <soc/tegra/tegra-cbb.h>\n\n#define ERRLOGGER_0_ID_COREID_0     0x00000000\n#define ERRLOGGER_0_ID_REVISIONID_0 0x00000004\n#define ERRLOGGER_0_FAULTEN_0       0x00000008\n#define ERRLOGGER_0_ERRVLD_0        0x0000000c\n#define ERRLOGGER_0_ERRCLR_0        0x00000010\n#define ERRLOGGER_0_ERRLOG0_0       0x00000014\n#define ERRLOGGER_0_ERRLOG1_0       0x00000018\n#define ERRLOGGER_0_RSVD_00_0       0x0000001c\n#define ERRLOGGER_0_ERRLOG3_0       0x00000020\n#define ERRLOGGER_0_ERRLOG4_0       0x00000024\n#define ERRLOGGER_0_ERRLOG5_0       0x00000028\n#define ERRLOGGER_0_STALLEN_0       0x00000038\n\n#define ERRLOGGER_1_ID_COREID_0     0x00000080\n#define ERRLOGGER_1_ID_REVISIONID_0 0x00000084\n#define ERRLOGGER_1_FAULTEN_0       0x00000088\n#define ERRLOGGER_1_ERRVLD_0        0x0000008c\n#define ERRLOGGER_1_ERRCLR_0        0x00000090\n#define ERRLOGGER_1_ERRLOG0_0       0x00000094\n#define ERRLOGGER_1_ERRLOG1_0       0x00000098\n#define ERRLOGGER_1_RSVD_00_0       0x0000009c\n#define ERRLOGGER_1_ERRLOG3_0       0x000000a0\n#define ERRLOGGER_1_ERRLOG4_0       0x000000a4\n#define ERRLOGGER_1_ERRLOG5_0       0x000000a8\n#define ERRLOGGER_1_STALLEN_0       0x000000b8\n\n#define ERRLOGGER_2_ID_COREID_0     0x00000100\n#define ERRLOGGER_2_ID_REVISIONID_0 0x00000104\n#define ERRLOGGER_2_FAULTEN_0       0x00000108\n#define ERRLOGGER_2_ERRVLD_0        0x0000010c\n#define ERRLOGGER_2_ERRCLR_0        0x00000110\n#define ERRLOGGER_2_ERRLOG0_0       0x00000114\n#define ERRLOGGER_2_ERRLOG1_0       0x00000118\n#define ERRLOGGER_2_RSVD_00_0       0x0000011c\n#define ERRLOGGER_2_ERRLOG3_0       0x00000120\n#define ERRLOGGER_2_ERRLOG4_0       0x00000124\n#define ERRLOGGER_2_ERRLOG5_0       0x00000128\n#define ERRLOGGER_2_STALLEN_0       0x00000138\n\n#define CBB_NOC_INITFLOW GENMASK(23, 20)\n#define CBB_NOC_TARGFLOW GENMASK(19, 16)\n#define CBB_NOC_TARG_SUBRANGE GENMASK(15, 9)\n#define CBB_NOC_SEQID GENMASK(8, 0)\n\n#define BPMP_NOC_INITFLOW GENMASK(20, 18)\n#define BPMP_NOC_TARGFLOW GENMASK(17, 13)\n#define BPMP_NOC_TARG_SUBRANGE GENMASK(12, 9)\n#define BPMP_NOC_SEQID GENMASK(8, 0)\n\n#define AON_NOC_INITFLOW GENMASK(22, 21)\n#define AON_NOC_TARGFLOW GENMASK(20, 15)\n#define AON_NOC_TARG_SUBRANGE GENMASK(14, 9)\n#define AON_NOC_SEQID GENMASK(8, 0)\n\n#define SCE_NOC_INITFLOW GENMASK(21, 19)\n#define SCE_NOC_TARGFLOW GENMASK(18, 14)\n#define SCE_NOC_TARG_SUBRANGE GENMASK(13, 9)\n#define SCE_NOC_SEQID GENMASK(8, 0)\n\n#define CBB_NOC_AXCACHE GENMASK(3, 0)\n#define CBB_NOC_NON_MOD GENMASK(4, 4)\n#define CBB_NOC_AXPROT GENMASK(7, 5)\n#define CBB_NOC_FALCONSEC GENMASK(9, 8)\n#define CBB_NOC_GRPSEC GENMASK(16, 10)\n#define CBB_NOC_VQC GENMASK(18, 17)\n#define CBB_NOC_MSTR_ID GENMASK(22, 19)\n#define CBB_NOC_AXI_ID GENMASK(30, 23)\n\n#define CLUSTER_NOC_AXCACHE GENMASK(3, 0)\n#define CLUSTER_NOC_AXPROT GENMASK(6, 4)\n#define CLUSTER_NOC_FALCONSEC GENMASK(8, 7)\n#define CLUSTER_NOC_GRPSEC GENMASK(15, 9)\n#define CLUSTER_NOC_VQC GENMASK(17, 16)\n#define CLUSTER_NOC_MSTR_ID GENMASK(21, 18)\n\n#define CBB_ERR_OPC GENMASK(4, 1)\n#define CBB_ERR_ERRCODE GENMASK(10, 8)\n#define CBB_ERR_LEN1 GENMASK(27, 16)\n\n#define DMAAPB_X_RAW_INTERRUPT_STATUS 0x2ec\n\nstruct tegra194_cbb_packet_header {\n\tbool lock;   \n\tu8 opc;      \n\tu8 errcode;  \n\tu16 len1;    \n\tbool format; \n};\n\nstruct tegra194_cbb_aperture {\n\tu8 initflow;\n\tu8 targflow;\n\tu8 targ_subrange;\n\tu8 init_mapping;\n\tu32 init_localaddress;\n\tu8 targ_mapping;\n\tu32 targ_localaddress;\n\tu16 seqid;\n};\n\nstruct tegra194_cbb_userbits {\n\tu8 axcache;\n\tu8 non_mod;\n\tu8 axprot;\n\tu8 falconsec;\n\tu8 grpsec;\n\tu8 vqc;\n\tu8 mstr_id;\n\tu8 axi_id;\n};\n\nstruct tegra194_cbb_noc_data {\n\tconst char *name;\n\tbool erd_mask_inband_err;\n\tconst char * const *master_id;\n\tunsigned int max_aperture;\n\tconst struct tegra194_cbb_aperture *noc_aperture;\n\tconst char * const *routeid_initflow;\n\tconst char * const *routeid_targflow;\n\tvoid (*parse_routeid)(struct tegra194_cbb_aperture *info, u64 routeid);\n\tvoid (*parse_userbits)(struct tegra194_cbb_userbits *usrbits, u32 elog_5);\n};\n\nstruct tegra194_axi2apb_bridge {\n\tstruct resource res;\n\tvoid __iomem *base;\n};\n\nstruct tegra194_cbb {\n\tstruct tegra_cbb base;\n\n\tconst struct tegra194_cbb_noc_data *noc;\n\tstruct resource *res;\n\n\tvoid __iomem *regs;\n\tunsigned int num_intr;\n\tunsigned int sec_irq;\n\tunsigned int nonsec_irq;\n\tu32 errlog0;\n\tu32 errlog1;\n\tu32 errlog2;\n\tu32 errlog3;\n\tu32 errlog4;\n\tu32 errlog5;\n\n\tstruct tegra194_axi2apb_bridge *bridges;\n\tunsigned int num_bridges;\n};\n\nstatic inline struct tegra194_cbb *to_tegra194_cbb(struct tegra_cbb *cbb)\n{\n\treturn container_of(cbb, struct tegra194_cbb, base);\n}\n\nstatic LIST_HEAD(cbb_list);\nstatic DEFINE_SPINLOCK(cbb_lock);\n\nstatic const char * const tegra194_cbb_trantype[] = {\n\t\"RD  - Read, Incrementing\",\n\t\"RDW - Read, Wrap\",\t\t\t \n\t\"RDX - Exclusive Read\",\t\t\t \n\t\"RDL - Linked Read\",\t\t\t \n\t\"WR  - Write, Incrementing\",\n\t\"WRW - Write, Wrap\",\t\t\t \n\t\"WRC - Exclusive Write\",\t\t \n\t\"PRE - Preamble Sequence for Fixed Accesses\"\n};\n\nstatic const char * const tegra194_axi2apb_error[] = {\n\t\"SFIFONE - Status FIFO Not Empty interrupt\",\n\t\"SFIFOF - Status FIFO Full interrupt\",\n\t\"TIM - Timer(Timeout) interrupt\",\n\t\"SLV - SLVERR interrupt\",\n\t\"NULL\",\n\t\"ERBF - Early response buffer Full interrupt\",\n\t\"NULL\",\n\t\"RDFIFOF - Read Response FIFO Full interrupt\",\n\t\"WRFIFOF - Write Response FIFO Full interrupt\",\n\t\"CH0DFIFOF - Ch0 Data FIFO Full interrupt\",\n\t\"CH1DFIFOF - Ch1 Data FIFO Full interrupt\",\n\t\"CH2DFIFOF - Ch2 Data FIFO Full interrupt\",\n\t\"UAT - Unsupported alignment type error\",\n\t\"UBS - Unsupported burst size error\",\n\t\"UBE - Unsupported Byte Enable error\",\n\t\"UBT - Unsupported burst type error\",\n\t\"BFS - Block Firewall security error\",\n\t\"ARFS - Address Range Firewall security error\",\n\t\"CH0RFIFOF - Ch0 Request FIFO Full interrupt\",\n\t\"CH1RFIFOF - Ch1 Request FIFO Full interrupt\",\n\t\"CH2RFIFOF - Ch2 Request FIFO Full interrupt\"\n};\n\nstatic const char * const tegra194_master_id[] = {\n\t[0x0] = \"CCPLEX\",\n\t[0x1] = \"CCPLEX_DPMU\",\n\t[0x2] = \"BPMP\",\n\t[0x3] = \"AON\",\n\t[0x4] = \"SCE\",\n\t[0x5] = \"GPCDMA_PERIPHERAL\",\n\t[0x6] = \"TSECA\",\n\t[0x7] = \"TSECB\",\n\t[0x8] = \"JTAGM_DFT\",\n\t[0x9] = \"CORESIGHT_AXIAP\",\n\t[0xa] = \"APE\",\n\t[0xb] = \"PEATR\",\n\t[0xc] = \"NVDEC\",\n\t[0xd] = \"RCE\",\n\t[0xe] = \"NVDEC1\"\n};\n\nstatic const struct tegra_cbb_error tegra194_cbb_errors[] = {\n\t{\n\t\t.code = \"SLV\",\n\t\t.source = \"Target\",\n\t\t.desc = \"Target error detected by CBB slave\"\n\t}, {\n\t\t.code = \"DEC\",\n\t\t.source = \"Initiator NIU\",\n\t\t.desc = \"Address decode error\"\n\t}, {\n\t\t.code = \"UNS\",\n\t\t.source = \"Target NIU\",\n\t\t.desc = \"Unsupported request. Not a valid transaction\"\n\t}, {\n\t\t.code = \"DISC\",  \n\t\t.source = \"Power Disconnect\",\n\t\t.desc = \"Disconnected target or domain\"\n\t}, {\n\t\t.code = \"SEC\",\n\t\t.source = \"Initiator NIU or Firewall\",\n\t\t.desc = \"Security violation. Firewall error\"\n\t}, {\n\t\t.code = \"HIDE\",  \n\t\t.source = \"Firewall\",\n\t\t.desc = \"Hidden security violation, reported as OK to initiator\"\n\t}, {\n\t\t.code = \"TMO\",\n\t\t.source = \"Target NIU\",\n\t\t.desc = \"Target time-out error\"\n\t}, {\n\t\t.code = \"RSV\",\n\t\t.source = \"None\",\n\t\t.desc = \"Reserved\"\n\t}\n};\n\n \nstatic const char * const tegra194_cbbcentralnoc_routeid_initflow[] = {\n\t[0x0] = \"aon_p2ps/I/aon\",\n\t[0x1] = \"ape_p2ps/I/ape_p2ps\",\n\t[0x2] = \"bpmp_p2ps/I/bpmp_p2ps\",\n\t[0x3] = \"ccroc_p2ps/I/ccroc_p2ps\",\n\t[0x4] = \"csite_p2ps/I/0\",\n\t[0x5] = \"gpcdma_mmio_p2ps/I/0\",\n\t[0x6] = \"jtag_p2ps/I/0\",\n\t[0x7] = \"nvdec1_p2ps/I/0\",\n\t[0x8] = \"nvdec_p2ps/I/0\",\n\t[0x9] = \"rce_p2ps/I/rce_p2ps\",\n\t[0xa] = \"sce_p2ps/I/sce_p2ps\",\n\t[0xb] = \"tseca_p2ps/I/0\",\n\t[0xc] = \"tsecb_p2ps/I/0\",\n\t[0xd] = \"RESERVED\",\n\t[0xe] = \"RESERVED\",\n\t[0xf] = \"RESERVED\"\n};\n\nstatic const char * const tegra194_cbbcentralnoc_routeid_targflow[] = {\n\t[0x0] = \"SVC/T/intreg\",\n\t[0x1] = \"axis_satellite_axi2apb_p2pm/T/axis_satellite_axi2apb_p2pm\",\n\t[0x2] = \"axis_satellite_grout/T/axis_satellite_grout\",\n\t[0x3] = \"cbb_firewall/T/cbb_firewall\",\n\t[0x4] = \"gpu_p2pm/T/gpu_p2pm\",\n\t[0x5] = \"host1x_p2pm/T/host1x_p2pm\",\n\t[0x6] = \"sapb_3_p2pm/T/sapb_3_p2pm\",\n\t[0x7] = \"smmu0_p2pm/T/smmu0_p2pm\",\n\t[0x8] = \"smmu1_p2pm/T/smmu1_p2pm\",\n\t[0x9] = \"smmu2_p2pm/T/smmu2_p2pm\",\n\t[0xa] = \"stm_p2pm/T/stm_p2pm\",\n\t[0xb] = \"RESERVED\",\n\t[0xc] = \"RESERVED\",\n\t[0xd] = \"RESERVED\",\n\t[0xe] = \"RESERVED\",\n\t[0xf] = \"RESERVED\"\n};\n\n \nstatic const struct tegra194_cbb_aperture tegra194_cbbcentralnoc_apert_lookup[] = {\n\t{ 0x0, 0x0, 0x00, 0x0, 0x02300000,  0, 0x00000000 },\n\t{ 0x0, 0x1, 0x00, 0x0, 0x02003000,  0, 0x02003000 },\n\t{ 0x0, 0x1, 0x01, 0x0, 0x02006000,  2, 0x02006000 },\n\t{ 0x0, 0x1, 0x02, 0x0, 0x02016000,  3, 0x02016000 },\n\t{ 0x0, 0x1, 0x03, 0x0, 0x0201d000,  4, 0x0201d000 },\n\t{ 0x0, 0x1, 0x04, 0x0, 0x0202b000,  6, 0x0202b000 },\n\t{ 0x0, 0x1, 0x05, 0x0, 0x02434000, 20, 0x02434000 },\n\t{ 0x0, 0x1, 0x06, 0x0, 0x02436000, 21, 0x02436000 },\n\t{ 0x0, 0x1, 0x07, 0x0, 0x02438000, 22, 0x02438000 },\n\t{ 0x0, 0x1, 0x08, 0x0, 0x02445000, 24, 0x02445000 },\n\t{ 0x0, 0x1, 0x09, 0x0, 0x02446000, 25, 0x02446000 },\n\t{ 0x0, 0x1, 0x0a, 0x0, 0x02004000,  1, 0x02004000 },\n\t{ 0x0, 0x1, 0x0b, 0x0, 0x0201e000,  5, 0x0201e000 },\n\t{ 0x0, 0x1, 0x0c, 0x0, 0x0202c000,  7, 0x0202c000 },\n\t{ 0x0, 0x1, 0x0d, 0x0, 0x02204000,  8, 0x02204000 },\n\t{ 0x0, 0x1, 0x0e, 0x0, 0x02214000,  9, 0x02214000 },\n\t{ 0x0, 0x1, 0x0f, 0x0, 0x02224000, 10, 0x02224000 },\n\t{ 0x0, 0x1, 0x10, 0x0, 0x02234000, 11, 0x02234000 },\n\t{ 0x0, 0x1, 0x11, 0x0, 0x02244000, 12, 0x02244000 },\n\t{ 0x0, 0x1, 0x12, 0x0, 0x02254000, 13, 0x02254000 },\n\t{ 0x0, 0x1, 0x13, 0x0, 0x02264000, 14, 0x02264000 },\n\t{ 0x0, 0x1, 0x14, 0x0, 0x02274000, 15, 0x02274000 },\n\t{ 0x0, 0x1, 0x15, 0x0, 0x02284000, 16, 0x02284000 },\n\t{ 0x0, 0x1, 0x16, 0x0, 0x0243a000, 23, 0x0243a000 },\n\t{ 0x0, 0x1, 0x17, 0x0, 0x02370000, 17, 0x02370000 },\n\t{ 0x0, 0x1, 0x18, 0x0, 0x023d0000, 18, 0x023d0000 },\n\t{ 0x0, 0x1, 0x19, 0x0, 0x023e0000, 19, 0x023e0000 },\n\t{ 0x0, 0x1, 0x1a, 0x0, 0x02450000, 26, 0x02450000 },\n\t{ 0x0, 0x1, 0x1b, 0x0, 0x02460000, 27, 0x02460000 },\n\t{ 0x0, 0x1, 0x1c, 0x0, 0x02490000, 28, 0x02490000 },\n\t{ 0x0, 0x1, 0x1d, 0x0, 0x03130000, 31, 0x03130000 },\n\t{ 0x0, 0x1, 0x1e, 0x0, 0x03160000, 32, 0x03160000 },\n\t{ 0x0, 0x1, 0x1f, 0x0, 0x03270000, 33, 0x03270000 },\n\t{ 0x0, 0x1, 0x20, 0x0, 0x032e0000, 35, 0x032e0000 },\n\t{ 0x0, 0x1, 0x21, 0x0, 0x03300000, 36, 0x03300000 },\n\t{ 0x0, 0x1, 0x22, 0x0, 0x13090000, 40, 0x13090000 },\n\t{ 0x0, 0x1, 0x23, 0x0, 0x20120000, 43, 0x20120000 },\n\t{ 0x0, 0x1, 0x24, 0x0, 0x20170000, 44, 0x20170000 },\n\t{ 0x0, 0x1, 0x25, 0x0, 0x20190000, 45, 0x20190000 },\n\t{ 0x0, 0x1, 0x26, 0x0, 0x201b0000, 46, 0x201b0000 },\n\t{ 0x0, 0x1, 0x27, 0x0, 0x20250000, 47, 0x20250000 },\n\t{ 0x0, 0x1, 0x28, 0x0, 0x20260000, 48, 0x20260000 },\n\t{ 0x0, 0x1, 0x29, 0x0, 0x20420000, 49, 0x20420000 },\n\t{ 0x0, 0x1, 0x2a, 0x0, 0x20460000, 50, 0x20460000 },\n\t{ 0x0, 0x1, 0x2b, 0x0, 0x204f0000, 51, 0x204f0000 },\n\t{ 0x0, 0x1, 0x2c, 0x0, 0x20520000, 52, 0x20520000 },\n\t{ 0x0, 0x1, 0x2d, 0x0, 0x20580000, 53, 0x20580000 },\n\t{ 0x0, 0x1, 0x2e, 0x0, 0x205a0000, 54, 0x205a0000 },\n\t{ 0x0, 0x1, 0x2f, 0x0, 0x205c0000, 55, 0x205c0000 },\n\t{ 0x0, 0x1, 0x30, 0x0, 0x20690000, 56, 0x20690000 },\n\t{ 0x0, 0x1, 0x31, 0x0, 0x20770000, 57, 0x20770000 },\n\t{ 0x0, 0x1, 0x32, 0x0, 0x20790000, 58, 0x20790000 },\n\t{ 0x0, 0x1, 0x33, 0x0, 0x20880000, 59, 0x20880000 },\n\t{ 0x0, 0x1, 0x34, 0x0, 0x20990000, 62, 0x20990000 },\n\t{ 0x0, 0x1, 0x35, 0x0, 0x20e10000, 65, 0x20e10000 },\n\t{ 0x0, 0x1, 0x36, 0x0, 0x20e70000, 66, 0x20e70000 },\n\t{ 0x0, 0x1, 0x37, 0x0, 0x20e80000, 67, 0x20e80000 },\n\t{ 0x0, 0x1, 0x38, 0x0, 0x20f30000, 68, 0x20f30000 },\n\t{ 0x0, 0x1, 0x39, 0x0, 0x20f50000, 69, 0x20f50000 },\n\t{ 0x0, 0x1, 0x3a, 0x0, 0x20fc0000, 70, 0x20fc0000 },\n\t{ 0x0, 0x1, 0x3b, 0x0, 0x21110000, 72, 0x21110000 },\n\t{ 0x0, 0x1, 0x3c, 0x0, 0x21270000, 73, 0x21270000 },\n\t{ 0x0, 0x1, 0x3d, 0x0, 0x21290000, 74, 0x21290000 },\n\t{ 0x0, 0x1, 0x3e, 0x0, 0x21840000, 75, 0x21840000 },\n\t{ 0x0, 0x1, 0x3f, 0x0, 0x21880000, 76, 0x21880000 },\n\t{ 0x0, 0x1, 0x40, 0x0, 0x218d0000, 77, 0x218d0000 },\n\t{ 0x0, 0x1, 0x41, 0x0, 0x21950000, 78, 0x21950000 },\n\t{ 0x0, 0x1, 0x42, 0x0, 0x21960000, 79, 0x21960000 },\n\t{ 0x0, 0x1, 0x43, 0x0, 0x21a10000, 80, 0x21a10000 },\n\t{ 0x0, 0x1, 0x44, 0x0, 0x024a0000, 29, 0x024a0000 },\n\t{ 0x0, 0x1, 0x45, 0x0, 0x024c0000, 30, 0x024c0000 },\n\t{ 0x0, 0x1, 0x46, 0x0, 0x032c0000, 34, 0x032c0000 },\n\t{ 0x0, 0x1, 0x47, 0x0, 0x03400000, 37, 0x03400000 },\n\t{ 0x0, 0x1, 0x48, 0x0, 0x130a0000, 41, 0x130a0000 },\n\t{ 0x0, 0x1, 0x49, 0x0, 0x130c0000, 42, 0x130c0000 },\n\t{ 0x0, 0x1, 0x4a, 0x0, 0x208a0000, 60, 0x208a0000 },\n\t{ 0x0, 0x1, 0x4b, 0x0, 0x208c0000, 61, 0x208c0000 },\n\t{ 0x0, 0x1, 0x4c, 0x0, 0x209a0000, 63, 0x209a0000 },\n\t{ 0x0, 0x1, 0x4d, 0x0, 0x21a40000, 81, 0x21a40000 },\n\t{ 0x0, 0x1, 0x4e, 0x0, 0x03440000, 38, 0x03440000 },\n\t{ 0x0, 0x1, 0x4f, 0x0, 0x20d00000, 64, 0x20d00000 },\n\t{ 0x0, 0x1, 0x50, 0x0, 0x21000000, 71, 0x21000000 },\n\t{ 0x0, 0x1, 0x51, 0x0, 0x0b000000, 39, 0x0b000000 },\n\t{ 0x0, 0x2, 0x00, 0x0, 0x00000000,  0, 0x00000000 },\n\t{ 0x0, 0x3, 0x00, 0x0, 0x02340000,  0, 0x00000000 },\n\t{ 0x0, 0x4, 0x00, 0x0, 0x17000000,  0, 0x17000000 },\n\t{ 0x0, 0x4, 0x01, 0x0, 0x18000000,  1, 0x18000000 },\n\t{ 0x0, 0x5, 0x00, 0x0, 0x13e80000,  1, 0x13e80000 },\n\t{ 0x0, 0x5, 0x01, 0x0, 0x15810000, 12, 0x15810000 },\n\t{ 0x0, 0x5, 0x02, 0x0, 0x15840000, 14, 0x15840000 },\n\t{ 0x0, 0x5, 0x03, 0x0, 0x15a40000, 17, 0x15a40000 },\n\t{ 0x0, 0x5, 0x04, 0x0, 0x13f00000,  3, 0x13f00000 },\n\t{ 0x0, 0x5, 0x05, 0x0, 0x15820000, 13, 0x15820000 },\n\t{ 0x0, 0x5, 0x06, 0x0, 0x13ec0000,  2, 0x13ec0000 },\n\t{ 0x0, 0x5, 0x07, 0x0, 0x15200000,  6, 0x15200000 },\n\t{ 0x0, 0x5, 0x08, 0x0, 0x15340000,  7, 0x15340000 },\n\t{ 0x0, 0x5, 0x09, 0x0, 0x15380000,  8, 0x15380000 },\n\t{ 0x0, 0x5, 0x0a, 0x0, 0x15500000, 10, 0x15500000 },\n\t{ 0x0, 0x5, 0x0b, 0x0, 0x155c0000, 11, 0x155c0000 },\n\t{ 0x0, 0x5, 0x0c, 0x0, 0x15a00000, 16, 0x15a00000 },\n\t{ 0x0, 0x5, 0x0d, 0x0, 0x13e00000,  0, 0x13e00000 },\n\t{ 0x0, 0x5, 0x0e, 0x0, 0x15100000,  5, 0x15100000 },\n\t{ 0x0, 0x5, 0x0f, 0x0, 0x15480000,  9, 0x15480000 },\n\t{ 0x0, 0x5, 0x10, 0x0, 0x15880000, 15, 0x15880000 },\n\t{ 0x0, 0x5, 0x11, 0x0, 0x15a80000, 18, 0x15a80000 },\n\t{ 0x0, 0x5, 0x12, 0x0, 0x15b00000, 19, 0x15b00000 },\n\t{ 0x0, 0x5, 0x13, 0x0, 0x14800000,  4, 0x14800000 },\n\t{ 0x0, 0x5, 0x14, 0x0, 0x15c00000, 20, 0x15c00000 },\n\t{ 0x0, 0x5, 0x15, 0x0, 0x16000000, 21, 0x16000000 },\n\t{ 0x0, 0x6, 0x00, 0x0, 0x02000000,  4, 0x02000000 },\n\t{ 0x0, 0x6, 0x01, 0x0, 0x02007000,  5, 0x02007000 },\n\t{ 0x0, 0x6, 0x02, 0x0, 0x02008000,  6, 0x02008000 },\n\t{ 0x0, 0x6, 0x03, 0x0, 0x02013000,  7, 0x02013000 },\n\t{ 0x0, 0x6, 0x04, 0x0, 0x0201c000,  8, 0x0201c000 },\n\t{ 0x0, 0x6, 0x05, 0x0, 0x02020000,  9, 0x02020000 },\n\t{ 0x0, 0x6, 0x06, 0x0, 0x0202a000, 10, 0x0202a000 },\n\t{ 0x0, 0x6, 0x07, 0x0, 0x0202e000, 11, 0x0202e000 },\n\t{ 0x0, 0x6, 0x08, 0x0, 0x06400000, 33, 0x06400000 },\n\t{ 0x0, 0x6, 0x09, 0x0, 0x02038000, 12, 0x02038000 },\n\t{ 0x0, 0x6, 0x0a, 0x0, 0x00100000,  0, 0x00100000 },\n\t{ 0x0, 0x6, 0x0b, 0x0, 0x023b0000, 13, 0x023b0000 },\n\t{ 0x0, 0x6, 0x0c, 0x0, 0x02800000, 16, 0x02800000 },\n\t{ 0x0, 0x6, 0x0d, 0x0, 0x030e0000, 22, 0x030e0000 },\n\t{ 0x0, 0x6, 0x0e, 0x0, 0x03800000, 23, 0x03800000 },\n\t{ 0x0, 0x6, 0x0f, 0x0, 0x03980000, 25, 0x03980000 },\n\t{ 0x0, 0x6, 0x10, 0x0, 0x03a60000, 26, 0x03a60000 },\n\t{ 0x0, 0x6, 0x11, 0x0, 0x03d80000, 31, 0x03d80000 },\n\t{ 0x0, 0x6, 0x12, 0x0, 0x20000000, 36, 0x20000000 },\n\t{ 0x0, 0x6, 0x13, 0x0, 0x20050000, 38, 0x20050000 },\n\t{ 0x0, 0x6, 0x14, 0x0, 0x201e0000, 40, 0x201e0000 },\n\t{ 0x0, 0x6, 0x15, 0x0, 0x20280000, 42, 0x20280000 },\n\t{ 0x0, 0x6, 0x16, 0x0, 0x202c0000, 43, 0x202c0000 },\n\t{ 0x0, 0x6, 0x17, 0x0, 0x20390000, 44, 0x20390000 },\n\t{ 0x0, 0x6, 0x18, 0x0, 0x20430000, 45, 0x20430000 },\n\t{ 0x0, 0x6, 0x19, 0x0, 0x20440000, 46, 0x20440000 },\n\t{ 0x0, 0x6, 0x1a, 0x0, 0x204e0000, 47, 0x204e0000 },\n\t{ 0x0, 0x6, 0x1b, 0x0, 0x20550000, 48, 0x20550000 },\n\t{ 0x0, 0x6, 0x1c, 0x0, 0x20570000, 49, 0x20570000 },\n\t{ 0x0, 0x6, 0x1d, 0x0, 0x20590000, 50, 0x20590000 },\n\t{ 0x0, 0x6, 0x1e, 0x0, 0x20730000, 52, 0x20730000 },\n\t{ 0x0, 0x6, 0x1f, 0x0, 0x209f0000, 54, 0x209f0000 },\n\t{ 0x0, 0x6, 0x20, 0x0, 0x20e20000, 55, 0x20e20000 },\n\t{ 0x0, 0x6, 0x21, 0x0, 0x20ed0000, 56, 0x20ed0000 },\n\t{ 0x0, 0x6, 0x22, 0x0, 0x20fd0000, 57, 0x20fd0000 },\n\t{ 0x0, 0x6, 0x23, 0x0, 0x21120000, 59, 0x21120000 },\n\t{ 0x0, 0x6, 0x24, 0x0, 0x211a0000, 60, 0x211a0000 },\n\t{ 0x0, 0x6, 0x25, 0x0, 0x21850000, 61, 0x21850000 },\n\t{ 0x0, 0x6, 0x26, 0x0, 0x21860000, 62, 0x21860000 },\n\t{ 0x0, 0x6, 0x27, 0x0, 0x21890000, 63, 0x21890000 },\n\t{ 0x0, 0x6, 0x28, 0x0, 0x21970000, 64, 0x21970000 },\n\t{ 0x0, 0x6, 0x29, 0x0, 0x21990000, 65, 0x21990000 },\n\t{ 0x0, 0x6, 0x2a, 0x0, 0x21a00000, 66, 0x21a00000 },\n\t{ 0x0, 0x6, 0x2b, 0x0, 0x21a90000, 68, 0x21a90000 },\n\t{ 0x0, 0x6, 0x2c, 0x0, 0x21ac0000, 70, 0x21ac0000 },\n\t{ 0x0, 0x6, 0x2d, 0x0, 0x01f80000,  3, 0x01f80000 },\n\t{ 0x0, 0x6, 0x2e, 0x0, 0x024e0000, 14, 0x024e0000 },\n\t{ 0x0, 0x6, 0x2f, 0x0, 0x030c0000, 21, 0x030c0000 },\n\t{ 0x0, 0x6, 0x30, 0x0, 0x03820000, 24, 0x03820000 },\n\t{ 0x0, 0x6, 0x31, 0x0, 0x03aa0000, 27, 0x03aa0000 },\n\t{ 0x0, 0x6, 0x32, 0x0, 0x03c80000, 29, 0x03c80000 },\n\t{ 0x0, 0x6, 0x33, 0x0, 0x130e0000, 34, 0x130e0000 },\n\t{ 0x0, 0x6, 0x34, 0x0, 0x20020000, 37, 0x20020000 },\n\t{ 0x0, 0x6, 0x35, 0x0, 0x20060000, 39, 0x20060000 },\n\t{ 0x0, 0x6, 0x36, 0x0, 0x20200000, 41, 0x20200000 },\n\t{ 0x0, 0x6, 0x37, 0x0, 0x206a0000, 51, 0x206a0000 },\n\t{ 0x0, 0x6, 0x38, 0x0, 0x20740000, 53, 0x20740000 },\n\t{ 0x0, 0x6, 0x39, 0x0, 0x20fe0000, 58, 0x20fe0000 },\n\t{ 0x0, 0x6, 0x3a, 0x0, 0x21a20000, 67, 0x21a20000 },\n\t{ 0x0, 0x6, 0x3b, 0x0, 0x21aa0000, 69, 0x21aa0000 },\n\t{ 0x0, 0x6, 0x3c, 0x0, 0x02b80000, 17, 0x02b80000 },\n\t{ 0x0, 0x6, 0x3d, 0x0, 0x03080000, 20, 0x03080000 },\n\t{ 0x0, 0x6, 0x3e, 0x0, 0x13100000, 35, 0x13100000 },\n\t{ 0x0, 0x6, 0x3f, 0x0, 0x01f00000,  2, 0x01f00000 },\n\t{ 0x0, 0x6, 0x40, 0x0, 0x03000000, 19, 0x03000000 },\n\t{ 0x0, 0x6, 0x41, 0x0, 0x03c00000, 28, 0x03c00000 },\n\t{ 0x0, 0x6, 0x42, 0x0, 0x03d00000, 30, 0x03d00000 },\n\t{ 0x0, 0x6, 0x43, 0x0, 0x01700000,  1, 0x01700000 },\n\t{ 0x0, 0x6, 0x44, 0x0, 0x02c00000, 18, 0x02c00000 },\n\t{ 0x0, 0x6, 0x45, 0x0, 0x02600000, 15, 0x02600000 },\n\t{ 0x0, 0x6, 0x46, 0x0, 0x06000000, 32, 0x06000000 },\n\t{ 0x0, 0x6, 0x47, 0x0, 0x24000000, 71, 0x24000000 },\n\t{ 0x0, 0x7, 0x00, 0x0, 0x12000000,  0, 0x12000000 },\n\t{ 0x0, 0x8, 0x00, 0x0, 0x11000000,  0, 0x11000000 },\n\t{ 0x0, 0x9, 0x00, 0x0, 0x10000000,  0, 0x10000000 },\n\t{ 0x0, 0xa, 0x00, 0x0, 0x22000000,  0, 0x22000000 }\n};\n\n \nstatic const char * const tegra194_bpmpnoc_routeid_initflow[] = {\n\t[0x0] = \"cbb_i/I/0\",\n\t[0x1] = \"cpu_m_i/I/0\",\n\t[0x2] = \"cpu_p_i/I/0\",\n\t[0x3] = \"cvc_i/I/0\",\n\t[0x4] = \"dma_m_i/I/0\",\n\t[0x5] = \"dma_p_i/I/0\",\n\t[0x6] = \"RESERVED\",\n\t[0x7] = \"RESERVED\"\n};\n\nstatic const char * const tegra194_bpmpnoc_routeid_targflow[] = {\n\t[0x00] = \"multiport0_t/T/actmon\",\n\t[0x01] = \"multiport0_t/T/ast_0\",\n\t[0x02] = \"multiport0_t/T/ast_1\",\n\t[0x03] = \"multiport0_t/T/atcm_cfg\",\n\t[0x04] = \"multiport0_t/T/car\",\n\t[0x05] = \"multiport0_t/T/central_pwr_mgr\",\n\t[0x06] = \"multiport0_t/T/central_vtg_ctlr\",\n\t[0x07] = \"multiport0_t/T/cfg\",\n\t[0x08] = \"multiport0_t/T/dma\",\n\t[0x09] = \"multiport0_t/T/err_collator\",\n\t[0x0a] = \"multiport0_t/T/err_collator_car\",\n\t[0x0b] = \"multiport0_t/T/fpga_misc\",\n\t[0x0c] = \"multiport0_t/T/fpga_uart\",\n\t[0x0d] = \"multiport0_t/T/gte\",\n\t[0x0e] = \"multiport0_t/T/hsp\",\n\t[0x0f] = \"multiport0_t/T/misc\",\n\t[0x10] = \"multiport0_t/T/pm\",\n\t[0x11] = \"multiport0_t/T/simon0\",\n\t[0x12] = \"multiport0_t/T/simon1\",\n\t[0x13] = \"multiport0_t/T/simon2\",\n\t[0x14] = \"multiport0_t/T/simon3\",\n\t[0x15] = \"multiport0_t/T/simon4\",\n\t[0x16] = \"multiport0_t/T/soc_therm\",\n\t[0x17] = \"multiport0_t/T/tke\",\n\t[0x18] = \"multiport0_t/T/vic_0\",\n\t[0x19] = \"multiport0_t/T/vic_1\",\n\t[0x1a] = \"ast0_t/T/0\",\n\t[0x1b] = \"ast1_t/T/0\",\n\t[0x1c] = \"bpmp_noc_firewall/T/0\",\n\t[0x1d] = \"cbb_t/T/0\",\n\t[0x1e] = \"cpu_t/T/0\",\n\t[0x1f] = \"svc_t/T/0\"\n};\n\n \nstatic const struct tegra194_cbb_aperture tegra194_bpmpnoc_apert_lookup[] = {\n\t{ 0x0, 0x1c, 0x0, 0x0, 0x0d640000, 0,  0x00000000 },\n\t{ 0x0, 0x1e, 0x0, 0x0, 0x0d400000, 0,  0x0d400000 },\n\t{ 0x0, 0x00, 0x0, 0x0, 0x0d230000, 0,  0x00000000 },\n\t{ 0x0, 0x01, 0x0, 0x0, 0x0d040000, 0,  0x00000000 },\n\t{ 0x0, 0x02, 0x0, 0x0, 0x0d050000, 0,  0x00000000 },\n\t{ 0x0, 0x03, 0x0, 0x0, 0x0d000000, 0,  0x00000000 },\n\t{ 0x0, 0x04, 0x0, 0x0, 0x20ae0000, 3,  0x000e0000 },\n\t{ 0x0, 0x04, 0x1, 0x0, 0x20ac0000, 2,  0x000c0000 },\n\t{ 0x0, 0x04, 0x2, 0x0, 0x20a80000, 1,  0x00080000 },\n\t{ 0x0, 0x04, 0x3, 0x0, 0x20a00000, 0,  0x00000000 },\n\t{ 0x0, 0x05, 0x0, 0x0, 0x0d2a0000, 0,  0x00000000 },\n\t{ 0x0, 0x06, 0x0, 0x0, 0x0d290000, 0,  0x00000000 },\n\t{ 0x0, 0x07, 0x0, 0x0, 0x0d2c0000, 0,  0x00000000 },\n\t{ 0x0, 0x08, 0x0, 0x0, 0x0d0e0000, 4,  0x00080000 },\n\t{ 0x0, 0x08, 0x1, 0x0, 0x0d060000, 0,  0x00000000 },\n\t{ 0x0, 0x08, 0x2, 0x0, 0x0d080000, 1,  0x00020000 },\n\t{ 0x0, 0x08, 0x3, 0x0, 0x0d0a0000, 2,  0x00040000 },\n\t{ 0x0, 0x08, 0x4, 0x0, 0x0d0c0000, 3,  0x00060000 },\n\t{ 0x0, 0x09, 0x0, 0x0, 0x0d650000, 0,  0x00000000 },\n\t{ 0x0, 0x0a, 0x0, 0x0, 0x20af0000, 0,  0x00000000 },\n\t{ 0x0, 0x0b, 0x0, 0x0, 0x0d3e0000, 0,  0x00000000 },\n\t{ 0x0, 0x0c, 0x0, 0x0, 0x0d3d0000, 0,  0x00000000 },\n\t{ 0x0, 0x0d, 0x0, 0x0, 0x0d1e0000, 0,  0x00000000 },\n\t{ 0x0, 0x0e, 0x0, 0x0, 0x0d150000, 0,  0x00000000 },\n\t{ 0x0, 0x0e, 0x1, 0x0, 0x0d160000, 1,  0x00010000 },\n\t{ 0x0, 0x0e, 0x2, 0x0, 0x0d170000, 2,  0x00020000 },\n\t{ 0x0, 0x0e, 0x3, 0x0, 0x0d180000, 3,  0x00030000 },\n\t{ 0x0, 0x0e, 0x4, 0x0, 0x0d190000, 4,  0x00040000 },\n\t{ 0x0, 0x0e, 0x5, 0x0, 0x0d1a0000, 5,  0x00050000 },\n\t{ 0x0, 0x0e, 0x6, 0x0, 0x0d1b0000, 6,  0x00060000 },\n\t{ 0x0, 0x0e, 0x7, 0x0, 0x0d1c0000, 7,  0x00070000 },\n\t{ 0x0, 0x0e, 0x8, 0x0, 0x0d1d0000, 8,  0x00080000 },\n\t{ 0x0, 0x0f, 0x0, 0x0, 0x0d660000, 0,  0x00000000 },\n\t{ 0x0, 0x10, 0x0, 0x0, 0x0d1f0000, 0,  0x00000000 },\n\t{ 0x0, 0x10, 0x1, 0x0, 0x0d200000, 1,  0x00010000 },\n\t{ 0x0, 0x10, 0x2, 0x0, 0x0d210000, 2,  0x00020000 },\n\t{ 0x0, 0x10, 0x3, 0x0, 0x0d220000, 3,  0x00030000 },\n\t{ 0x0, 0x11, 0x0, 0x0, 0x0d240000, 0,  0x00000000 },\n\t{ 0x0, 0x12, 0x0, 0x0, 0x0d250000, 0,  0x00000000 },\n\t{ 0x0, 0x13, 0x0, 0x0, 0x0d260000, 0,  0x00000000 },\n\t{ 0x0, 0x14, 0x0, 0x0, 0x0d270000, 0,  0x00000000 },\n\t{ 0x0, 0x15, 0x0, 0x0, 0x0d2b0000, 0,  0x00000000 },\n\t{ 0x0, 0x16, 0x0, 0x0, 0x0d280000, 0,  0x00000000 },\n\t{ 0x0, 0x17, 0x0, 0x0, 0x0d0f0000, 0,  0x00000000 },\n\t{ 0x0, 0x17, 0x1, 0x0, 0x0d100000, 1,  0x00010000 },\n\t{ 0x0, 0x17, 0x2, 0x0, 0x0d110000, 2,  0x00020000 },\n\t{ 0x0, 0x17, 0x3, 0x0, 0x0d120000, 3,  0x00030000 },\n\t{ 0x0, 0x17, 0x4, 0x0, 0x0d130000, 4,  0x00040000 },\n\t{ 0x0, 0x17, 0x5, 0x0, 0x0d140000, 5,  0x00050000 },\n\t{ 0x0, 0x18, 0x0, 0x0, 0x0d020000, 0,  0x00000000 },\n\t{ 0x0, 0x19, 0x0, 0x0, 0x0d030000, 0,  0x00000000 },\n\t{ 0x0, 0x1f, 0x0, 0x0, 0x0d600000, 0,  0x00000000 },\n\t{ 0x0, 0x1f, 0x1, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x1, 0x1a, 0x0, 0x0, 0x40000000, 0,  0x40000000 },\n\t{ 0x1, 0x1a, 0x1, 0x1, 0x80000000, 1,  0x80000000 },\n\t{ 0x1, 0x1a, 0x2, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x2, 0x1c, 0x0, 0x0, 0x0d640000, 0,  0x00000000 },\n\t{ 0x2, 0x1d, 0x0, 0x0, 0x20b00000, 8,  0x20b00000 },\n\t{ 0x2, 0x1d, 0x1, 0x0, 0x20800000, 7,  0x20800000 },\n\t{ 0x2, 0x1d, 0x2, 0x0, 0x20c00000, 9,  0x20c00000 },\n\t{ 0x2, 0x1d, 0x3, 0x0, 0x0d800000, 3,  0x0d800000 },\n\t{ 0x2, 0x1d, 0x4, 0x0, 0x20000000, 6,  0x20000000 },\n\t{ 0x2, 0x1d, 0x5, 0x0, 0x0c000000, 2,  0x0c000000 },\n\t{ 0x2, 0x1d, 0x6, 0x0, 0x21000000, 10, 0x21000000 },\n\t{ 0x2, 0x1d, 0x7, 0x0, 0x0e000000, 4,  0x0e000000 },\n\t{ 0x2, 0x1d, 0x8, 0x0, 0x22000000, 11, 0x22000000 },\n\t{ 0x2, 0x1d, 0x9, 0x0, 0x08000000, 1,  0x08000000 },\n\t{ 0x2, 0x1d, 0xa, 0x0, 0x24000000, 12, 0x24000000 },\n\t{ 0x2, 0x1d, 0xb, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x2, 0x1d, 0xc, 0x0, 0x28000000, 13, 0x28000000 },\n\t{ 0x2, 0x1d, 0xd, 0x0, 0x10000000, 5,  0x10000000 },\n\t{ 0x2, 0x1d, 0xe, 0x0, 0x30000000, 14, 0x30000000 },\n\t{ 0x2, 0x00, 0x0, 0x0, 0x0d230000, 0,  0x00000000 },\n\t{ 0x2, 0x01, 0x0, 0x0, 0x0d040000, 0,  0x00000000 },\n\t{ 0x2, 0x02, 0x0, 0x0, 0x0d050000, 0,  0x00000000 },\n\t{ 0x2, 0x03, 0x0, 0x0, 0x0d000000, 0,  0x00000000 },\n\t{ 0x2, 0x04, 0x0, 0x0, 0x20ae0000, 3,  0x000e0000 },\n\t{ 0x2, 0x04, 0x1, 0x0, 0x20ac0000, 2,  0x000c0000 },\n\t{ 0x2, 0x04, 0x2, 0x0, 0x20a80000, 1,  0x00080000 },\n\t{ 0x2, 0x04, 0x3, 0x0, 0x20a00000, 0,  0x00000000 },\n\t{ 0x2, 0x05, 0x0, 0x0, 0x0d2a0000, 0,  0x00000000 },\n\t{ 0x2, 0x06, 0x0, 0x0, 0x0d290000, 0,  0x00000000 },\n\t{ 0x2, 0x07, 0x0, 0x0, 0x0d2c0000, 0,  0x00000000 },\n\t{ 0x2, 0x08, 0x0, 0x0, 0x0d0e0000, 4,  0x00080000 },\n\t{ 0x2, 0x08, 0x1, 0x0, 0x0d060000, 0,  0x00000000 },\n\t{ 0x2, 0x08, 0x2, 0x0, 0x0d080000, 1,  0x00020000 },\n\t{ 0x2, 0x08, 0x3, 0x0, 0x0d0a0000, 2,  0x00040000 },\n\t{ 0x2, 0x08, 0x4, 0x0, 0x0d0c0000, 3,  0x00060000 },\n\t{ 0x2, 0x09, 0x0, 0x0, 0x0d650000, 0,  0x00000000 },\n\t{ 0x2, 0x0a, 0x0, 0x0, 0x20af0000, 0,  0x00000000 },\n\t{ 0x2, 0x0b, 0x0, 0x0, 0x0d3e0000, 0,  0x00000000 },\n\t{ 0x2, 0x0c, 0x0, 0x0, 0x0d3d0000, 0,  0x00000000 },\n\t{ 0x2, 0x0d, 0x0, 0x0, 0x0d1e0000, 0,  0x00000000 },\n\t{ 0x2, 0x0e, 0x0, 0x0, 0x0d150000, 0,  0x00000000 },\n\t{ 0x2, 0x0e, 0x1, 0x0, 0x0d160000, 1,  0x00010000 },\n\t{ 0x2, 0x0e, 0x2, 0x0, 0x0d170000, 2,  0x00020000 },\n\t{ 0x2, 0x0e, 0x3, 0x0, 0x0d180000, 3,  0x00030000 },\n\t{ 0x2, 0x0e, 0x4, 0x0, 0x0d190000, 4,  0x00040000 },\n\t{ 0x2, 0x0e, 0x5, 0x0, 0x0d1a0000, 5,  0x00050000 },\n\t{ 0x2, 0x0e, 0x6, 0x0, 0x0d1b0000, 6,  0x00060000 },\n\t{ 0x2, 0x0e, 0x7, 0x0, 0x0d1c0000, 7,  0x00070000 },\n\t{ 0x2, 0x0e, 0x8, 0x0, 0x0d1d0000, 8,  0x00080000 },\n\t{ 0x2, 0x0f, 0x0, 0x0, 0x0d660000, 0,  0x00000000 },\n\t{ 0x2, 0x10, 0x0, 0x0, 0x0d1f0000, 0,  0x00000000 },\n\t{ 0x2, 0x10, 0x1, 0x0, 0x0d200000, 1,  0x00010000 },\n\t{ 0x2, 0x10, 0x2, 0x0, 0x0d210000, 2,  0x00020000 },\n\t{ 0x2, 0x10, 0x3, 0x0, 0x0d220000, 3,  0x00030000 },\n\t{ 0x2, 0x11, 0x0, 0x0, 0x0d240000, 0,  0x00000000 },\n\t{ 0x2, 0x12, 0x0, 0x0, 0x0d250000, 0,  0x00000000 },\n\t{ 0x2, 0x13, 0x0, 0x0, 0x0d260000, 0,  0x00000000 },\n\t{ 0x2, 0x14, 0x0, 0x0, 0x0d270000, 0,  0x00000000 },\n\t{ 0x2, 0x15, 0x0, 0x0, 0x0d2b0000, 0,  0x00000000 },\n\t{ 0x2, 0x16, 0x0, 0x0, 0x0d280000, 0,  0x00000000 },\n\t{ 0x2, 0x17, 0x0, 0x0, 0x0d0f0000, 0,  0x00000000 },\n\t{ 0x2, 0x17, 0x1, 0x0, 0x0d100000, 1,  0x00010000 },\n\t{ 0x2, 0x17, 0x2, 0x0, 0x0d110000, 2,  0x00020000 },\n\t{ 0x2, 0x17, 0x3, 0x0, 0x0d120000, 3,  0x00030000 },\n\t{ 0x2, 0x17, 0x4, 0x0, 0x0d130000, 4,  0x00040000 },\n\t{ 0x2, 0x17, 0x5, 0x0, 0x0d140000, 5,  0x00050000 },\n\t{ 0x2, 0x18, 0x0, 0x0, 0x0d020000, 0,  0x00000000 },\n\t{ 0x2, 0x19, 0x0, 0x0, 0x0d030000, 0,  0x00000000 },\n\t{ 0x2, 0x1f, 0x0, 0x0, 0x0d600000, 0,  0x00000000 },\n\t{ 0x2, 0x1f, 0x1, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x1b, 0x0, 0x0, 0x40000000, 0,  0x40000000 },\n\t{ 0x3, 0x1b, 0x1, 0x1, 0x80000000, 1,  0x80000000 },\n\t{ 0x3, 0x1c, 0x0, 0x2, 0x0d640000, 0,  0x00000000 },\n\t{ 0x3, 0x1d, 0x0, 0x2, 0x20b00000, 8,  0x20b00000 },\n\t{ 0x3, 0x1d, 0x1, 0x2, 0x20800000, 7,  0x20800000 },\n\t{ 0x3, 0x1d, 0x2, 0x2, 0x20c00000, 9,  0x20c00000 },\n\t{ 0x3, 0x1d, 0x3, 0x2, 0x0d800000, 3,  0x0d800000 },\n\t{ 0x3, 0x1d, 0x4, 0x2, 0x20000000, 6,  0x20000000 },\n\t{ 0x3, 0x1d, 0x5, 0x2, 0x0c000000, 2,  0x0c000000 },\n\t{ 0x3, 0x1d, 0x6, 0x2, 0x21000000, 10, 0x21000000 },\n\t{ 0x3, 0x1d, 0x7, 0x2, 0x0e000000, 4,  0x0e000000 },\n\t{ 0x3, 0x1d, 0x8, 0x2, 0x22000000, 11, 0x22000000 },\n\t{ 0x3, 0x1d, 0x9, 0x2, 0x08000000, 1,  0x08000000 },\n\t{ 0x3, 0x1d, 0xa, 0x2, 0x24000000, 12, 0x24000000 },\n\t{ 0x3, 0x1d, 0xb, 0x2, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x1d, 0xc, 0x2, 0x28000000, 13, 0x28000000 },\n\t{ 0x3, 0x1d, 0xd, 0x2, 0x10000000, 5,  0x10000000 },\n\t{ 0x3, 0x1d, 0xe, 0x2, 0x30000000, 14, 0x30000000 },\n\t{ 0x3, 0x1e, 0x0, 0x2, 0x0d400000, 0,  0x0d400000 },\n\t{ 0x3, 0x00, 0x0, 0x2, 0x0d230000, 0,  0x00000000 },\n\t{ 0x3, 0x01, 0x0, 0x2, 0x0d040000, 0,  0x00000000 },\n\t{ 0x3, 0x02, 0x0, 0x2, 0x0d050000, 0,  0x00000000 },\n\t{ 0x3, 0x03, 0x0, 0x2, 0x0d000000, 0,  0x00000000 },\n\t{ 0x3, 0x04, 0x0, 0x2, 0x20ae0000, 3,  0x000e0000 },\n\t{ 0x3, 0x04, 0x1, 0x2, 0x20ac0000, 2,  0x000c0000 },\n\t{ 0x3, 0x04, 0x2, 0x2, 0x20a80000, 1,  0x00080000 },\n\t{ 0x3, 0x04, 0x3, 0x2, 0x20a00000, 0,  0x00000000 },\n\t{ 0x3, 0x05, 0x0, 0x2, 0x0d2a0000, 0,  0x00000000 },\n\t{ 0x3, 0x06, 0x0, 0x2, 0x0d290000, 0,  0x00000000 },\n\t{ 0x3, 0x07, 0x0, 0x2, 0x0d2c0000, 0,  0x00000000 },\n\t{ 0x3, 0x08, 0x0, 0x2, 0x0d0e0000, 4,  0x00080000 },\n\t{ 0x3, 0x08, 0x1, 0x2, 0x0d060000, 0,  0x00000000 },\n\t{ 0x3, 0x08, 0x2, 0x2, 0x0d080000, 1,  0x00020000 },\n\t{ 0x3, 0x08, 0x3, 0x2, 0x0d0a0000, 2,  0x00040000 },\n\t{ 0x3, 0x08, 0x4, 0x2, 0x0d0c0000, 3,  0x00060000 },\n\t{ 0x3, 0x09, 0x0, 0x2, 0x0d650000, 0,  0x00000000 },\n\t{ 0x3, 0x0a, 0x0, 0x2, 0x20af0000, 0,  0x00000000 },\n\t{ 0x3, 0x0b, 0x0, 0x2, 0x0d3e0000, 0,  0x00000000 },\n\t{ 0x3, 0x0c, 0x0, 0x2, 0x0d3d0000, 0,  0x00000000 },\n\t{ 0x3, 0x0d, 0x0, 0x2, 0x0d1e0000, 0,  0x00000000 },\n\t{ 0x3, 0x0e, 0x0, 0x2, 0x0d150000, 0,  0x00000000 },\n\t{ 0x3, 0x0e, 0x1, 0x2, 0x0d160000, 1,  0x00010000 },\n\t{ 0x3, 0x0e, 0x2, 0x2, 0x0d170000, 2,  0x00020000 },\n\t{ 0x3, 0x0e, 0x3, 0x2, 0x0d180000, 3,  0x00030000 },\n\t{ 0x3, 0x0e, 0x4, 0x2, 0x0d190000, 4,  0x00040000 },\n\t{ 0x3, 0x0e, 0x5, 0x2, 0x0d1a0000, 5,  0x00050000 },\n\t{ 0x3, 0x0e, 0x6, 0x2, 0x0d1b0000, 6,  0x00060000 },\n\t{ 0x3, 0x0e, 0x7, 0x2, 0x0d1c0000, 7,  0x00070000 },\n\t{ 0x3, 0x0e, 0x8, 0x2, 0x0d1d0000, 8,  0x00080000 },\n\t{ 0x3, 0x0f, 0x0, 0x2, 0x0d660000, 0,  0x00000000 },\n\t{ 0x3, 0x10, 0x0, 0x2, 0x0d1f0000, 0,  0x00000000 },\n\t{ 0x3, 0x10, 0x1, 0x2, 0x0d200000, 1,  0x00010000 },\n\t{ 0x3, 0x10, 0x2, 0x2, 0x0d210000, 2,  0x00020000 },\n\t{ 0x3, 0x10, 0x3, 0x2, 0x0d220000, 3,  0x00030000 },\n\t{ 0x3, 0x11, 0x0, 0x2, 0x0d240000, 0,  0x00000000 },\n\t{ 0x3, 0x12, 0x0, 0x2, 0x0d250000, 0,  0x00000000 },\n\t{ 0x3, 0x13, 0x0, 0x2, 0x0d260000, 0,  0x00000000 },\n\t{ 0x3, 0x14, 0x0, 0x2, 0x0d270000, 0,  0x00000000 },\n\t{ 0x3, 0x15, 0x0, 0x2, 0x0d2b0000, 0,  0x00000000 },\n\t{ 0x3, 0x16, 0x0, 0x2, 0x0d280000, 0,  0x00000000 },\n\t{ 0x3, 0x17, 0x0, 0x2, 0x0d0f0000, 0,  0x00000000 },\n\t{ 0x3, 0x17, 0x1, 0x2, 0x0d100000, 1,  0x00010000 },\n\t{ 0x3, 0x17, 0x2, 0x2, 0x0d110000, 2,  0x00020000 },\n\t{ 0x3, 0x17, 0x3, 0x2, 0x0d120000, 3,  0x00030000 },\n\t{ 0x3, 0x17, 0x4, 0x2, 0x0d130000, 4,  0x00040000 },\n\t{ 0x3, 0x17, 0x5, 0x2, 0x0d140000, 5,  0x00050000 },\n\t{ 0x3, 0x18, 0x0, 0x2, 0x0d020000, 0,  0x00000000 },\n\t{ 0x3, 0x19, 0x0, 0x2, 0x0d030000, 0,  0x00000000 },\n\t{ 0x3, 0x1f, 0x0, 0x2, 0x0d600000, 0,  0x00000000 },\n\t{ 0x3, 0x1f, 0x1, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x4, 0x1b, 0x0, 0x0, 0x40000000, 0,  0x40000000 },\n\t{ 0x4, 0x1b, 0x1, 0x1, 0x80000000, 1,  0x80000000 },\n\t{ 0x4, 0x1e, 0x0, 0x2, 0x0d400000, 0,  0x0d400000 },\n\t{ 0x4, 0x1e, 0x1, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x5, 0x1c, 0x0, 0x0, 0x0d640000, 0,  0x00000000 },\n\t{ 0x5, 0x1d, 0x0, 0x0, 0x20b00000, 8,  0x20b00000 },\n\t{ 0x5, 0x1d, 0x1, 0x0, 0x20800000, 7,  0x20800000 },\n\t{ 0x5, 0x1d, 0x2, 0x0, 0x20c00000, 9,  0x20c00000 },\n\t{ 0x5, 0x1d, 0x3, 0x0, 0x0d800000, 3,  0x0d800000 },\n\t{ 0x5, 0x1d, 0x4, 0x0, 0x20000000, 6,  0x20000000 },\n\t{ 0x5, 0x1d, 0x5, 0x0, 0x0c000000, 2,  0x0c000000 },\n\t{ 0x5, 0x1d, 0x6, 0x0, 0x21000000, 10, 0x21000000 },\n\t{ 0x5, 0x1d, 0x7, 0x0, 0x0e000000, 4,  0x0e000000 },\n\t{ 0x5, 0x1d, 0x8, 0x0, 0x22000000, 11, 0x22000000 },\n\t{ 0x5, 0x1d, 0x9, 0x0, 0x08000000, 1,  0x08000000 },\n\t{ 0x5, 0x1d, 0xa, 0x0, 0x24000000, 12, 0x24000000 },\n\t{ 0x5, 0x1d, 0xb, 0x0, 0x00000000, 0,  0x00000000 },\n\t{ 0x5, 0x1d, 0xc, 0x0, 0x28000000, 13, 0x28000000 },\n\t{ 0x5, 0x1d, 0xd, 0x0, 0x10000000, 5,  0x10000000 },\n\t{ 0x5, 0x1d, 0xe, 0x0, 0x30000000, 14, 0x30000000 },\n\t{ 0x5, 0x00, 0x0, 0x0, 0x0d230000, 0,  0x00000000 },\n\t{ 0x5, 0x01, 0x0, 0x0, 0x0d040000, 0,  0x00000000 },\n\t{ 0x5, 0x02, 0x0, 0x0, 0x0d050000, 0,  0x00000000 },\n\t{ 0x5, 0x03, 0x0, 0x0, 0x0d000000, 0,  0x00000000 },\n\t{ 0x5, 0x04, 0x0, 0x0, 0x20ae0000, 3,  0x000e0000 },\n\t{ 0x5, 0x04, 0x1, 0x0, 0x20ac0000, 2,  0x000c0000 },\n\t{ 0x5, 0x04, 0x2, 0x0, 0x20a80000, 1,  0x00080000 },\n\t{ 0x5, 0x04, 0x3, 0x0, 0x20a00000, 0,  0x00000000 },\n\t{ 0x5, 0x05, 0x0, 0x0, 0x0d2a0000, 0,  0x00000000 },\n\t{ 0x5, 0x06, 0x0, 0x0, 0x0d290000, 0,  0x00000000 },\n\t{ 0x5, 0x07, 0x0, 0x0, 0x0d2c0000, 0,  0x00000000 },\n\t{ 0x5, 0x08, 0x0, 0x0, 0x0d0e0000, 4,  0x00080000 },\n\t{ 0x5, 0x08, 0x1, 0x0, 0x0d060000, 0,  0x00000000 },\n\t{ 0x5, 0x08, 0x2, 0x0, 0x0d080000, 1,  0x00020000 },\n\t{ 0x5, 0x08, 0x3, 0x0, 0x0d0a0000, 2,  0x00040000 },\n\t{ 0x5, 0x08, 0x4, 0x0, 0x0d0c0000, 3,  0x00060000 },\n\t{ 0x5, 0x09, 0x0, 0x0, 0x0d650000, 0,  0x00000000 },\n\t{ 0x5, 0x0a, 0x0, 0x0, 0x20af0000, 0,  0x00000000 },\n\t{ 0x5, 0x0b, 0x0, 0x0, 0x0d3e0000, 0,  0x00000000 },\n\t{ 0x5, 0x0c, 0x0, 0x0, 0x0d3d0000, 0,  0x00000000 },\n\t{ 0x5, 0x0d, 0x0, 0x0, 0x0d1e0000, 0,  0x00000000 },\n\t{ 0x5, 0x0e, 0x0, 0x0, 0x0d150000, 0,  0x00000000 },\n\t{ 0x5, 0x0e, 0x1, 0x0, 0x0d160000, 1,  0x00010000 },\n\t{ 0x5, 0x0e, 0x2, 0x0, 0x0d170000, 2,  0x00020000 },\n\t{ 0x5, 0x0e, 0x3, 0x0, 0x0d180000, 3,  0x00030000 },\n\t{ 0x5, 0x0e, 0x4, 0x0, 0x0d190000, 4,  0x00040000 },\n\t{ 0x5, 0x0e, 0x5, 0x0, 0x0d1a0000, 5,  0x00050000 },\n\t{ 0x5, 0x0e, 0x6, 0x0, 0x0d1b0000, 6,  0x00060000 },\n\t{ 0x5, 0x0e, 0x7, 0x0, 0x0d1c0000, 7,  0x00070000 },\n\t{ 0x5, 0x0e, 0x8, 0x0, 0x0d1d0000, 8,  0x00080000 },\n\t{ 0x5, 0x0f, 0x0, 0x0, 0x0d660000, 0,  0x00000000 },\n\t{ 0x5, 0x10, 0x0, 0x0, 0x0d1f0000, 0,  0x00000000 },\n\t{ 0x5, 0x10, 0x1, 0x0, 0x0d200000, 1,  0x00010000 },\n\t{ 0x5, 0x10, 0x2, 0x0, 0x0d210000, 2,  0x00020000 },\n\t{ 0x5, 0x10, 0x3, 0x0, 0x0d220000, 3,  0x00030000 },\n\t{ 0x5, 0x11, 0x0, 0x0, 0x0d240000, 0,  0x00000000 },\n\t{ 0x5, 0x12, 0x0, 0x0, 0x0d250000, 0,  0x00000000 },\n\t{ 0x5, 0x13, 0x0, 0x0, 0x0d260000, 0,  0x00000000 },\n\t{ 0x5, 0x14, 0x0, 0x0, 0x0d270000, 0,  0x00000000 },\n\t{ 0x5, 0x15, 0x0, 0x0, 0x0d2b0000, 0,  0x00000000 },\n\t{ 0x5, 0x16, 0x0, 0x0, 0x0d280000, 0,  0x00000000 },\n\t{ 0x5, 0x17, 0x0, 0x0, 0x0d0f0000, 0,  0x00000000 },\n\t{ 0x5, 0x17, 0x1, 0x0, 0x0d100000, 1,  0x00010000 },\n\t{ 0x5, 0x17, 0x2, 0x0, 0x0d110000, 2,  0x00020000 },\n\t{ 0x5, 0x17, 0x3, 0x0, 0x0d120000, 3,  0x00030000 },\n\t{ 0x5, 0x17, 0x4, 0x0, 0x0d130000, 4,  0x00040000 },\n\t{ 0x5, 0x17, 0x5, 0x0, 0x0d140000, 5,  0x00050000 },\n\t{ 0x5, 0x18, 0x0, 0x0, 0x0d020000, 0,  0x00000000 },\n\t{ 0x5, 0x19, 0x0, 0x0, 0x0d030000, 0,  0x00000000 },\n\t{ 0x5, 0x1f, 0x0, 0x0, 0x0d600000, 0,  0x00000000 },\n\t{ 0x5, 0x1f, 0x1, 0x0, 0x00000000, 0,  0x00000000 }\n};\n\n \nstatic const char * const tegra194_aonnoc_routeid_initflow[] = {\n\t[0x0] = \"cbb_i/I/0\",\n\t[0x1] = \"cpu_p_i/I/0\",\n\t[0x2] = \"dma_m_i/I/0\",\n\t[0x3] = \"dma_p_i/I/0\"\n};\n\nstatic const char * const tegra194_aonnoc_routeid_targflow[] = {\n\t[0x00] = \"multiport1_t/T/aon_misc\",\n\t[0x01] = \"multiport1_t/T/avic0\",\n\t[0x02] = \"multiport1_t/T/avic1\",\n\t[0x03] = \"multiport1_t/T/can1\",\n\t[0x04] = \"multiport1_t/T/can2\",\n\t[0x05] = \"multiport1_t/T/dma\",\n\t[0x06] = \"multiport1_t/T/dmic\",\n\t[0x07] = \"multiport1_t/T/err_collator\",\n\t[0x08] = \"multiport1_t/T/fpga_misc\",\n\t[0x09] = \"multiport1_t/T/gte\",\n\t[0x0a] = \"multiport1_t/T/hsp\",\n\t[0x0b] = \"multiport1_t/T/i2c2\",\n\t[0x0c] = \"multiport1_t/T/i2c8\",\n\t[0x0d] = \"multiport1_t/T/pwm\",\n\t[0x0e] = \"multiport1_t/T/spi2\",\n\t[0x0f] = \"multiport1_t/T/tke\",\n\t[0x10] = \"multiport1_t/T/uartg\",\n\t[0x11] = \"RESERVED\",\n\t[0x12] = \"RESERVED\",\n\t[0x13] = \"RESERVED\",\n\t[0x14] = \"RESERVED\",\n\t[0x15] = \"RESERVED\",\n\t[0x16] = \"RESERVED\",\n\t[0x17] = \"RESERVED\",\n\t[0x18] = \"RESERVED\",\n\t[0x19] = \"RESERVED\",\n\t[0x1a] = \"RESERVED\",\n\t[0x1b] = \"RESERVED\",\n\t[0x1c] = \"RESERVED\",\n\t[0x1d] = \"RESERVED\",\n\t[0x1e] = \"RESERVED\",\n\t[0x1f] = \"RESERVED\",\n\t[0x20] = \"multiport0_t/T/aovc\",\n\t[0x21] = \"multiport0_t/T/atcm\",\n\t[0x22] = \"multiport0_t/T/cast\",\n\t[0x23] = \"multiport0_t/T/dast\",\n\t[0x24] = \"multiport0_t/T/err_collator_car\",\n\t[0x25] = \"multiport0_t/T/gpio\",\n\t[0x26] = \"multiport0_t/T/i2c10\",\n\t[0x27] = \"multiport0_t/T/mss\",\n\t[0x28] = \"multiport0_t/T/padctl_a12\",\n\t[0x29] = \"multiport0_t/T/padctl_a14\",\n\t[0x2a] = \"multiport0_t/T/padctl_a15\",\n\t[0x2b] = \"multiport0_t/T/rtc\",\n\t[0x2c] = \"multiport0_t/T/tsc\",\n\t[0x2d] = \"RESERVED\",\n\t[0x2e] = \"RESERVED\",\n\t[0x2f] = \"RESERVED\",\n\t[0x30] = \"multiport2_t/T/aon_vref_ro\",\n\t[0x31] = \"multiport2_t/T/aopm\",\n\t[0x32] = \"multiport2_t/T/car\",\n\t[0x33] = \"multiport2_t/T/pmc\",\n\t[0x34] = \"ast1_t/T/0\",\n\t[0x35] = \"cbb_t/T/0\",\n\t[0x36] = \"cpu_t/T/0\",\n\t[0x37] = \"firewall_t/T/0\",\n\t[0x38] = \"svc_t/T/0\",\n\t[0x39] = \"uartc/T/uartc\",\n\t[0x3a] = \"RESERVED\",\n\t[0x3b] = \"RESERVED\",\n\t[0x3c] = \"RESERVED\",\n\t[0x3d] = \"RESERVED\",\n\t[0x3e] = \"RESERVED\",\n\t[0x3f] = \"RESERVED\"\n};\n\n \nstatic const struct tegra194_cbb_aperture tegra194_aonnoc_aperture_lookup[] = {\n\t{ 0x0, 0x37, 0x00, 0, 0x0c640000, 0,  0x00000000 },\n\t{ 0x0, 0x20, 0x00, 0, 0x0c3b0000, 0,  0x00000000 },\n\t{ 0x0, 0x21, 0x00, 0, 0x0c000000, 0,  0x00000000 },\n\t{ 0x0, 0x22, 0x00, 0, 0x0c040000, 0,  0x00000000 },\n\t{ 0x0, 0x23, 0x00, 0, 0x0c050000, 0,  0x00000000 },\n\t{ 0x0, 0x24, 0x00, 0, 0x20cf0000, 0,  0x00000000 },\n\t{ 0x0, 0x25, 0x00, 0, 0x0c2f0000, 0,  0x00000000 },\n\t{ 0x0, 0x26, 0x00, 0, 0x0c230000, 0,  0x00000000 },\n\t{ 0x0, 0x27, 0x00, 0, 0x0c350000, 0,  0x00000000 },\n\t{ 0x0, 0x28, 0x00, 0, 0x0c301000, 0,  0x00000000 },\n\t{ 0x0, 0x29, 0x00, 0, 0x0c302000, 0,  0x00000000 },\n\t{ 0x0, 0x2a, 0x00, 0, 0x0c303000, 0,  0x00000000 },\n\t{ 0x0, 0x2b, 0x00, 0, 0x0c2a0000, 0,  0x00000000 },\n\t{ 0x0, 0x2c, 0x00, 0, 0x0c2b0000, 0,  0x00000000 },\n\t{ 0x0, 0x2c, 0x01, 0, 0x0c2c0000, 1,  0x00010000 },\n\t{ 0x0, 0x2c, 0x02, 0, 0x0c2d0000, 2,  0x00020000 },\n\t{ 0x0, 0x2c, 0x03, 0, 0x0c2e0000, 3,  0x00030000 },\n\t{ 0x0, 0x00, 0x00, 0, 0x0c660000, 0,  0x00000000 },\n\t{ 0x0, 0x01, 0x00, 0, 0x0c020000, 0,  0x00000000 },\n\t{ 0x0, 0x02, 0x00, 0, 0x0c030000, 0,  0x00000000 },\n\t{ 0x0, 0x03, 0x00, 0, 0x0c310000, 0,  0x00000000 },\n\t{ 0x0, 0x04, 0x00, 0, 0x0c320000, 0,  0x00000000 },\n\t{ 0x0, 0x05, 0x00, 0, 0x0c0a0000, 2,  0x00040000 },\n\t{ 0x0, 0x05, 0x01, 0, 0x0c0b0000, 3,  0x00050000 },\n\t{ 0x0, 0x05, 0x02, 0, 0x0c0e0000, 5,  0x00080000 },\n\t{ 0x0, 0x05, 0x03, 0, 0x0c060000, 0,  0x00000000 },\n\t{ 0x0, 0x05, 0x04, 0, 0x0c080000, 1,  0x00020000 },\n\t{ 0x0, 0x05, 0x05, 0, 0x0c0c0000, 4,  0x00060000 },\n\t{ 0x0, 0x06, 0x00, 0, 0x0c330000, 0,  0x00000000 },\n\t{ 0x0, 0x07, 0x00, 0, 0x0c650000, 0,  0x00000000 },\n\t{ 0x0, 0x08, 0x00, 0, 0x0c3e0000, 0,  0x00000000 },\n\t{ 0x0, 0x09, 0x00, 0, 0x0c1e0000, 0,  0x00000000 },\n\t{ 0x0, 0x0a, 0x00, 0, 0x0c150000, 0,  0x00000000 },\n\t{ 0x0, 0x0a, 0x01, 0, 0x0c160000, 1,  0x00010000 },\n\t{ 0x0, 0x0a, 0x02, 0, 0x0c170000, 2,  0x00020000 },\n\t{ 0x0, 0x0a, 0x03, 0, 0x0c180000, 3,  0x00030000 },\n\t{ 0x0, 0x0a, 0x04, 0, 0x0c190000, 4,  0x00040000 },\n\t{ 0x0, 0x0a, 0x05, 0, 0x0c1a0000, 5,  0x00050000 },\n\t{ 0x0, 0x0a, 0x06, 0, 0x0c1b0000, 6,  0x00060000 },\n\t{ 0x0, 0x0a, 0x07, 0, 0x0c1c0000, 7,  0x00070000 },\n\t{ 0x0, 0x0a, 0x08, 0, 0x0c1d0000, 8,  0x00080000 },\n\t{ 0x0, 0x0b, 0x00, 0, 0x0c240000, 0,  0x00000000 },\n\t{ 0x0, 0x0c, 0x00, 0, 0x0c250000, 0,  0x00000000 },\n\t{ 0x0, 0x0d, 0x00, 0, 0x0c340000, 0,  0x00000000 },\n\t{ 0x0, 0x0e, 0x00, 0, 0x0c260000, 0,  0x00000000 },\n\t{ 0x0, 0x0f, 0x00, 0, 0x0c0f0000, 0,  0x00000000 },\n\t{ 0x0, 0x0f, 0x01, 0, 0x0c100000, 1,  0x00010000 },\n\t{ 0x0, 0x0f, 0x02, 0, 0x0c110000, 2,  0x00020000 },\n\t{ 0x0, 0x0f, 0x03, 0, 0x0c120000, 3,  0x00030000 },\n\t{ 0x0, 0x0f, 0x04, 0, 0x0c130000, 4,  0x00040000 },\n\t{ 0x0, 0x0f, 0x05, 0, 0x0c140000, 5,  0x00050000 },\n\t{ 0x0, 0x10, 0x00, 0, 0x0c290000, 0,  0x00000000 },\n\t{ 0x0, 0x30, 0x00, 0, 0x20ce0000, 0,  0x00000000 },\n\t{ 0x0, 0x31, 0x00, 0, 0x0c1f0000, 0,  0x00000000 },\n\t{ 0x0, 0x31, 0x01, 0, 0x0c200000, 1,  0x00010000 },\n\t{ 0x0, 0x31, 0x02, 0, 0x0c210000, 2,  0x00020000 },\n\t{ 0x0, 0x31, 0x03, 0, 0x0c220000, 3,  0x00030000 },\n\t{ 0x0, 0x32, 0x00, 0, 0x20cc0000, 3,  0x001c0000 },\n\t{ 0x0, 0x32, 0x01, 0, 0x20c80000, 2,  0x00180000 },\n\t{ 0x0, 0x32, 0x02, 0, 0x20c00000, 1,  0x00100000 },\n\t{ 0x0, 0x32, 0x03, 0, 0x20b00000, 0,  0x00000000 },\n\t{ 0x0, 0x33, 0x00, 0, 0x0c360000, 0,  0x00000000 },\n\t{ 0x0, 0x33, 0x01, 0, 0x0c370000, 1,  0x00010000 },\n\t{ 0x0, 0x33, 0x02, 0, 0x0c3a0000, 3,  0x00040000 },\n\t{ 0x0, 0x33, 0x03, 0, 0x0c380000, 2,  0x00020000 },\n\t{ 0x0, 0x38, 0x00, 0, 0x0c600000, 0,  0x00000000 },\n\t{ 0x0, 0x38, 0x01, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x0, 0x39, 0x00, 0, 0x0c280000, 0,  0x00000000 },\n\t{ 0x1, 0x35, 0x00, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x1, 0x35, 0x01, 0, 0x00100000, 1,  0x00100000 },\n\t{ 0x1, 0x35, 0x02, 0, 0x05a00000, 11, 0x05a00000 },\n\t{ 0x1, 0x35, 0x03, 0, 0x05b00000, 32, 0x05b00000 },\n\t{ 0x1, 0x35, 0x04, 0, 0x05c00000, 33, 0x05c00000 },\n\t{ 0x1, 0x35, 0x05, 0, 0x05d00000, 12, 0x05d00000 },\n\t{ 0x1, 0x35, 0x06, 0, 0x20000000, 19, 0x20000000 },\n\t{ 0x1, 0x35, 0x07, 0, 0x20100000, 20, 0x20100000 },\n\t{ 0x1, 0x35, 0x08, 0, 0x20a00000, 24, 0x20a00000 },\n\t{ 0x1, 0x35, 0x09, 0, 0x20d00000, 25, 0x20d00000 },\n\t{ 0x1, 0x35, 0x0a, 0, 0x00200000, 2,  0x00200000 },\n\t{ 0x1, 0x35, 0x0b, 0, 0x05800000, 10, 0x05800000 },\n\t{ 0x1, 0x35, 0x0c, 0, 0x05e00000, 13, 0x05e00000 },\n\t{ 0x1, 0x35, 0x0d, 0, 0x20200000, 21, 0x20200000 },\n\t{ 0x1, 0x35, 0x0e, 0, 0x20800000, 23, 0x20800000 },\n\t{ 0x1, 0x35, 0x0f, 0, 0x20e00000, 26, 0x20e00000 },\n\t{ 0x1, 0x35, 0x10, 0, 0x00400000, 3,  0x00400000 },\n\t{ 0x1, 0x35, 0x11, 0, 0x20400000, 22, 0x20400000 },\n\t{ 0x1, 0x35, 0x12, 0, 0x00800000, 4,  0x00800000 },\n\t{ 0x1, 0x35, 0x13, 0, 0x05000000, 9,  0x05000000 },\n\t{ 0x1, 0x35, 0x14, 0, 0x0c800000, 34, 0x0c800000 },\n\t{ 0x1, 0x35, 0x15, 0, 0x01000000, 5,  0x01000000 },\n\t{ 0x1, 0x35, 0x16, 0, 0x03000000, 7,  0x03000000 },\n\t{ 0x1, 0x35, 0x17, 0, 0x04000000, 8,  0x04000000 },\n\t{ 0x1, 0x35, 0x18, 0, 0x0d000000, 16, 0x0d000000 },\n\t{ 0x1, 0x35, 0x19, 0, 0x21000000, 27, 0x21000000 },\n\t{ 0x1, 0x35, 0x1a, 0, 0x02000000, 6,  0x02000000 },\n\t{ 0x1, 0x35, 0x1b, 0, 0x06000000, 14, 0x06000000 },\n\t{ 0x1, 0x35, 0x1c, 0, 0x0e000000, 17, 0x0e000000 },\n\t{ 0x1, 0x35, 0x1d, 0, 0x22000000, 28, 0x22000000 },\n\t{ 0x1, 0x35, 0x1e, 0, 0x08000000, 15, 0x08000000 },\n\t{ 0x1, 0x35, 0x1f, 0, 0x24000000, 29, 0x24000000 },\n\t{ 0x1, 0x35, 0x20, 0, 0x28000000, 30, 0x28000000 },\n\t{ 0x1, 0x35, 0x21, 0, 0x10000000, 18, 0x10000000 },\n\t{ 0x1, 0x35, 0x22, 0, 0x30000000, 31, 0x30000000 },\n\t{ 0x1, 0x37, 0x00, 0, 0x0c640000, 0,  0x00000000 },\n\t{ 0x1, 0x20, 0x00, 0, 0x0c3b0000, 0,  0x00000000 },\n\t{ 0x1, 0x21, 0x00, 0, 0x0c000000, 0,  0x00000000 },\n\t{ 0x1, 0x22, 0x00, 0, 0x0c040000, 0,  0x00000000 },\n\t{ 0x1, 0x23, 0x00, 0, 0x0c050000, 0,  0x00000000 },\n\t{ 0x1, 0x24, 0x00, 0, 0x20cf0000, 0,  0x00000000 },\n\t{ 0x1, 0x25, 0x00, 0, 0x0c2f0000, 0,  0x00000000 },\n\t{ 0x1, 0x26, 0x00, 0, 0x0c230000, 0,  0x00000000 },\n\t{ 0x1, 0x27, 0x00, 0, 0x0c350000, 0,  0x00000000 },\n\t{ 0x1, 0x28, 0x00, 0, 0x0c301000, 0,  0x00000000 },\n\t{ 0x1, 0x29, 0x00, 0, 0x0c302000, 0,  0x00000000 },\n\t{ 0x1, 0x2a, 0x00, 0, 0x0c303000, 0,  0x00000000 },\n\t{ 0x1, 0x2b, 0x00, 0, 0x0c2a0000, 0,  0x00000000 },\n\t{ 0x1, 0x2c, 0x00, 0, 0x0c2b0000, 0,  0x00000000 },\n\t{ 0x1, 0x2c, 0x01, 0, 0x0c2c0000, 1,  0x00010000 },\n\t{ 0x1, 0x2c, 0x02, 0, 0x0c2d0000, 2,  0x00020000 },\n\t{ 0x1, 0x2c, 0x03, 0, 0x0c2e0000, 3,  0x00030000 },\n\t{ 0x1, 0x00, 0x00, 0, 0x0c660000, 0,  0x00000000 },\n\t{ 0x1, 0x01, 0x00, 0, 0x0c020000, 0,  0x00000000 },\n\t{ 0x1, 0x02, 0x00, 0, 0x0c030000, 0,  0x00000000 },\n\t{ 0x1, 0x03, 0x00, 0, 0x0c310000, 0,  0x00000000 },\n\t{ 0x1, 0x04, 0x00, 0, 0x0c320000, 0,  0x00000000 },\n\t{ 0x1, 0x05, 0x00, 0, 0x0c0a0000, 2,  0x00040000 },\n\t{ 0x1, 0x05, 0x01, 0, 0x0c0b0000, 3,  0x00050000 },\n\t{ 0x1, 0x05, 0x02, 0, 0x0c0e0000, 5,  0x00080000 },\n\t{ 0x1, 0x05, 0x03, 0, 0x0c060000, 0,  0x00000000 },\n\t{ 0x1, 0x05, 0x04, 0, 0x0c080000, 1,  0x00020000 },\n\t{ 0x1, 0x05, 0x05, 0, 0x0c0c0000, 4,  0x00060000 },\n\t{ 0x1, 0x06, 0x00, 0, 0x0c330000, 0,  0x00000000 },\n\t{ 0x1, 0x07, 0x00, 0, 0x0c650000, 0,  0x00000000 },\n\t{ 0x1, 0x08, 0x00, 0, 0x0c3e0000, 0,  0x00000000 },\n\t{ 0x1, 0x09, 0x00, 0, 0x0c1e0000, 0,  0x00000000 },\n\t{ 0x1, 0x0a, 0x00, 0, 0x0c150000, 0,  0x00000000 },\n\t{ 0x1, 0x0a, 0x01, 0, 0x0c160000, 1,  0x00010000 },\n\t{ 0x1, 0x0a, 0x02, 0, 0x0c170000, 2,  0x00020000 },\n\t{ 0x1, 0x0a, 0x03, 0, 0x0c180000, 3,  0x00030000 },\n\t{ 0x1, 0x0a, 0x04, 0, 0x0c190000, 4,  0x00040000 },\n\t{ 0x1, 0x0a, 0x05, 0, 0x0c1a0000, 5,  0x00050000 },\n\t{ 0x1, 0x0a, 0x06, 0, 0x0c1b0000, 6,  0x00060000 },\n\t{ 0x1, 0x0a, 0x07, 0, 0x0c1c0000, 7,  0x00070000 },\n\t{ 0x1, 0x0a, 0x08, 0, 0x0c1d0000, 8,  0x00080000 },\n\t{ 0x1, 0x0b, 0x00, 0, 0x0c240000, 0,  0x00000000 },\n\t{ 0x1, 0x0c, 0x00, 0, 0x0c250000, 0,  0x00000000 },\n\t{ 0x1, 0x0d, 0x00, 0, 0x0c340000, 0,  0x00000000 },\n\t{ 0x1, 0x0e, 0x00, 0, 0x0c260000, 0,  0x00000000 },\n\t{ 0x1, 0x0f, 0x00, 0, 0x0c0f0000, 0,  0x00000000 },\n\t{ 0x1, 0x0f, 0x01, 0, 0x0c100000, 1,  0x00010000 },\n\t{ 0x1, 0x0f, 0x02, 0, 0x0c110000, 2,  0x00020000 },\n\t{ 0x1, 0x0f, 0x03, 0, 0x0c120000, 3,  0x00030000 },\n\t{ 0x1, 0x0f, 0x04, 0, 0x0c130000, 4,  0x00040000 },\n\t{ 0x1, 0x0f, 0x05, 0, 0x0c140000, 5,  0x00050000 },\n\t{ 0x1, 0x10, 0x00, 0, 0x0c290000, 0,  0x00000000 },\n\t{ 0x1, 0x30, 0x00, 0, 0x20ce0000, 0,  0x00000000 },\n\t{ 0x1, 0x31, 0x00, 0, 0x0c1f0000, 0,  0x00000000 },\n\t{ 0x1, 0x31, 0x01, 0, 0x0c200000, 1,  0x00010000 },\n\t{ 0x1, 0x31, 0x02, 0, 0x0c210000, 2,  0x00020000 },\n\t{ 0x1, 0x31, 0x03, 0, 0x0c220000, 3,  0x00030000 },\n\t{ 0x1, 0x32, 0x00, 0, 0x20cc0000, 3,  0x001c0000 },\n\t{ 0x1, 0x32, 0x01, 0, 0x20c80000, 2,  0x00180000 },\n\t{ 0x1, 0x32, 0x02, 0, 0x20c00000, 1,  0x00100000 },\n\t{ 0x1, 0x32, 0x03, 0, 0x20b00000, 0,  0x00000000 },\n\t{ 0x1, 0x33, 0x00, 0, 0x0c360000, 0,  0x00000000 },\n\t{ 0x1, 0x33, 0x01, 0, 0x0c370000, 1,  0x00010000 },\n\t{ 0x1, 0x33, 0x02, 0, 0x0c3a0000, 3,  0x00040000 },\n\t{ 0x1, 0x33, 0x03, 0, 0x0c380000, 2,  0x00020000 },\n\t{ 0x1, 0x38, 0x00, 0, 0x0c600000, 0,  0x00000000 },\n\t{ 0x1, 0x38, 0x01, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x1, 0x39, 0x00, 0, 0x0c280000, 0,  0x00000000 },\n\t{ 0x2, 0x34, 0x00, 0, 0x40000000, 0,  0x40000000 },\n\t{ 0x2, 0x34, 0x01, 0, 0x80000000, 1,  0x80000000 },\n\t{ 0x2, 0x36, 0x00, 0, 0x0c400000, 0,  0x0c400000 },\n\t{ 0x2, 0x36, 0x01, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x35, 0x00, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x35, 0x01, 0, 0x00100000, 1,  0x00100000 },\n\t{ 0x3, 0x35, 0x02, 0, 0x05a00000, 11, 0x05a00000 },\n\t{ 0x3, 0x35, 0x03, 0, 0x05b00000, 32, 0x05b00000 },\n\t{ 0x3, 0x35, 0x04, 0, 0x05c00000, 33, 0x05c00000 },\n\t{ 0x3, 0x35, 0x05, 0, 0x05d00000, 12, 0x05d00000 },\n\t{ 0x3, 0x35, 0x06, 0, 0x20000000, 19, 0x20000000 },\n\t{ 0x3, 0x35, 0x07, 0, 0x20100000, 20, 0x20100000 },\n\t{ 0x3, 0x35, 0x08, 0, 0x20a00000, 24, 0x20a00000 },\n\t{ 0x3, 0x35, 0x09, 0, 0x20d00000, 25, 0x20d00000 },\n\t{ 0x3, 0x35, 0x0a, 0, 0x00200000, 2,  0x00200000 },\n\t{ 0x3, 0x35, 0x0b, 0, 0x05800000, 10, 0x05800000 },\n\t{ 0x3, 0x35, 0x0c, 0, 0x05e00000, 13, 0x05e00000 },\n\t{ 0x3, 0x35, 0x0d, 0, 0x20200000, 21, 0x20200000 },\n\t{ 0x3, 0x35, 0x0e, 0, 0x20800000, 23, 0x20800000 },\n\t{ 0x3, 0x35, 0x0f, 0, 0x20e00000, 26, 0x20e00000 },\n\t{ 0x3, 0x35, 0x10, 0, 0x00400000, 3,  0x00400000 },\n\t{ 0x3, 0x35, 0x11, 0, 0x20400000, 22, 0x20400000 },\n\t{ 0x3, 0x35, 0x12, 0, 0x00800000, 4,  0x00800000 },\n\t{ 0x3, 0x35, 0x13, 0, 0x50000000, 9,  0x05000000 },\n\t{ 0x3, 0x35, 0x14, 0, 0xc0800000, 34, 0x0c800000 },\n\t{ 0x3, 0x35, 0x15, 0, 0x10000000, 5,  0x01000000 },\n\t{ 0x3, 0x35, 0x16, 0, 0x30000000, 7,  0x03000000 },\n\t{ 0x3, 0x35, 0x17, 0, 0x04000000, 8,  0x04000000 },\n\t{ 0x3, 0x35, 0x18, 0, 0x0d000000, 16, 0x0d000000 },\n\t{ 0x3, 0x35, 0x19, 0, 0x21000000, 27, 0x21000000 },\n\t{ 0x3, 0x35, 0x1a, 0, 0x02000000, 6,  0x02000000 },\n\t{ 0x3, 0x35, 0x1b, 0, 0x06000000, 14, 0x06000000 },\n\t{ 0x3, 0x35, 0x1c, 0, 0x0e000000, 17, 0x0e000000 },\n\t{ 0x3, 0x35, 0x1d, 0, 0x22000000, 28, 0x22000000 },\n\t{ 0x3, 0x35, 0x1e, 0, 0x08000000, 15, 0x08000000 },\n\t{ 0x3, 0x35, 0x1f, 0, 0x24000000, 29, 0x24000000 },\n\t{ 0x3, 0x35, 0x20, 0, 0x28000000, 30, 0x28000000 },\n\t{ 0x3, 0x35, 0x21, 0, 0x10000000, 18, 0x10000000 },\n\t{ 0x3, 0x35, 0x22, 0, 0x30000000, 31, 0x30000000 },\n\t{ 0x3, 0x37, 0x00, 0, 0x0c640000, 0,  0x00000000 },\n\t{ 0x3, 0x20, 0x00, 0, 0x0c3b0000, 0,  0x00000000 },\n\t{ 0x3, 0x21, 0x00, 0, 0x0c000000, 0,  0x00000000 },\n\t{ 0x3, 0x22, 0x00, 0, 0x0c040000, 0,  0x00000000 },\n\t{ 0x3, 0x23, 0x00, 0, 0x0c050000, 0,  0x00000000 },\n\t{ 0x3, 0x24, 0x00, 0, 0x20cf0000, 0,  0x00000000 },\n\t{ 0x3, 0x25, 0x00, 0, 0x0c2f0000, 0,  0x00000000 },\n\t{ 0x3, 0x26, 0x00, 0, 0x0c230000, 0,  0x00000000 },\n\t{ 0x3, 0x27, 0x00, 0, 0x0c350000, 0,  0x00000000 },\n\t{ 0x3, 0x28, 0x00, 0, 0x0c301000, 0,  0x00000000 },\n\t{ 0x3, 0x29, 0x00, 0, 0x0c302000, 0,  0x00000000 },\n\t{ 0x3, 0x2a, 0x00, 0, 0x0c303000, 0,  0x00000000 },\n\t{ 0x3, 0x2b, 0x00, 0, 0x0c2a0000, 0,  0x00000000 },\n\t{ 0x3, 0x2c, 0x00, 0, 0x0c2b0000, 0,  0x00000000 },\n\t{ 0x3, 0x2c, 0x01, 0, 0x0c2c0000, 1,  0x00010000 },\n\t{ 0x3, 0x2c, 0x02, 0, 0x0c2d0000, 2,  0x00020000 },\n\t{ 0x3, 0x2c, 0x03, 0, 0x0c2e0000, 3,  0x00030000 },\n\t{ 0x3, 0x00, 0x00, 0, 0x0c660000, 0,  0x00000000 },\n\t{ 0x3, 0x01, 0x00, 0, 0x0c020000, 0,  0x00000000 },\n\t{ 0x3, 0x02, 0x00, 0, 0x0c030000, 0,  0x00000000 },\n\t{ 0x3, 0x03, 0x00, 0, 0x0c310000, 0,  0x00000000 },\n\t{ 0x3, 0x04, 0x00, 0, 0x0c320000, 0,  0x00000000 },\n\t{ 0x3, 0x05, 0x00, 0, 0x0c0a0000, 2,  0x00040000 },\n\t{ 0x3, 0x05, 0x01, 0, 0x0c0b0000, 3,  0x00050000 },\n\t{ 0x3, 0x05, 0x02, 0, 0x0c0e0000, 5,  0x00080000 },\n\t{ 0x3, 0x05, 0x03, 0, 0x0c060000, 0,  0x00000000 },\n\t{ 0x3, 0x05, 0x04, 0, 0x0c080000, 1,  0x00020000 },\n\t{ 0x3, 0x05, 0x05, 0, 0x0c0c0000, 4,  0x00060000 },\n\t{ 0x3, 0x06, 0x00, 0, 0x0c330000, 0,  0x00000000 },\n\t{ 0x3, 0x07, 0x00, 0, 0x0c650000, 0,  0x00000000 },\n\t{ 0x3, 0x08, 0x00, 0, 0x0c3e0000, 0,  0x00000000 },\n\t{ 0x3, 0x09, 0x00, 0, 0x0c1e0000, 0,  0x00000000 },\n\t{ 0x3, 0x0a, 0x00, 0, 0x0c150000, 0,  0x00000000 },\n\t{ 0x3, 0x0a, 0x01, 0, 0x0c160000, 1,  0x00010000 },\n\t{ 0x3, 0x0a, 0x02, 0, 0x0c170000, 2,  0x00020000 },\n\t{ 0x3, 0x0a, 0x03, 0, 0x0c180000, 3,  0x00030000 },\n\t{ 0x3, 0x0a, 0x04, 0, 0x0c190000, 4,  0x00040000 },\n\t{ 0x3, 0x0a, 0x05, 0, 0x0c1a0000, 5,  0x00050000 },\n\t{ 0x3, 0x0a, 0x06, 0, 0x0c1b0000, 6,  0x00060000 },\n\t{ 0x3, 0x0a, 0x07, 0, 0x0c1c0000, 7,  0x00070000 },\n\t{ 0x3, 0x0a, 0x08, 0, 0x0c1d0000, 8,  0x00080000 },\n\t{ 0x3, 0x0b, 0x00, 0, 0x0c240000, 0,  0x00000000 },\n\t{ 0x3, 0x0c, 0x00, 0, 0x0c250000, 0,  0x00000000 },\n\t{ 0x3, 0x0d, 0x00, 0, 0x0c340000, 0,  0x00000000 },\n\t{ 0x3, 0x0e, 0x00, 0, 0x0c260000, 0,  0x00000000 },\n\t{ 0x3, 0x0f, 0x00, 0, 0x0c0f0000, 0,  0x00000000 },\n\t{ 0x3, 0x0f, 0x01, 0, 0x0c100000, 1,  0x00010000 },\n\t{ 0x3, 0x0f, 0x02, 0, 0x0c110000, 2,  0x00020000 },\n\t{ 0x3, 0x0f, 0x03, 0, 0x0c120000, 3,  0x00030000 },\n\t{ 0x3, 0x0f, 0x04, 0, 0x0c130000, 4,  0x00040000 },\n\t{ 0x3, 0x0f, 0x05, 0, 0x0c140000, 5,  0x00050000 },\n\t{ 0x3, 0x10, 0x00, 0, 0x0c290000, 0,  0x00000000 },\n\t{ 0x3, 0x30, 0x00, 0, 0x20ce0000, 0,  0x00000000 },\n\t{ 0x3, 0x31, 0x00, 0, 0x0c1f0000, 0,  0x00000000 },\n\t{ 0x3, 0x31, 0x01, 0, 0x0c200000, 1,  0x00010000 },\n\t{ 0x3, 0x31, 0x02, 0, 0x0c210000, 2,  0x00020000 },\n\t{ 0x3, 0x31, 0x03, 0, 0x0c220000, 3,  0x00030000 },\n\t{ 0x3, 0x32, 0x00, 0, 0x20cc0000, 3,  0x001c0000 },\n\t{ 0x3, 0x32, 0x01, 0, 0x20c80000, 2,  0x00180000 },\n\t{ 0x3, 0x32, 0x02, 0, 0x20c00000, 1,  0x00100000 },\n\t{ 0x3, 0x32, 0x03, 0, 0x20b00000, 0,  0x00000000 },\n\t{ 0x3, 0x33, 0x00, 0, 0x0c360000, 0,  0x00000000 },\n\t{ 0x3, 0x33, 0x01, 0, 0x0c370000, 1,  0x00010000 },\n\t{ 0x3, 0x33, 0x02, 0, 0x0c3a0000, 3,  0x00040000 },\n\t{ 0x3, 0x33, 0x03, 0, 0x0c380000, 2,  0x00020000 },\n\t{ 0x3, 0x38, 0x00, 0, 0x0c600000, 0,  0x00000000 },\n\t{ 0x3, 0x38, 0x01, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x39, 0x00, 0, 0x0c280000, 0,  0x00000000 }\n};\n\n \nstatic const char * const tegra194_scenoc_routeid_initflow[] = {\n\t[0x0] = \"cbb_i/I/0\",\n\t[0x1] = \"cpu_m_i/I/0\",\n\t[0x2] = \"cpu_p_i/I/0\",\n\t[0x3] = \"dma_m_i/I/0\",\n\t[0x4] = \"dma_p_i/I/0\",\n\t[0x5] = \"RESERVED\",\n\t[0x6] = \"RESERVED\",\n\t[0x7] = \"RESERVED\"\n};\n\nstatic const char * const tegra194_scenoc_routeid_targflow[] = {\n\t[0x00] = \"multiport0_t/T/atcm_cfg\",\n\t[0x01] = \"multiport0_t/T/car\",\n\t[0x02] = \"multiport0_t/T/cast\",\n\t[0x03] = \"multiport0_t/T/cfg\",\n\t[0x04] = \"multiport0_t/T/dast\",\n\t[0x05] = \"multiport0_t/T/dma\",\n\t[0x06] = \"multiport0_t/T/err_collator\",\n\t[0x07] = \"multiport0_t/T/err_collator_car\",\n\t[0x08] = \"multiport0_t/T/fpga_misc\",\n\t[0x09] = \"multiport0_t/T/fpga_uart\",\n\t[0x0a] = \"multiport0_t/T/gte\",\n\t[0x0b] = \"multiport0_t/T/hsp\",\n\t[0x0c] = \"multiport0_t/T/misc\",\n\t[0x0d] = \"multiport0_t/T/pm\",\n\t[0x0e] = \"multiport0_t/T/tke\",\n\t[0x0f] = \"RESERVED\",\n\t[0x10] = \"multiport1_t/T/hsm\",\n\t[0x11] = \"multiport1_t/T/vic0\",\n\t[0x12] = \"multiport1_t/T/vic1\",\n\t[0x13] = \"ast0_t/T/0\",\n\t[0x14] = \"ast1_t/T/0\",\n\t[0x15] = \"cbb_t/T/0\",\n\t[0x16] = \"cpu_t/T/0\",\n\t[0x17] = \"sce_noc_firewall/T/0\",\n\t[0x18] = \"svc_t/T/0\",\n\t[0x19] = \"RESERVED\",\n\t[0x1a] = \"RESERVED\",\n\t[0x1b] = \"RESERVED\",\n\t[0x1c] = \"RESERVED\",\n\t[0x1d] = \"RESERVED\",\n\t[0x1e] = \"RESERVED\",\n\t[0x1f] = \"RESERVED\"\n};\n\n \nstatic const struct tegra194_cbb_aperture tegra194_scenoc_apert_lookup[] = {\n\t{ 0x0, 0x16, 0x0,  0, 0x0b400000, 0,  0x0b400000 },\n\t{ 0x0, 0x16, 0x1,  0, 0x0bc00000, 1,  0x0bc00000 },\n\t{ 0x0, 0x0,  0x0,  0, 0x0b000000, 0,  0x00000000 },\n\t{ 0x0, 0x0,  0x1,  0, 0x0b800000, 1,  0x00000000 },\n\t{ 0x0, 0x1,  0x0,  0, 0x20de0000, 3,  0x000e0000 },\n\t{ 0x0, 0x1,  0x1,  0, 0x210e0000, 7,  0x000e0000 },\n\t{ 0x0, 0x1,  0x2,  0, 0x20dc0000, 2,  0x000c0000 },\n\t{ 0x0, 0x1,  0x3,  0, 0x210c0000, 6,  0x000c0000 },\n\t{ 0x0, 0x1,  0x4,  0, 0x20d80000, 1,  0x00080000 },\n\t{ 0x0, 0x1,  0x5,  0, 0x21080000, 5,  0x00080000 },\n\t{ 0x0, 0x1,  0x6,  0, 0x20d00000, 0,  0x00000000 },\n\t{ 0x0, 0x1,  0x7,  0, 0x21000000, 4,  0x00000000 },\n\t{ 0x0, 0x2,  0x0,  0, 0x0b040000, 0,  0x00000000 },\n\t{ 0x0, 0x2,  0x1,  0, 0x0b840000, 1,  0x00000000 },\n\t{ 0x0, 0x3,  0x0,  0, 0x0b230000, 0,  0x00000000 },\n\t{ 0x0, 0x3,  0x1,  0, 0x0ba30000, 1,  0x00000000 },\n\t{ 0x0, 0x4,  0x0,  0, 0x0b050000, 0,  0x00000000 },\n\t{ 0x0, 0x4,  0x1,  0, 0x0b850000, 1,  0x00000000 },\n\t{ 0x0, 0x5,  0x0,  0, 0x0b060000, 0,  0x00000000 },\n\t{ 0x0, 0x5,  0x1,  0, 0x0b070000, 1,  0x00010000 },\n\t{ 0x0, 0x5,  0x2,  0, 0x0b080000, 2,  0x00020000 },\n\t{ 0x0, 0x5,  0x3,  0, 0x0b090000, 3,  0x00030000 },\n\t{ 0x0, 0x5,  0x4,  0, 0x0b0a0000, 4,  0x00040000 },\n\t{ 0x0, 0x5,  0x5,  0, 0x0b0b0000, 5,  0x00050000 },\n\t{ 0x0, 0x5,  0x6,  0, 0x0b0c0000, 6,  0x00060000 },\n\t{ 0x0, 0x5,  0x7,  0, 0x0b0d0000, 7,  0x00070000 },\n\t{ 0x0, 0x5,  0x8,  0, 0x0b0e0000, 8,  0x00080000 },\n\t{ 0x0, 0x5,  0x9,  0, 0x0b860000, 9,  0x00000000 },\n\t{ 0x0, 0x5,  0xa,  0, 0x0b870000, 10, 0x00010000 },\n\t{ 0x0, 0x5,  0xb,  0, 0x0b880000, 11, 0x00020000 },\n\t{ 0x0, 0x5,  0xc,  0, 0x0b890000, 12, 0x00030000 },\n\t{ 0x0, 0x5,  0xd,  0, 0x0b8a0000, 13, 0x00040000 },\n\t{ 0x0, 0x5,  0xe,  0, 0x0b8b0000, 14, 0x00050000 },\n\t{ 0x0, 0x5,  0xf,  0, 0x0b8c0000, 15, 0x00060000 },\n\t{ 0x0, 0x5,  0x10, 0, 0x0b8d0000, 16, 0x00070000 },\n\t{ 0x0, 0x5,  0x11, 0, 0x0b8e0000, 17, 0x00080000 },\n\t{ 0x0, 0x6,  0x0,  0, 0x0b650000, 0,  0x00000000 },\n\t{ 0x0, 0x6,  0x1,  0, 0x0be50000, 1,  0x00000000 },\n\t{ 0x0, 0x7,  0x0,  0, 0x20df0000, 0,  0x00000000 },\n\t{ 0x0, 0x7,  0x1,  0, 0x210f0000, 1,  0x00000000 },\n\t{ 0x0, 0x8,  0x0,  0, 0x0b3e0000, 0,  0x00000000 },\n\t{ 0x0, 0x8,  0x1,  0, 0x0bbe0000, 1,  0x00000000 },\n\t{ 0x0, 0x9,  0x0,  0, 0x0b3d0000, 0,  0x00000000 },\n\t{ 0x0, 0x9,  0x1,  0, 0x0bbd0000, 1,  0x00000000 },\n\t{ 0x0, 0xa,  0x0,  0, 0x0b1e0000, 0,  0x00000000 },\n\t{ 0x0, 0xa,  0x1,  0, 0x0b9e0000, 1,  0x00000000 },\n\t{ 0x0, 0xb,  0x0,  0, 0x0b150000, 0,  0x00000000 },\n\t{ 0x0, 0xb,  0x1,  0, 0x0b160000, 1,  0x00010000 },\n\t{ 0x0, 0xb,  0x2,  0, 0x0b170000, 2,  0x00020000 },\n\t{ 0x0, 0xb,  0x3,  0, 0x0b180000, 3,  0x00030000 },\n\t{ 0x0, 0xb,  0x4,  0, 0x0b190000, 4,  0x00040000 },\n\t{ 0x0, 0xb,  0x5,  0, 0x0b1a0000, 5,  0x00050000 },\n\t{ 0x0, 0xb,  0x6,  0, 0x0b1b0000, 6,  0x00060000 },\n\t{ 0x0, 0xb,  0x7,  0, 0x0b1c0000, 7,  0x00070000 },\n\t{ 0x0, 0xb,  0x8,  0, 0x0b1d0000, 8,  0x00080000 },\n\t{ 0x0, 0xb,  0x9,  0, 0x0b950000, 9,  0x00000000 },\n\t{ 0x0, 0xb,  0xa,  0, 0x0b960000, 10, 0x00010000 },\n\t{ 0x0, 0xb,  0xb,  0, 0x0b970000, 11, 0x00020000 },\n\t{ 0x0, 0xb,  0xc,  0, 0x0b980000, 12, 0x00030000 },\n\t{ 0x0, 0xb,  0xd,  0, 0x0b990000, 13, 0x00040000 },\n\t{ 0x0, 0xb,  0xe,  0, 0x0b9a0000, 14, 0x00050000 },\n\t{ 0x0, 0xb,  0xf,  0, 0x0b9b0000, 15, 0x00060000 },\n\t{ 0x0, 0xb,  0x10, 0, 0x0b9c0000, 16, 0x00070000 },\n\t{ 0x0, 0xb,  0x11, 0, 0x0b9d0000, 17, 0x00080000 },\n\t{ 0x0, 0xc,  0x0,  0, 0x0b660000, 0,  0x00000000 },\n\t{ 0x0, 0xc,  0x1,  0, 0x0be60000, 1,  0x00000000 },\n\t{ 0x0, 0xd,  0x0,  0, 0x0b1f0000, 0,  0x00000000 },\n\t{ 0x0, 0xd,  0x1,  0, 0x0b200000, 1,  0x00010000 },\n\t{ 0x0, 0xd,  0x2,  0, 0x0b210000, 2,  0x00020000 },\n\t{ 0x0, 0xd,  0x3,  0, 0x0b220000, 3,  0x00030000 },\n\t{ 0x0, 0xd,  0x4,  0, 0x0b9f0000, 4,  0x00000000 },\n\t{ 0x0, 0xd,  0x5,  0, 0x0ba00000, 5,  0x00010000 },\n\t{ 0x0, 0xd,  0x6,  0, 0x0ba10000, 6,  0x00020000 },\n\t{ 0x0, 0xd,  0x7,  0, 0x0ba20000, 7,  0x00030000 },\n\t{ 0x0, 0xe,  0x0,  0, 0x0b0f0000, 0,  0x00000000 },\n\t{ 0x0, 0xe,  0x1,  0, 0x0b100000, 1,  0x00010000 },\n\t{ 0x0, 0xe,  0x2,  0, 0x0b110000, 2,  0x00020000 },\n\t{ 0x0, 0xe,  0x3,  0, 0x0b120000, 3,  0x00030000 },\n\t{ 0x0, 0xe,  0x4,  0, 0x0b130000, 4,  0x00040000 },\n\t{ 0x0, 0xe,  0x5,  0, 0x0b140000, 5,  0x00050000 },\n\t{ 0x0, 0xe,  0x6,  0, 0x0b8f0000, 6,  0x00000000 },\n\t{ 0x0, 0xe,  0x7,  0, 0x0b900000, 7,  0x00010000 },\n\t{ 0x0, 0xe,  0x8,  0, 0x0b910000, 8,  0x00020000 },\n\t{ 0x0, 0xe,  0x9,  0, 0x0b920000, 9,  0x00030000 },\n\t{ 0x0, 0xe,  0xa,  0, 0x0b930000, 10, 0x00040000 },\n\t{ 0x0, 0xe,  0xb,  0, 0x0b940000, 11, 0x00050000 },\n\t{ 0x0, 0x10, 0x0,  0, 0x0b240000, 0,  0x00000000 },\n\t{ 0x0, 0x10, 0x1,  0, 0x0ba40000, 1,  0x00000000 },\n\t{ 0x0, 0x11, 0x0,  0, 0x0b020000, 0,  0x00000000 },\n\t{ 0x0, 0x11, 0x1,  0, 0x0b820000, 1,  0x00000000 },\n\t{ 0x0, 0x12, 0x0,  0, 0x0b030000, 0,  0x00000000 },\n\t{ 0x0, 0x12, 0x1,  0, 0x0b830000, 1,  0x00000000 },\n\t{ 0x0, 0x17, 0x0,  0, 0x0b640000, 0,  0x00000000 },\n\t{ 0x0, 0x17, 0x1,  0, 0x0be40000, 1,  0x00000000 },\n\t{ 0x0, 0x18, 0x0,  0, 0x0b600000, 0,  0x00000000 },\n\t{ 0x0, 0x18, 0x1,  0, 0x0be00000, 1,  0x00000000 },\n\t{ 0x0, 0x18, 0x2,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x0, 0x18, 0x3,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x1, 0x13, 0x0,  0, 0x40000000, 0,  0x40000000 },\n\t{ 0x1, 0x13, 0x1,  1, 0x80000000, 1,  0x80000000 },\n\t{ 0x1, 0x13, 0x2,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x2, 0x15, 0x0,  0, 0x20c00000, 8,  0x20c00000 },\n\t{ 0x2, 0x15, 0x1,  0, 0x21100000, 22, 0x21100000 },\n\t{ 0x2, 0x15, 0x2,  0, 0x20e00000, 9,  0x20e00000 },\n\t{ 0x2, 0x15, 0x3,  0, 0x21200000, 23, 0x21200000 },\n\t{ 0x2, 0x15, 0x4,  0, 0x20800000, 7,  0x20800000 },\n\t{ 0x2, 0x15, 0x5,  0, 0x21400000, 24, 0x21400000 },\n\t{ 0x2, 0x15, 0x6,  0, 0x0b000000, 18, 0x0b000000 },\n\t{ 0x2, 0x15, 0x7,  0, 0x0b800000, 3,  0x0b800000 },\n\t{ 0x2, 0x15, 0x8,  0, 0x20000000, 6,  0x20000000 },\n\t{ 0x2, 0x15, 0x9,  0, 0x21800000, 25, 0x21800000 },\n\t{ 0x2, 0x15, 0xa,  0, 0x0a000000, 2,  0x0a000000 },\n\t{ 0x2, 0x15, 0xb,  0, 0x0a000000, 17, 0x0a000000 },\n\t{ 0x2, 0x15, 0xc,  0, 0x20000000, 21, 0x20000000 },\n\t{ 0x2, 0x15, 0xd,  0, 0x21000000, 10, 0x21000000 },\n\t{ 0x2, 0x15, 0xe,  0, 0x08000000, 1,  0x08000000 },\n\t{ 0x2, 0x15, 0xf,  0, 0x08000000, 16, 0x08000000 },\n\t{ 0x2, 0x15, 0x10, 0, 0x22000000, 11, 0x22000000 },\n\t{ 0x2, 0x15, 0x11, 0, 0x22000000, 26, 0x22000000 },\n\t{ 0x2, 0x15, 0x12, 0, 0x0c000000, 4,  0x0c000000 },\n\t{ 0x2, 0x15, 0x13, 0, 0x0c000000, 19, 0x0c000000 },\n\t{ 0x2, 0x15, 0x14, 0, 0x24000000, 12, 0x24000000 },\n\t{ 0x2, 0x15, 0x15, 0, 0x24000000, 27, 0x24000000 },\n\t{ 0x2, 0x15, 0x16, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x2, 0x15, 0x17, 0, 0x00000000, 15, 0x00000000 },\n\t{ 0x2, 0x15, 0x18, 0, 0x28000000, 13, 0x28000000 },\n\t{ 0x2, 0x15, 0x19, 0, 0x28000000, 28, 0x28000000 },\n\t{ 0x2, 0x15, 0x1a, 0, 0x10000000, 5,  0x10000000 },\n\t{ 0x2, 0x15, 0x1b, 0, 0x10000000, 20, 0x10000000 },\n\t{ 0x2, 0x15, 0x1c, 0, 0x30000000, 14, 0x30000000 },\n\t{ 0x2, 0x15, 0x1d, 0, 0x30000000, 29, 0x30000000 },\n\t{ 0x2, 0x0,  0x0,  0, 0x0b000000, 0,  0x00000000 },\n\t{ 0x2, 0x0,  0x1,  0, 0x0b800000, 1,  0x00000000 },\n\t{ 0x2, 0x1,  0x0,  0, 0x20de0000, 3,  0x000e0000 },\n\t{ 0x2, 0x1,  0x1,  0, 0x210e0000, 7,  0x000e0000 },\n\t{ 0x2, 0x1,  0x2,  0, 0x20dc0000, 2,  0x000c0000 },\n\t{ 0x2, 0x1,  0x3,  0, 0x210c0000, 6,  0x000c0000 },\n\t{ 0x2, 0x1,  0x4,  0, 0x20d80000, 1,  0x00080000 },\n\t{ 0x2, 0x1,  0x5,  0, 0x21080000, 5,  0x00080000 },\n\t{ 0x2, 0x1,  0x6,  0, 0x20d00000, 0,  0x00000000 },\n\t{ 0x2, 0x1,  0x7,  0, 0x21000000, 4,  0x00000000 },\n\t{ 0x2, 0x2,  0x0,  0, 0x0b040000, 0,  0x00000000 },\n\t{ 0x2, 0x2,  0x1,  0, 0x0b840000, 1,  0x00000000 },\n\t{ 0x2, 0x3,  0x0,  0, 0x0b230000, 0,  0x00000000 },\n\t{ 0x2, 0x3,  0x1,  0, 0x0ba30000, 1,  0x00000000 },\n\t{ 0x2, 0x4,  0x0,  0, 0x0b050000, 0,  0x00000000 },\n\t{ 0x2, 0x4,  0x1,  0, 0x0b850000, 1,  0x00000000 },\n\t{ 0x2, 0x5,  0x0,  0, 0x0b060000, 0,  0x00000000 },\n\t{ 0x2, 0x5,  0x1,  0, 0x0b070000, 1,  0x00010000 },\n\t{ 0x2, 0x5,  0x2,  0, 0x0b080000, 2,  0x00020000 },\n\t{ 0x2, 0x5,  0x3,  0, 0x0b090000, 3,  0x00030000 },\n\t{ 0x2, 0x5,  0x4,  0, 0x0b0a0000, 4,  0x00040000 },\n\t{ 0x2, 0x5,  0x5,  0, 0x0b0b0000, 5,  0x00050000 },\n\t{ 0x2, 0x5,  0x6,  0, 0x0b0c0000, 6,  0x00060000 },\n\t{ 0x2, 0x5,  0x7,  0, 0x0b0d0000, 7,  0x00070000 },\n\t{ 0x2, 0x5,  0x8,  0, 0x0b0e0000, 8,  0x00080000 },\n\t{ 0x2, 0x5,  0x9,  0, 0x0b860000, 9,  0x00000000 },\n\t{ 0x2, 0x5,  0xa,  0, 0x0b870000, 10, 0x00010000 },\n\t{ 0x2, 0x5,  0xb,  0, 0x0b880000, 11, 0x00020000 },\n\t{ 0x2, 0x5,  0xc,  0, 0x0b890000, 12, 0x00030000 },\n\t{ 0x2, 0x5,  0xd,  0, 0x0b8a0000, 13, 0x00040000 },\n\t{ 0x2, 0x5,  0xe,  0, 0x0b8b0000, 14, 0x00050000 },\n\t{ 0x2, 0x5,  0xf,  0, 0x0b8c0000, 15, 0x00060000 },\n\t{ 0x2, 0x5,  0x10, 0, 0x0b8d0000, 16, 0x00070000 },\n\t{ 0x2, 0x5,  0x11, 0, 0x0b8e0000, 17, 0x00080000 },\n\t{ 0x2, 0x6,  0x0,  0, 0x0b650000, 0,  0x00000000 },\n\t{ 0x2, 0x6,  0x1,  0, 0x0be50000, 1,  0x00000000 },\n\t{ 0x2, 0x7,  0x0,  0, 0x20df0000, 0,  0x00000000 },\n\t{ 0x2, 0x7,  0x1,  0, 0x210f0000, 1,  0x00000000 },\n\t{ 0x2, 0x8,  0x0,  0, 0x0b3e0000, 0,  0x00000000 },\n\t{ 0x2, 0x8,  0x1,  0, 0x0bbe0000, 1,  0x00000000 },\n\t{ 0x2, 0x9,  0x0,  0, 0x0b3d0000, 0,  0x00000000 },\n\t{ 0x2, 0x9,  0x1,  0, 0x0bbd0000, 1,  0x00000000 },\n\t{ 0x2, 0xa,  0x0,  0, 0x0b1e0000, 0,  0x00000000 },\n\t{ 0x2, 0xa,  0x1,  0, 0x0b9e0000, 1,  0x00000000 },\n\t{ 0x2, 0xb,  0x0,  0, 0x0b150000, 0,  0x00000000 },\n\t{ 0x2, 0xb,  0x1,  0, 0x0b160000, 1,  0x00010000 },\n\t{ 0x2, 0xb,  0x2,  0, 0x0b170000, 2,  0x00020000 },\n\t{ 0x2, 0xb,  0x3,  0, 0x0b180000, 3,  0x00030000 },\n\t{ 0x2, 0xb,  0x4,  0, 0x0b190000, 4,  0x00040000 },\n\t{ 0x2, 0xb,  0x5,  0, 0x0b1a0000, 5,  0x00050000 },\n\t{ 0x2, 0xb,  0x6,  0, 0x0b1b0000, 6,  0x00060000 },\n\t{ 0x2, 0xb,  0x7,  0, 0x0b1c0000, 7,  0x00070000 },\n\t{ 0x2, 0xb,  0x8,  0, 0x0b1d0000, 8,  0x00080000 },\n\t{ 0x2, 0xb,  0x9,  0, 0x0b950000, 9,  0x00000000 },\n\t{ 0x2, 0xb,  0xa,  0, 0x0b960000, 10, 0x00010000 },\n\t{ 0x2, 0xb,  0xb,  0, 0x0b970000, 11, 0x00020000 },\n\t{ 0x2, 0xb,  0xc,  0, 0x0b980000, 12, 0x00030000 },\n\t{ 0x2, 0xb,  0xd,  0, 0x0b990000, 13, 0x00040000 },\n\t{ 0x2, 0xb,  0xe,  0, 0x0b9a0000, 14, 0x00050000 },\n\t{ 0x2, 0xb,  0xf,  0, 0x0b9b0000, 15, 0x00060000 },\n\t{ 0x2, 0xb,  0x10, 0, 0x0b9c0000, 16, 0x00070000 },\n\t{ 0x2, 0xb,  0x11, 0, 0x0b9d0000, 17, 0x00080000 },\n\t{ 0x2, 0xc,  0x0,  0, 0x0b660000, 0,  0x00000000 },\n\t{ 0x2, 0xc,  0x1,  0, 0x0be60000, 1,  0x00000000 },\n\t{ 0x2, 0xd,  0x0,  0, 0x0b1f0000, 0,  0x00000000 },\n\t{ 0x2, 0xd,  0x1,  0, 0x0b200000, 1,  0x00010000 },\n\t{ 0x2, 0xd,  0x2,  0, 0x0b210000, 2,  0x00020000 },\n\t{ 0x2, 0xd,  0x3,  0, 0x0b220000, 3,  0x00030000 },\n\t{ 0x2, 0xd,  0x4,  0, 0x0b9f0000, 4,  0x00000000 },\n\t{ 0x2, 0xd,  0x5,  0, 0x0ba00000, 5,  0x00010000 },\n\t{ 0x2, 0xd,  0x6,  0, 0x0ba10000, 6,  0x00020000 },\n\t{ 0x2, 0xd,  0x7,  0, 0x0ba20000, 7,  0x00030000 },\n\t{ 0x2, 0xe,  0x0,  0, 0x0b0f0000, 0,  0x00000000 },\n\t{ 0x2, 0xe,  0x1,  0, 0x0b100000, 1,  0x00010000 },\n\t{ 0x2, 0xe,  0x2,  0, 0x0b110000, 2,  0x00020000 },\n\t{ 0x2, 0xe,  0x3,  0, 0x0b120000, 3,  0x00030000 },\n\t{ 0x2, 0xe,  0x4,  0, 0x0b130000, 4,  0x00040000 },\n\t{ 0x2, 0xe,  0x5,  0, 0x0b140000, 5,  0x00050000 },\n\t{ 0x2, 0xe,  0x6,  0, 0x0b8f0000, 6,  0x00000000 },\n\t{ 0x2, 0xe,  0x7,  0, 0x0b900000, 7,  0x00010000 },\n\t{ 0x2, 0xe,  0x8,  0, 0x0b910000, 8,  0x00020000 },\n\t{ 0x2, 0xe,  0x9,  0, 0x0b920000, 9,  0x00030000 },\n\t{ 0x2, 0xe,  0xa,  0, 0x0b930000, 10, 0x00040000 },\n\t{ 0x2, 0xe,  0xb,  0, 0x0b940000, 11, 0x00050000 },\n\t{ 0x2, 0x10, 0x0,  0, 0x0b240000, 0,  0x00000000 },\n\t{ 0x2, 0x10, 0x1,  0, 0x0ba40000, 1,  0x00000000 },\n\t{ 0x2, 0x11, 0x0,  0, 0x0b020000, 0,  0x00000000 },\n\t{ 0x2, 0x11, 0x1,  0, 0x0b820000, 1,  0x00000000 },\n\t{ 0x2, 0x12, 0x0,  0, 0x0b030000, 0,  0x00000000 },\n\t{ 0x2, 0x12, 0x1,  0, 0x0b830000, 1,  0x00000000 },\n\t{ 0x2, 0x17, 0x0,  0, 0x0b640000, 0,  0x00000000 },\n\t{ 0x2, 0x17, 0x1,  0, 0x0be40000, 1,  0x00000000 },\n\t{ 0x2, 0x18, 0x0,  0, 0x0b600000, 0,  0x00000000 },\n\t{ 0x2, 0x18, 0x1,  0, 0x0be00000, 1,  0x00000000 },\n\t{ 0x2, 0x18, 0x2,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x2, 0x18, 0x3,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x14, 0x0,  0, 0x40000000, 0,  0x40000000 },\n\t{ 0x3, 0x14, 0x1,  1, 0x80000000, 1,  0x80000000 },\n\t{ 0x3, 0x16, 0x0,  2, 0x0b400000, 0,  0x0b400000 },\n\t{ 0x3, 0x16, 0x1,  2, 0x0bc00000, 1,  0x0bc00000 },\n\t{ 0x3, 0x16, 0x2,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x3, 0x16, 0x3,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x4, 0x15, 0x0,  0, 0x20c00000, 8,  0x20c00000 },\n\t{ 0x4, 0x15, 0x1,  0, 0x21100000, 22, 0x21100000 },\n\t{ 0x4, 0x15, 0x2,  0, 0x20e00000, 9,  0x20e00000 },\n\t{ 0x4, 0x15, 0x3,  0, 0x21200000, 23, 0x21200000 },\n\t{ 0x4, 0x15, 0x4,  0, 0x20800000, 7,  0x20800000 },\n\t{ 0x4, 0x15, 0x5,  0, 0x21400000, 24, 0x21400000 },\n\t{ 0x4, 0x15, 0x6,  0, 0x0b000000, 18, 0x0b000000 },\n\t{ 0x4, 0x15, 0x7,  0, 0x0b800000, 3,  0x0b800000 },\n\t{ 0x4, 0x15, 0x8,  0, 0x20000000, 6,  0x20000000 },\n\t{ 0x4, 0x15, 0x9,  0, 0x21800000, 25, 0x21800000 },\n\t{ 0x4, 0x15, 0xa,  0, 0x0a000000, 2,  0x0a000000 },\n\t{ 0x4, 0x15, 0xb,  0, 0x0a000000, 17, 0x0a000000 },\n\t{ 0x4, 0x15, 0xc,  0, 0x20000000, 21, 0x20000000 },\n\t{ 0x4, 0x15, 0xd,  0, 0x21000000, 10, 0x21000000 },\n\t{ 0x4, 0x15, 0xe,  0, 0x08000000, 1,  0x08000000 },\n\t{ 0x4, 0x15, 0xf,  0, 0x08000000, 16, 0x08000000 },\n\t{ 0x4, 0x15, 0x10, 0, 0x22000000, 11, 0x22000000 },\n\t{ 0x4, 0x15, 0x11, 0, 0x22000000, 26, 0x22000000 },\n\t{ 0x4, 0x15, 0x12, 0, 0x0c000000, 4,  0x0c000000 },\n\t{ 0x4, 0x15, 0x13, 0, 0x0c000000, 19, 0x0c000000 },\n\t{ 0x4, 0x15, 0x14, 0, 0x24000000, 12, 0x24000000 },\n\t{ 0x4, 0x15, 0x15, 0, 0x24000000, 27, 0x24000000 },\n\t{ 0x4, 0x15, 0x16, 0, 0x00000000, 0,  0x00000000 },\n\t{ 0x4, 0x15, 0x17, 0, 0x00000000, 15, 0x00000000 },\n\t{ 0x4, 0x15, 0x18, 0, 0x28000000, 13, 0x28000000 },\n\t{ 0x4, 0x15, 0x19, 0, 0x28000000, 28, 0x28000000 },\n\t{ 0x4, 0x15, 0x1a, 0, 0x10000000, 5,  0x10000000 },\n\t{ 0x4, 0x15, 0x1b, 0, 0x10000000, 20, 0x10000000 },\n\t{ 0x4, 0x15, 0x1c, 0, 0x30000000, 14, 0x30000000 },\n\t{ 0x4, 0x15, 0x1d, 0, 0x30000000, 29, 0x30000000 },\n\t{ 0x4, 0x0,  0x0,  0, 0x0b000000, 0,  0x00000000 },\n\t{ 0x4, 0x0,  0x1,  0, 0x0b800000, 1,  0x00000000 },\n\t{ 0x4, 0x1,  0x0,  0, 0x20de0000, 3,  0x000e0000 },\n\t{ 0x4, 0x1,  0x1,  0, 0x210e0000, 7,  0x000e0000 },\n\t{ 0x4, 0x1,  0x2,  0, 0x20dc0000, 2,  0x000c0000 },\n\t{ 0x4, 0x1,  0x3,  0, 0x210c0000, 6,  0x000c0000 },\n\t{ 0x4, 0x1,  0x4,  0, 0x20d80000, 1,  0x00080000 },\n\t{ 0x4, 0x1,  0x5,  0, 0x21080000, 5,  0x00080000 },\n\t{ 0x4, 0x1,  0x6,  0, 0x20d00000, 0,  0x00000000 },\n\t{ 0x4, 0x1,  0x7,  0, 0x21000000, 4,  0x00000000 },\n\t{ 0x4, 0x2,  0x0,  0, 0x0b040000, 0,  0x00000000 },\n\t{ 0x4, 0x2,  0x1,  0, 0x0b840000, 1,  0x00000000 },\n\t{ 0x4, 0x3,  0x0,  0, 0x0b230000, 0,  0x00000000 },\n\t{ 0x4, 0x3,  0x1,  0, 0x0ba30000, 1,  0x00000000 },\n\t{ 0x4, 0x4,  0x0,  0, 0x0b050000, 0,  0x00000000 },\n\t{ 0x4, 0x4,  0x1,  0, 0x0b850000, 1,  0x00000000 },\n\t{ 0x4, 0x5,  0x0,  0, 0x0b060000, 0,  0x00000000 },\n\t{ 0x4, 0x5,  0x1,  0, 0x0b070000, 1,  0x00010000 },\n\t{ 0x4, 0x5,  0x2,  0, 0x0b080000, 2,  0x00020000 },\n\t{ 0x4, 0x5,  0x3,  0, 0x0b090000, 3,  0x00030000 },\n\t{ 0x4, 0x5,  0x4,  0, 0x0b0a0000, 4,  0x00040000 },\n\t{ 0x4, 0x5,  0x5,  0, 0x0b0b0000, 5,  0x00050000 },\n\t{ 0x4, 0x5,  0x6,  0, 0x0b0c0000, 6,  0x00060000 },\n\t{ 0x4, 0x5,  0x7,  0, 0x0b0d0000, 7,  0x00070000 },\n\t{ 0x4, 0x5,  0x8,  0, 0x0b0e0000, 8,  0x00080000 },\n\t{ 0x4, 0x5,  0x9,  0, 0x0b860000, 9,  0x00000000 },\n\t{ 0x4, 0x5,  0xa,  0, 0x0b870000, 10, 0x00010000 },\n\t{ 0x4, 0x5,  0xb,  0, 0x0b880000, 11, 0x00020000 },\n\t{ 0x4, 0x5,  0xc,  0, 0x0b890000, 12, 0x00030000 },\n\t{ 0x4, 0x5,  0xd,  0, 0x0b8a0000, 13, 0x00040000 },\n\t{ 0x4, 0x5,  0xe,  0, 0x0b8b0000, 14, 0x00050000 },\n\t{ 0x4, 0x5,  0xf,  0, 0x0b8c0000, 15, 0x00060000 },\n\t{ 0x4, 0x5,  0x10, 0, 0x0b8d0000, 16, 0x00070000 },\n\t{ 0x4, 0x5,  0x11, 0, 0x0b8e0000, 17, 0x00080000 },\n\t{ 0x4, 0x6,  0x0,  0, 0x0b650000, 0,  0x00000000 },\n\t{ 0x4, 0x6,  0x1,  0, 0x0be50000, 1,  0x00000000 },\n\t{ 0x4, 0x7,  0x0,  0, 0x20df0000, 0,  0x00000000 },\n\t{ 0x4, 0x7,  0x1,  0, 0x210f0000, 1,  0x00000000 },\n\t{ 0x4, 0x8,  0x0,  0, 0x0b3e0000, 0,  0x00000000 },\n\t{ 0x4, 0x8,  0x1,  0, 0x0bbe0000, 1,  0x00000000 },\n\t{ 0x4, 0x9,  0x0,  0, 0x0b3d0000, 0,  0x00000000 },\n\t{ 0x4, 0x9,  0x1,  0, 0x0bbd0000, 1,  0x00000000 },\n\t{ 0x4, 0xa,  0x0,  0, 0x0b1e0000, 0,  0x00000000 },\n\t{ 0x4, 0xa,  0x1,  0, 0x0b9e0000, 1,  0x00000000 },\n\t{ 0x4, 0xb,  0x0,  0, 0x0b150000, 0,  0x00000000 },\n\t{ 0x4, 0xb,  0x1,  0, 0x0b160000, 1,  0x00010000 },\n\t{ 0x4, 0xb,  0x2,  0, 0x0b170000, 2,  0x00020000 },\n\t{ 0x4, 0xb,  0x3,  0, 0x0b180000, 3,  0x00030000 },\n\t{ 0x4, 0xb,  0x4,  0, 0x0b190000, 4,  0x00040000 },\n\t{ 0x4, 0xb,  0x5,  0, 0x0b1a0000, 5,  0x00050000 },\n\t{ 0x4, 0xb,  0x6,  0, 0x0b1b0000, 6,  0x00060000 },\n\t{ 0x4, 0xb,  0x7,  0, 0x0b1c0000, 7,  0x00070000 },\n\t{ 0x4, 0xb,  0x8,  0, 0x0b1d0000, 8,  0x00080000 },\n\t{ 0x4, 0xb,  0x9,  0, 0x0b950000, 9,  0x00000000 },\n\t{ 0x4, 0xb,  0xa,  0, 0x0b960000, 10, 0x00010000 },\n\t{ 0x4, 0xb,  0xb,  0, 0x0b970000, 11, 0x00020000 },\n\t{ 0x4, 0xb,  0xc,  0, 0x0b980000, 12, 0x00030000 },\n\t{ 0x4, 0xb,  0xd,  0, 0x0b990000, 13, 0x00040000 },\n\t{ 0x4, 0xb,  0xe,  0, 0x0b9a0000, 14, 0x00050000 },\n\t{ 0x4, 0xb,  0xf,  0, 0x0b9b0000, 15, 0x00060000 },\n\t{ 0x4, 0xb,  0x10, 0, 0x0b9c0000, 16, 0x00070000 },\n\t{ 0x4, 0xb,  0x11, 0, 0x0b9d0000, 17, 0x00080000 },\n\t{ 0x4, 0xc,  0x0,  0, 0x0b660000, 0,  0x00000000 },\n\t{ 0x4, 0xc,  0x1,  0, 0x0be60000, 1,  0x00000000 },\n\t{ 0x4, 0xd,  0x0,  0, 0x0b1f0000, 0,  0x00000000 },\n\t{ 0x4, 0xd,  0x1,  0, 0x0b200000, 1,  0x00010000 },\n\t{ 0x4, 0xd,  0x2,  0, 0x0b210000, 2,  0x00020000 },\n\t{ 0x4, 0xd,  0x3,  0, 0x0b220000, 3,  0x00030000 },\n\t{ 0x4, 0xd,  0x4,  0, 0x0b9f0000, 4,  0x00000000 },\n\t{ 0x4, 0xd,  0x5,  0, 0x0ba00000, 5,  0x00010000 },\n\t{ 0x4, 0xd,  0x6,  0, 0x0ba10000, 6,  0x00020000 },\n\t{ 0x4, 0xd,  0x7,  0, 0x0ba20000, 7,  0x00030000 },\n\t{ 0x4, 0xe,  0x0,  0, 0x0b0f0000, 0,  0x00000000 },\n\t{ 0x4, 0xe,  0x1,  0, 0x0b100000, 1,  0x00010000 },\n\t{ 0x4, 0xe,  0x2,  0, 0x0b110000, 2,  0x00020000 },\n\t{ 0x4, 0xe,  0x3,  0, 0x0b120000, 3,  0x00030000 },\n\t{ 0x4, 0xe,  0x4,  0, 0x0b130000, 4,  0x00040000 },\n\t{ 0x4, 0xe,  0x5,  0, 0x0b140000, 5,  0x00050000 },\n\t{ 0x4, 0xe,  0x6,  0, 0x0b8f0000, 6,  0x00000000 },\n\t{ 0x4, 0xe,  0x7,  0, 0x0b900000, 7,  0x00010000 },\n\t{ 0x4, 0xe,  0x8,  0, 0x0b910000, 8,  0x00020000 },\n\t{ 0x4, 0xe,  0x9,  0, 0x0b920000, 9,  0x00030000 },\n\t{ 0x4, 0xe,  0xa,  0, 0x0b930000, 10, 0x00040000 },\n\t{ 0x4, 0xe,  0xb,  0, 0x0b940000, 11, 0x00050000 },\n\t{ 0x4, 0x10, 0x0,  0, 0x0b240000, 0,  0x00000000 },\n\t{ 0x4, 0x10, 0x1,  0, 0x0ba40000, 1,  0x00000000 },\n\t{ 0x4, 0x11, 0x0,  0, 0x0b020000, 0,  0x00000000 },\n\t{ 0x4, 0x11, 0x1,  0, 0x0b820000, 1,  0x00000000 },\n\t{ 0x4, 0x12, 0x0,  0, 0x0b030000, 0,  0x00000000 },\n\t{ 0x4, 0x12, 0x1,  0, 0x0b830000, 1,  0x00000000 },\n\t{ 0x4, 0x17, 0x0,  0, 0x0b640000, 0,  0x00000000 },\n\t{ 0x4, 0x17, 0x1,  0, 0x0be40000, 1,  0x00000000 },\n\t{ 0x4, 0x18, 0x0,  0, 0x0b600000, 0,  0x00000000 },\n\t{ 0x4, 0x18, 0x1,  0, 0x0be00000, 1,  0x00000000 },\n\t{ 0x4, 0x18, 0x2,  0, 0x00000000, 0,  0x00000000 },\n\t{ 0x4, 0x18, 0x3,  0, 0x00000000, 0,  0x00000000 }\n};\n\nstatic void cbbcentralnoc_parse_routeid(struct tegra194_cbb_aperture *info, u64 routeid)\n{\n\tinfo->initflow = FIELD_GET(CBB_NOC_INITFLOW, routeid);\n\tinfo->targflow = FIELD_GET(CBB_NOC_TARGFLOW, routeid);\n\tinfo->targ_subrange = FIELD_GET(CBB_NOC_TARG_SUBRANGE, routeid);\n\tinfo->seqid = FIELD_GET(CBB_NOC_SEQID, routeid);\n}\n\nstatic void bpmpnoc_parse_routeid(struct tegra194_cbb_aperture *info, u64 routeid)\n{\n\tinfo->initflow = FIELD_GET(BPMP_NOC_INITFLOW, routeid);\n\tinfo->targflow = FIELD_GET(BPMP_NOC_TARGFLOW, routeid);\n\tinfo->targ_subrange = FIELD_GET(BPMP_NOC_TARG_SUBRANGE, routeid);\n\tinfo->seqid = FIELD_GET(BPMP_NOC_SEQID, routeid);\n}\n\nstatic void aonnoc_parse_routeid(struct tegra194_cbb_aperture *info, u64 routeid)\n{\n\tinfo->initflow = FIELD_GET(AON_NOC_INITFLOW, routeid);\n\tinfo->targflow = FIELD_GET(AON_NOC_TARGFLOW, routeid);\n\tinfo->targ_subrange = FIELD_GET(AON_NOC_TARG_SUBRANGE, routeid);\n\tinfo->seqid = FIELD_GET(AON_NOC_SEQID, routeid);\n}\n\nstatic void scenoc_parse_routeid(struct tegra194_cbb_aperture *info, u64 routeid)\n{\n\tinfo->initflow = FIELD_GET(SCE_NOC_INITFLOW, routeid);\n\tinfo->targflow = FIELD_GET(SCE_NOC_TARGFLOW, routeid);\n\tinfo->targ_subrange = FIELD_GET(SCE_NOC_TARG_SUBRANGE, routeid);\n\tinfo->seqid = FIELD_GET(SCE_NOC_SEQID, routeid);\n}\n\nstatic void cbbcentralnoc_parse_userbits(struct tegra194_cbb_userbits *usrbits, u32 elog_5)\n{\n\tusrbits->axcache = FIELD_GET(CBB_NOC_AXCACHE, elog_5);\n\tusrbits->non_mod = FIELD_GET(CBB_NOC_NON_MOD, elog_5);\n\tusrbits->axprot = FIELD_GET(CBB_NOC_AXPROT, elog_5);\n\tusrbits->falconsec = FIELD_GET(CBB_NOC_FALCONSEC, elog_5);\n\tusrbits->grpsec = FIELD_GET(CBB_NOC_GRPSEC, elog_5);\n\tusrbits->vqc = FIELD_GET(CBB_NOC_VQC, elog_5);\n\tusrbits->mstr_id = FIELD_GET(CBB_NOC_MSTR_ID, elog_5) - 1;\n\tusrbits->axi_id = FIELD_GET(CBB_NOC_AXI_ID, elog_5);\n}\n\nstatic void clusternoc_parse_userbits(struct tegra194_cbb_userbits *usrbits, u32 elog_5)\n{\n\tusrbits->axcache = FIELD_GET(CLUSTER_NOC_AXCACHE, elog_5);\n\tusrbits->axprot = FIELD_GET(CLUSTER_NOC_AXCACHE, elog_5);\n\tusrbits->falconsec = FIELD_GET(CLUSTER_NOC_FALCONSEC, elog_5);\n\tusrbits->grpsec = FIELD_GET(CLUSTER_NOC_GRPSEC, elog_5);\n\tusrbits->vqc = FIELD_GET(CLUSTER_NOC_VQC, elog_5);\n\tusrbits->mstr_id = FIELD_GET(CLUSTER_NOC_MSTR_ID, elog_5) - 1;\n}\n\nstatic void tegra194_cbb_fault_enable(struct tegra_cbb *cbb)\n{\n\tstruct tegra194_cbb *priv = to_tegra194_cbb(cbb);\n\n\twritel(1, priv->regs + ERRLOGGER_0_FAULTEN_0);\n\twritel(1, priv->regs + ERRLOGGER_1_FAULTEN_0);\n\twritel(1, priv->regs + ERRLOGGER_2_FAULTEN_0);\n}\n\nstatic void tegra194_cbb_stall_enable(struct tegra_cbb *cbb)\n{\n\tstruct tegra194_cbb *priv = to_tegra194_cbb(cbb);\n\n\twritel(1, priv->regs + ERRLOGGER_0_STALLEN_0);\n\twritel(1, priv->regs + ERRLOGGER_1_STALLEN_0);\n\twritel(1, priv->regs + ERRLOGGER_2_STALLEN_0);\n}\n\nstatic void tegra194_cbb_error_clear(struct tegra_cbb *cbb)\n{\n\tstruct tegra194_cbb *priv = to_tegra194_cbb(cbb);\n\n\twritel(1, priv->regs + ERRLOGGER_0_ERRCLR_0);\n\twritel(1, priv->regs + ERRLOGGER_1_ERRCLR_0);\n\twritel(1, priv->regs + ERRLOGGER_2_ERRCLR_0);\n\tdsb(sy);\n}\n\nstatic u32 tegra194_cbb_get_status(struct tegra_cbb *cbb)\n{\n\tstruct tegra194_cbb *priv = to_tegra194_cbb(cbb);\n\tu32 value;\n\n\tvalue = readl(priv->regs + ERRLOGGER_0_ERRVLD_0);\n\tvalue |= (readl(priv->regs + ERRLOGGER_1_ERRVLD_0) << 1);\n\tvalue |= (readl(priv->regs + ERRLOGGER_2_ERRVLD_0) << 2);\n\n\tdsb(sy);\n\treturn value;\n}\n\nstatic u32 tegra194_axi2apb_status(void __iomem *addr)\n{\n\tu32 value;\n\n\tvalue = readl(addr + DMAAPB_X_RAW_INTERRUPT_STATUS);\n\twritel(0xffffffff, addr + DMAAPB_X_RAW_INTERRUPT_STATUS);\n\n\treturn value;\n}\n\nstatic bool tegra194_axi2apb_fatal(struct seq_file *file, unsigned int bridge, u32 status)\n{\n\tbool is_fatal = true;\n\tsize_t i;\n\n\tfor (i = 0; i < ARRAY_SIZE(tegra194_axi2apb_error); i++) {\n\t\tif (status & BIT(i)) {\n\t\t\ttegra_cbb_print_err(file, \"\\t  AXI2APB_%d bridge error: %s\\n\",\n\t\t\t\t\t    bridge + 1, tegra194_axi2apb_error[i]);\n\t\t\tif (strstr(tegra194_axi2apb_error[i], \"Firewall\"))\n\t\t\t\tis_fatal = false;\n\t\t}\n\t}\n\n\treturn is_fatal;\n}\n\n \nstatic u32 get_init_localaddress(const struct tegra194_cbb_aperture *info,\n\t\t\t\t const struct tegra194_cbb_aperture *aper, unsigned int max)\n{\n\tunsigned int t_f = 0, t_sr = 0;\n\tu32 addr = 0;\n\n\tfor (t_f = 0; t_f < max; t_f++) {\n\t\tif (aper[t_f].targflow == info->targflow) {\n\t\t\tt_sr = t_f;\n\n\t\t\tdo {\n\t\t\t\tif (aper[t_sr].targ_subrange == info->targ_subrange) {\n\t\t\t\t\taddr = aper[t_sr].init_localaddress;\n\t\t\t\t\treturn addr;\n\t\t\t\t}\n\n\t\t\t\tif (t_sr >= max)\n\t\t\t\t\treturn 0;\n\n\t\t\t\tt_sr++;\n\t\t\t} while (aper[t_sr].targflow == aper[t_sr - 1].targflow);\n\n\t\t\tt_f = t_sr;\n\t\t}\n\t}\n\n\treturn addr;\n}\n\nstatic void print_errlog5(struct seq_file *file, struct tegra194_cbb *cbb)\n{\n\tstruct tegra194_cbb_userbits userbits;\n\n\tcbb->noc->parse_userbits(&userbits, cbb->errlog5);\n\n\tif (!strcmp(cbb->noc->name, \"cbb-noc\")) {\n\t\ttegra_cbb_print_err(file, \"\\t  Non-Modify\\t\\t: %#x\\n\", userbits.non_mod);\n\t\ttegra_cbb_print_err(file, \"\\t  AXI ID\\t\\t: %#x\\n\", userbits.axi_id);\n\t}\n\n\ttegra_cbb_print_err(file, \"\\t  Master ID\\t\\t: %s\\n\",\n\t\t\t    cbb->noc->master_id[userbits.mstr_id]);\n\ttegra_cbb_print_err(file, \"\\t  Security Group(GRPSEC): %#x\\n\", userbits.grpsec);\n\ttegra_cbb_print_cache(file, userbits.axcache);\n\ttegra_cbb_print_prot(file, userbits.axprot);\n\ttegra_cbb_print_err(file, \"\\t  FALCONSEC\\t\\t: %#x\\n\", userbits.falconsec);\n\ttegra_cbb_print_err(file, \"\\t  Virtual Queuing Channel(VQC): %#x\\n\", userbits.vqc);\n}\n\n \nstatic void\nprint_errlog3_4(struct seq_file *file, u32 errlog3, u32 errlog4,\n\t\tconst struct tegra194_cbb_aperture *info,\n\t\tconst struct tegra194_cbb_aperture *aperture, unsigned int max)\n{\n\tu64 addr = (u64)errlog4 << 32 | errlog3;\n\n\t \n\tif (errlog4 & 0x80)\n\t\ttegra_cbb_print_err(file, \"\\t debug using RouteId alone as below address is a \"\n\t\t\t\t\t  \"joker entry and not reliable\");\n\n\taddr += get_init_localaddress(info, aperture, max);\n\n\ttegra_cbb_print_err(file, \"\\t  Address accessed\\t: %#llx\\n\", addr);\n}\n\n \nstatic void\nprint_errlog1_2(struct seq_file *file, struct tegra194_cbb *cbb,\n\t\tstruct tegra194_cbb_aperture *info)\n{\n\tu64 routeid = (u64)cbb->errlog2 << 32 | cbb->errlog1;\n\tu32 seqid = 0;\n\n\ttegra_cbb_print_err(file, \"\\t  RouteId\\t\\t: %#llx\\n\", routeid);\n\n\tcbb->noc->parse_routeid(info, routeid);\n\n\ttegra_cbb_print_err(file, \"\\t  InitFlow\\t\\t: %s\\n\",\n\t\t\t    cbb->noc->routeid_initflow[info->initflow]);\n\n\ttegra_cbb_print_err(file, \"\\t  Targflow\\t\\t: %s\\n\",\n\t\t\t    cbb->noc->routeid_targflow[info->targflow]);\n\n\ttegra_cbb_print_err(file, \"\\t  TargSubRange\\t\\t: %d\\n\", info->targ_subrange);\n\ttegra_cbb_print_err(file, \"\\t  SeqId\\t\\t\\t: %d\\n\", seqid);\n}\n\n \nstatic bool print_errlog0(struct seq_file *file, struct tegra194_cbb *cbb)\n{\n\tstruct tegra194_cbb_packet_header hdr;\n\tbool is_fatal = true;\n\n\thdr.lock = cbb->errlog0 & 0x1;\n\thdr.opc = FIELD_GET(CBB_ERR_OPC, cbb->errlog0);\n\thdr.errcode = FIELD_GET(CBB_ERR_ERRCODE, cbb->errlog0);\n\thdr.len1 = FIELD_GET(CBB_ERR_LEN1, cbb->errlog0);\n\thdr.format = (cbb->errlog0 >> 31);\n\n\ttegra_cbb_print_err(file, \"\\t  Transaction Type\\t: %s\\n\",\n\t\t\t    tegra194_cbb_trantype[hdr.opc]);\n\ttegra_cbb_print_err(file, \"\\t  Error Code\\t\\t: %s\\n\",\n\t\t\t    tegra194_cbb_errors[hdr.errcode].code);\n\ttegra_cbb_print_err(file, \"\\t  Error Source\\t\\t: %s\\n\",\n\t\t\t    tegra194_cbb_errors[hdr.errcode].source);\n\ttegra_cbb_print_err(file, \"\\t  Error Description\\t: %s\\n\",\n\t\t\t    tegra194_cbb_errors[hdr.errcode].desc);\n\n\t \n\tif (!strcmp(tegra194_cbb_errors[hdr.errcode].code, \"SEC\") ||\n\t    !strcmp(tegra194_cbb_errors[hdr.errcode].code, \"DEC\") ||\n\t    !strcmp(tegra194_cbb_errors[hdr.errcode].code, \"UNS\") ||\n\t    !strcmp(tegra194_cbb_errors[hdr.errcode].code, \"DISC\")) {\n\t\tis_fatal = false;\n\t} else if (!strcmp(tegra194_cbb_errors[hdr.errcode].code, \"SLV\") &&\n\t\t   cbb->num_bridges > 0) {\n\t\tunsigned int i;\n\t\tu32 status;\n\n\t\t \n\n\t\tfor (i = 0; i < cbb->num_bridges; i++) {\n\t\t\tstatus = tegra194_axi2apb_status(cbb->bridges[i].base);\n\n\t\t\tif (status)\n\t\t\t\tis_fatal = tegra194_axi2apb_fatal(file, i, status);\n\t\t}\n\t}\n\n\ttegra_cbb_print_err(file, \"\\t  Packet header Lock\\t: %d\\n\", hdr.lock);\n\ttegra_cbb_print_err(file, \"\\t  Packet header Len1\\t: %d\\n\", hdr.len1);\n\n\tif (hdr.format)\n\t\ttegra_cbb_print_err(file, \"\\t  NOC protocol version\\t: %s\\n\",\n\t\t\t\t    \"version >= 2.7\");\n\telse\n\t\ttegra_cbb_print_err(file, \"\\t  NOC protocol version\\t: %s\\n\",\n\t\t\t\t    \"version < 2.7\");\n\n\treturn is_fatal;\n}\n\n \nstatic bool print_errloggerX_info(struct seq_file *file, struct tegra194_cbb *cbb,\n\t\t\t\t  int errloggerX)\n{\n\tstruct tegra194_cbb_aperture info = { 0, };\n\tbool is_fatal = true;\n\n\ttegra_cbb_print_err(file, \"\\tError Logger\\t\\t: %d\\n\", errloggerX);\n\n\tif (errloggerX == 0) {\n\t\tcbb->errlog0 = readl(cbb->regs + ERRLOGGER_0_ERRLOG0_0);\n\t\tcbb->errlog1 = readl(cbb->regs + ERRLOGGER_0_ERRLOG1_0);\n\t\tcbb->errlog2 = readl(cbb->regs + ERRLOGGER_0_RSVD_00_0);\n\t\tcbb->errlog3 = readl(cbb->regs + ERRLOGGER_0_ERRLOG3_0);\n\t\tcbb->errlog4 = readl(cbb->regs + ERRLOGGER_0_ERRLOG4_0);\n\t\tcbb->errlog5 = readl(cbb->regs + ERRLOGGER_0_ERRLOG5_0);\n\t} else if (errloggerX == 1) {\n\t\tcbb->errlog0 = readl(cbb->regs + ERRLOGGER_1_ERRLOG0_0);\n\t\tcbb->errlog1 = readl(cbb->regs + ERRLOGGER_1_ERRLOG1_0);\n\t\tcbb->errlog2 = readl(cbb->regs + ERRLOGGER_1_RSVD_00_0);\n\t\tcbb->errlog3 = readl(cbb->regs + ERRLOGGER_1_ERRLOG3_0);\n\t\tcbb->errlog4 = readl(cbb->regs + ERRLOGGER_1_ERRLOG4_0);\n\t\tcbb->errlog5 = readl(cbb->regs + ERRLOGGER_1_ERRLOG5_0);\n\t} else if (errloggerX == 2) {\n\t\tcbb->errlog0 = readl(cbb->regs + ERRLOGGER_2_ERRLOG0_0);\n\t\tcbb->errlog1 = readl(cbb->regs + ERRLOGGER_2_ERRLOG1_0);\n\t\tcbb->errlog2 = readl(cbb->regs + ERRLOGGER_2_RSVD_00_0);\n\t\tcbb->errlog3 = readl(cbb->regs + ERRLOGGER_2_ERRLOG3_0);\n\t\tcbb->errlog4 = readl(cbb->regs + ERRLOGGER_2_ERRLOG4_0);\n\t\tcbb->errlog5 = readl(cbb->regs + ERRLOGGER_2_ERRLOG5_0);\n\t}\n\n\ttegra_cbb_print_err(file, \"\\tErrLog0\\t\\t\\t: %#x\\n\", cbb->errlog0);\n\tis_fatal = print_errlog0(file, cbb);\n\n\ttegra_cbb_print_err(file, \"\\tErrLog1\\t\\t\\t: %#x\\n\", cbb->errlog1);\n\ttegra_cbb_print_err(file, \"\\tErrLog2\\t\\t\\t: %#x\\n\", cbb->errlog2);\n\tprint_errlog1_2(file, cbb, &info);\n\n\ttegra_cbb_print_err(file, \"\\tErrLog3\\t\\t\\t: %#x\\n\", cbb->errlog3);\n\ttegra_cbb_print_err(file, \"\\tErrLog4\\t\\t\\t: %#x\\n\", cbb->errlog4);\n\tprint_errlog3_4(file, cbb->errlog3, cbb->errlog4, &info, cbb->noc->noc_aperture,\n\t\t\tcbb->noc->max_aperture);\n\n\ttegra_cbb_print_err(file, \"\\tErrLog5\\t\\t\\t: %#x\\n\", cbb->errlog5);\n\n\tif (cbb->errlog5)\n\t\tprint_errlog5(file, cbb);\n\n\treturn is_fatal;\n}\n\nstatic bool print_errlog(struct seq_file *file, struct tegra194_cbb *cbb, u32 errvld)\n{\n\tbool is_fatal = true;\n\n\tpr_crit(\"**************************************\\n\");\n\tpr_crit(\"CPU:%d, Error:%s\\n\", smp_processor_id(), cbb->noc->name);\n\n\tif (errvld & 0x1)\n\t\tis_fatal = print_errloggerX_info(file, cbb, 0);\n\telse if (errvld & 0x2)\n\t\tis_fatal = print_errloggerX_info(file, cbb, 1);\n\telse if (errvld & 0x4)\n\t\tis_fatal = print_errloggerX_info(file, cbb, 2);\n\n\ttegra_cbb_error_clear(&cbb->base);\n\ttegra_cbb_print_err(file, \"\\t**************************************\\n\");\n\treturn is_fatal;\n}\n\n#ifdef CONFIG_DEBUG_FS\nstatic DEFINE_MUTEX(cbb_err_mutex);\n\nstatic int tegra194_cbb_debugfs_show(struct tegra_cbb *cbb, struct seq_file *file, void *data)\n{\n\tstruct tegra_cbb *noc;\n\n\tmutex_lock(&cbb_err_mutex);\n\n\tlist_for_each_entry(noc, &cbb_list, node) {\n\t\tstruct tegra194_cbb *priv = to_tegra194_cbb(noc);\n\t\tu32 status;\n\n\t\tstatus = tegra_cbb_get_status(noc);\n\t\tif (status)\n\t\t\tprint_errlog(file, priv, status);\n\t}\n\n\tmutex_unlock(&cbb_err_mutex);\n\n\treturn 0;\n}\n#endif\n\n \nstatic irqreturn_t tegra194_cbb_err_isr(int irq, void *data)\n{\n\tbool is_inband_err = false, is_fatal = false;\n\t\n\tstruct tegra_cbb *noc;\n\tunsigned long flags;\n\tu8 mstr_id = 0;\n\n\tspin_lock_irqsave(&cbb_lock, flags);\n\n\t \n\tlist_for_each_entry(noc, &cbb_list, node) {\n\t\tstruct tegra194_cbb *priv = to_tegra194_cbb(noc);\n\t\tu32 status = 0;\n\n\t\tstatus = tegra_cbb_get_status(noc);\n\n\t\tif (status && ((irq == priv->sec_irq) || (irq == priv->nonsec_irq))) {\n\t\t\ttegra_cbb_print_err(NULL, \"CPU:%d, Error: %s@%llx, irq=%d\\n\",\n\t\t\t\t\t    smp_processor_id(), priv->noc->name, priv->res->start,\n\t\t\t\t\t    irq);\n\n\t\t\tis_fatal = print_errlog(NULL, priv, status);\n\n\t\t\t \n\t\t\tif (priv->noc->erd_mask_inband_err) {\n\t\t\t\tmstr_id =  FIELD_GET(CBB_NOC_MSTR_ID, priv->errlog5);\n\t\t\t\tif (mstr_id == 0x1)\n\t\t\t\t\tis_inband_err = 1;\n\t\t\t}\n\t\t}\n\t}\n\n\tspin_unlock_irqrestore(&cbb_lock, flags);\n\n\tif (is_inband_err) {\n\t\tif (is_fatal)\n\t\t\tBUG();\n\t\telse\n\t\t\tWARN(true, \"Warning due to CBB Error\\n\");\n\t}\n\n\treturn IRQ_HANDLED;\n}\n\n \nstatic int tegra194_cbb_interrupt_enable(struct tegra_cbb *cbb)\n{\n\tstruct tegra194_cbb *priv = to_tegra194_cbb(cbb);\n\tstruct device *dev = cbb->dev;\n\tint err;\n\n\tif (priv->sec_irq) {\n\t\terr = devm_request_irq(dev, priv->sec_irq, tegra194_cbb_err_isr, 0, dev_name(dev),\n\t\t\t\t       priv);\n\t\tif (err) {\n\t\t\tdev_err(dev, \"failed to register interrupt %u: %d\\n\", priv->sec_irq, err);\n\t\t\treturn err;\n\t\t}\n\t}\n\n\tif (priv->nonsec_irq) {\n\t\terr = devm_request_irq(dev, priv->nonsec_irq, tegra194_cbb_err_isr, 0,\n\t\t\t\t       dev_name(dev), priv);\n\t\tif (err) {\n\t\t\tdev_err(dev, \"failed to register interrupt %u: %d\\n\", priv->nonsec_irq,\n\t\t\t\terr);\n\t\t\treturn err;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic void tegra194_cbb_error_enable(struct tegra_cbb *cbb)\n{\n\t \n\ttegra_cbb_stall_enable(cbb);\n\n\t \n\ttegra_cbb_fault_enable(cbb);\n}\n\nstatic const struct tegra_cbb_ops tegra194_cbb_ops = {\n\t.get_status = tegra194_cbb_get_status,\n\t.error_clear = tegra194_cbb_error_clear,\n\t.fault_enable = tegra194_cbb_fault_enable,\n\t.stall_enable = tegra194_cbb_stall_enable,\n\t.error_enable = tegra194_cbb_error_enable,\n\t.interrupt_enable = tegra194_cbb_interrupt_enable,\n#ifdef CONFIG_DEBUG_FS\n\t.debugfs_show = tegra194_cbb_debugfs_show,\n#endif\n};\n\nstatic struct tegra194_cbb_noc_data tegra194_cbb_central_noc_data = {\n\t.name = \"cbb-noc\",\n\t.erd_mask_inband_err = true,\n\t.master_id = tegra194_master_id,\n\t.noc_aperture = tegra194_cbbcentralnoc_apert_lookup,\n\t.max_aperture = ARRAY_SIZE(tegra194_cbbcentralnoc_apert_lookup),\n\t.routeid_initflow = tegra194_cbbcentralnoc_routeid_initflow,\n\t.routeid_targflow = tegra194_cbbcentralnoc_routeid_targflow,\n\t.parse_routeid = cbbcentralnoc_parse_routeid,\n\t.parse_userbits = cbbcentralnoc_parse_userbits\n};\n\nstatic struct tegra194_cbb_noc_data tegra194_aon_noc_data = {\n\t.name = \"aon-noc\",\n\t.erd_mask_inband_err = false,\n\t.master_id = tegra194_master_id,\n\t.noc_aperture = tegra194_aonnoc_aperture_lookup,\n\t.max_aperture = ARRAY_SIZE(tegra194_aonnoc_aperture_lookup),\n\t.routeid_initflow = tegra194_aonnoc_routeid_initflow,\n\t.routeid_targflow = tegra194_aonnoc_routeid_targflow,\n\t.parse_routeid = aonnoc_parse_routeid,\n\t.parse_userbits = clusternoc_parse_userbits\n};\n\nstatic struct tegra194_cbb_noc_data tegra194_bpmp_noc_data = {\n\t.name = \"bpmp-noc\",\n\t.erd_mask_inband_err = false,\n\t.master_id = tegra194_master_id,\n\t.noc_aperture = tegra194_bpmpnoc_apert_lookup,\n\t.max_aperture = ARRAY_SIZE(tegra194_bpmpnoc_apert_lookup),\n\t.routeid_initflow = tegra194_bpmpnoc_routeid_initflow,\n\t.routeid_targflow = tegra194_bpmpnoc_routeid_targflow,\n\t.parse_routeid = bpmpnoc_parse_routeid,\n\t.parse_userbits = clusternoc_parse_userbits\n};\n\nstatic struct tegra194_cbb_noc_data tegra194_rce_noc_data = {\n\t.name = \"rce-noc\",\n\t.erd_mask_inband_err = false,\n\t.master_id = tegra194_master_id,\n\t.noc_aperture = tegra194_scenoc_apert_lookup,\n\t.max_aperture = ARRAY_SIZE(tegra194_scenoc_apert_lookup),\n\t.routeid_initflow = tegra194_scenoc_routeid_initflow,\n\t.routeid_targflow = tegra194_scenoc_routeid_targflow,\n\t.parse_routeid = scenoc_parse_routeid,\n\t.parse_userbits = clusternoc_parse_userbits\n};\n\nstatic struct tegra194_cbb_noc_data tegra194_sce_noc_data = {\n\t.name = \"sce-noc\",\n\t.erd_mask_inband_err = false,\n\t.master_id = tegra194_master_id,\n\t.noc_aperture = tegra194_scenoc_apert_lookup,\n\t.max_aperture = ARRAY_SIZE(tegra194_scenoc_apert_lookup),\n\t.routeid_initflow = tegra194_scenoc_routeid_initflow,\n\t.routeid_targflow = tegra194_scenoc_routeid_targflow,\n\t.parse_routeid = scenoc_parse_routeid,\n\t.parse_userbits = clusternoc_parse_userbits\n};\n\nstatic const struct of_device_id tegra194_cbb_match[] = {\n\t{ .compatible = \"nvidia,tegra194-cbb-noc\", .data = &tegra194_cbb_central_noc_data },\n\t{ .compatible = \"nvidia,tegra194-aon-noc\", .data = &tegra194_aon_noc_data },\n\t{ .compatible = \"nvidia,tegra194-bpmp-noc\", .data = &tegra194_bpmp_noc_data },\n\t{ .compatible = \"nvidia,tegra194-rce-noc\", .data = &tegra194_rce_noc_data },\n\t{ .compatible = \"nvidia,tegra194-sce-noc\", .data = &tegra194_sce_noc_data },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, tegra194_cbb_match);\n\nstatic int tegra194_cbb_get_bridges(struct tegra194_cbb *cbb, struct device_node *np)\n{\n\tstruct tegra_cbb *entry;\n\tunsigned long flags;\n\tunsigned int i;\n\tint err;\n\n\tspin_lock_irqsave(&cbb_lock, flags);\n\n\tlist_for_each_entry(entry, &cbb_list, node) {\n\t\tstruct tegra194_cbb *priv = to_tegra194_cbb(entry);\n\n\t\tif (priv->bridges) {\n\t\t\tcbb->num_bridges = priv->num_bridges;\n\t\t\tcbb->bridges = priv->bridges;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tspin_unlock_irqrestore(&cbb_lock, flags);\n\n\tif (!cbb->bridges) {\n\t\tcbb->num_bridges = of_address_count(np);\n\n\t\tcbb->bridges = devm_kcalloc(cbb->base.dev, cbb->num_bridges,\n\t\t\t\t\t    sizeof(*cbb->bridges), GFP_KERNEL);\n\t\tif (!cbb->bridges)\n\t\t\treturn -ENOMEM;\n\n\t\tfor (i = 0; i < cbb->num_bridges; i++) {\n\t\t\terr = of_address_to_resource(np, i, &cbb->bridges[i].res);\n\t\t\tif (err < 0)\n\t\t\t\treturn err;\n\n\t\t\tcbb->bridges[i].base = devm_ioremap_resource(cbb->base.dev,\n\t\t\t\t\t\t\t\t     &cbb->bridges[i].res);\n\t\t\tif (IS_ERR(cbb->bridges[i].base))\n\t\t\t\treturn PTR_ERR(cbb->bridges[i].base);\n\t\t}\n\t}\n\n\tif (cbb->num_bridges > 0) {\n\t\tdev_dbg(cbb->base.dev, \"AXI2APB bridge info present:\\n\");\n\n\t\tfor (i = 0; i < cbb->num_bridges; i++)\n\t\t\tdev_dbg(cbb->base.dev, \"  %u: %pR\\n\", i, &cbb->bridges[i].res);\n\t}\n\n\treturn 0;\n}\n\nstatic int tegra194_cbb_probe(struct platform_device *pdev)\n{\n\tconst struct tegra194_cbb_noc_data *noc;\n\tstruct tegra194_cbb *cbb;\n\tstruct device_node *np;\n\tunsigned long flags;\n\tint err;\n\n\tnoc = of_device_get_match_data(&pdev->dev);\n\n\tif (noc->erd_mask_inband_err) {\n\t\t \n\t\terr = tegra194_miscreg_mask_serror();\n\t\tif (err) {\n\t\t\tdev_err(&pdev->dev, \"couldn't mask inband errors\\n\");\n\t\t\treturn err;\n\t\t}\n\t}\n\n\tcbb = devm_kzalloc(&pdev->dev, sizeof(*cbb), GFP_KERNEL);\n\tif (!cbb)\n\t\treturn -ENOMEM;\n\n\tINIT_LIST_HEAD(&cbb->base.node);\n\tcbb->base.ops = &tegra194_cbb_ops;\n\tcbb->base.dev = &pdev->dev;\n\tcbb->noc = noc;\n\n\tcbb->regs = devm_platform_get_and_ioremap_resource(pdev, 0, &cbb->res);\n\tif (IS_ERR(cbb->regs))\n\t\treturn PTR_ERR(cbb->regs);\n\n\terr = tegra_cbb_get_irq(pdev, &cbb->nonsec_irq, &cbb->sec_irq);\n\tif (err)\n\t\treturn err;\n\n\tnp = of_parse_phandle(pdev->dev.of_node, \"nvidia,axi2apb\", 0);\n\tif (np) {\n\t\terr = tegra194_cbb_get_bridges(cbb, np);\n\t\tof_node_put(np);\n\t\tif (err < 0)\n\t\t\treturn err;\n\t}\n\n\tplatform_set_drvdata(pdev, cbb);\n\n\tspin_lock_irqsave(&cbb_lock, flags);\n\tlist_add(&cbb->base.node, &cbb_list);\n\tspin_unlock_irqrestore(&cbb_lock, flags);\n\n\treturn tegra_cbb_register(&cbb->base);\n}\n\nstatic int tegra194_cbb_remove(struct platform_device *pdev)\n{\n\tstruct tegra194_cbb *cbb = platform_get_drvdata(pdev);\n\tstruct tegra_cbb *noc, *tmp;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&cbb_lock, flags);\n\n\tlist_for_each_entry_safe(noc, tmp, &cbb_list, node) {\n\t\tstruct tegra194_cbb *priv = to_tegra194_cbb(noc);\n\n\t\tif (cbb->res->start == priv->res->start) {\n\t\t\tlist_del(&noc->node);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tspin_unlock_irqrestore(&cbb_lock, flags);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused tegra194_cbb_resume_noirq(struct device *dev)\n{\n\tstruct tegra194_cbb *cbb = dev_get_drvdata(dev);\n\n\ttegra194_cbb_error_enable(&cbb->base);\n\tdsb(sy);\n\n\tdev_dbg(dev, \"%s resumed\\n\", cbb->noc->name);\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops tegra194_cbb_pm = {\n\tSET_NOIRQ_SYSTEM_SLEEP_PM_OPS(NULL, tegra194_cbb_resume_noirq)\n};\n\nstatic struct platform_driver tegra194_cbb_driver = {\n\t.probe = tegra194_cbb_probe,\n\t.remove = tegra194_cbb_remove,\n\t.driver = {\n\t\t.name = \"tegra194-cbb\",\n\t\t.of_match_table = of_match_ptr(tegra194_cbb_match),\n\t\t.pm = &tegra194_cbb_pm,\n\t},\n};\n\nstatic int __init tegra194_cbb_init(void)\n{\n\treturn platform_driver_register(&tegra194_cbb_driver);\n}\npure_initcall(tegra194_cbb_init);\n\nstatic void __exit tegra194_cbb_exit(void)\n{\n\tplatform_driver_unregister(&tegra194_cbb_driver);\n}\nmodule_exit(tegra194_cbb_exit);\n\nMODULE_AUTHOR(\"Sumit Gupta <sumitg@nvidia.com>\");\nMODULE_DESCRIPTION(\"Control Backbone error handling driver for Tegra194\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}