// Seed: 893948548
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    output supply0 id_4
);
  tri1 id_6 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  uwire id_3,
    output wire  id_4,
    input  tri1  id_5
);
  assign id_4 = 1 === 1;
  reg id_7;
  id_8 :
  assert property (@(id_3 + 1) 1)
  else begin
    id_0 <= id_1;
  end
  always @(posedge id_2) id_7 <= 1;
  module_0(
      id_2, id_5, id_5, id_5, id_4
  );
  assign id_0 = 1;
endmodule
