\hypertarget{stm32g431xx_8h_source}{}\doxysection{stm32g431xx.\+h}
\label{stm32g431xx_8h_source}\index{Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h@{Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h}}
\mbox{\hyperlink{stm32g431xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{33 \textcolor{preprocessor}{\#ifndef \_\_STM32G431xx\_H}}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#define \_\_STM32G431xx\_H}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{39 }
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define \_\_CM4\_REV                 0x0001U  }}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1U       }}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4U       }}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0U       }}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1U       }}
\DoxyCodeLine{65 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{66 \{}
\DoxyCodeLine{67 \textcolor{comment}{/******  Cortex-\/M4 Processor Exceptions Numbers *********************************************************************************/}}
\DoxyCodeLine{68   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{69   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}              = -\/13,    }
\DoxyCodeLine{70   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{71   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{72   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{73   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{74   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{75   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{76   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{77 \textcolor{comment}{/******  STM32 specific Interrupt Numbers ***************************************************************************************/}}
\DoxyCodeLine{78   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{79   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\_PVM\_IRQn}}                = 1,      }
\DoxyCodeLine{80   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b2d04af9cc6d4671d89b04ca905caf9}{RTC\_TAMP\_LSECSS\_IRQn}}        = 2,      }
\DoxyCodeLine{81   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{82   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{83   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{84   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{85   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{86   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{87   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{88   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{89   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\_Channel1\_IRQn}}          = 11,     }
\DoxyCodeLine{90   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\_Channel2\_IRQn}}          = 12,     }
\DoxyCodeLine{91   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\_Channel3\_IRQn}}          = 13,     }
\DoxyCodeLine{92   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\_Channel4\_IRQn}}          = 14,     }
\DoxyCodeLine{93   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\_Channel5\_IRQn}}          = 15,     }
\DoxyCodeLine{94   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\_Channel6\_IRQn}}          = 16,     }
\DoxyCodeLine{95   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\_2\_IRQn}}                 = 18,     }
\DoxyCodeLine{96   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76}{USB\_HP\_IRQn}}                 = 19,     }
\DoxyCodeLine{97   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec}{USB\_LP\_IRQn}}                 = 20,     }
\DoxyCodeLine{98   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\_IT0\_IRQn}}             = 21,     }
\DoxyCodeLine{99   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\_IT1\_IRQn}}             = 22,     }
\DoxyCodeLine{100   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{101   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\_BRK\_TIM15\_IRQn}}         = 24,     }
\DoxyCodeLine{102   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\_UP\_TIM16\_IRQn}}          = 25,     }
\DoxyCodeLine{103   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\_TRG\_COM\_TIM17\_IRQn}}     = 26,     }
\DoxyCodeLine{104   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{105   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{106   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{107   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{108   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{109   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{110   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{111   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{112   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{113   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{114   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{115   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{116   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}                 = 39,     }
\DoxyCodeLine{117   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{118   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{119   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357}{USBWakeUp\_IRQn}}              = 42,     }
\DoxyCodeLine{120   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\_BRK\_IRQn}}               = 43,     }
\DoxyCodeLine{121   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\_UP\_IRQn}}                = 44,     }
\DoxyCodeLine{122   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\_TRG\_COM\_IRQn}}           = 45,     }
\DoxyCodeLine{123   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}                = 46,     }
\DoxyCodeLine{124   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}                 = 49,     }
\DoxyCodeLine{125   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{126   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}                  = 52,     }
\DoxyCodeLine{127   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}               = 54,     }
\DoxyCodeLine{128   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}                   = 55,     }
\DoxyCodeLine{129   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\_Channel1\_IRQn}}          = 56,     }
\DoxyCodeLine{130   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\_Channel2\_IRQn}}          = 57,     }
\DoxyCodeLine{131   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\_Channel3\_IRQn}}          = 58,     }
\DoxyCodeLine{132   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\_Channel4\_IRQn}}          = 59,     }
\DoxyCodeLine{133   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\_Channel5\_IRQn}}          = 60,     }
\DoxyCodeLine{134   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2a9eb102f825dbbb737f4332dda46140}{UCPD1\_IRQn}}                  = 63,     }
\DoxyCodeLine{135   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7}{COMP1\_2\_3\_IRQn}}              = 64,     }
\DoxyCodeLine{136   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82d7c395cf638ee625655e93cd250ebe}{COMP4\_IRQn}}                  = 65,     }
\DoxyCodeLine{137   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\_IRQn}}                    = 75,     }
\DoxyCodeLine{138   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}                   = 76,     }
\DoxyCodeLine{139   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,     }
\DoxyCodeLine{140   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}                    = 90,     }
\DoxyCodeLine{141   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}                = 91,     }
\DoxyCodeLine{142   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 92,     }
\DoxyCodeLine{143   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 93,     }
\DoxyCodeLine{144   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf36f4867b838cb3f4748744cac7a1af}{DMAMUX\_OVR\_IRQn}}             = 94,     }
\DoxyCodeLine{145   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\_Channel6\_IRQn}}          = 97,     }
\DoxyCodeLine{146   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\_IRQn}}                 = 100,    }
\DoxyCodeLine{147   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\_IRQn}}                   = 101     }
\DoxyCodeLine{148 \} \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{149 }
\DoxyCodeLine{154 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}             \textcolor{comment}{/* Cortex-\/M4 processor and core peripherals */}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32g4xx_8h}{system\_stm32g4xx.h}}"{}}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{157 }
\DoxyCodeLine{166 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{167 \{}
\DoxyCodeLine{168   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};          }
\DoxyCodeLine{169   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};          }
\DoxyCodeLine{170   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};           }
\DoxyCodeLine{171   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};         }
\DoxyCodeLine{172   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};        }
\DoxyCodeLine{173   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}};        }
\DoxyCodeLine{174   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}};        }
\DoxyCodeLine{175        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};    }
\DoxyCodeLine{176   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}{TR1}};          }
\DoxyCodeLine{177   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a29b9c5387e26932298f220236bd69dee}{TR2}};          }
\DoxyCodeLine{178   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af3ffbe3e7e1def1ea3ed3d7e87f74d39}{TR3}};          }
\DoxyCodeLine{179        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};    }
\DoxyCodeLine{180   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}};         }
\DoxyCodeLine{181   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}};         }
\DoxyCodeLine{182   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}};         }
\DoxyCodeLine{183   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a95e53a6a23b0060a05a4a0f606bba7e9}{SQR4}};         }
\DoxyCodeLine{184   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};           }
\DoxyCodeLine{185        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};    }
\DoxyCodeLine{186        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};    }
\DoxyCodeLine{187   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}};         }
\DoxyCodeLine{188        uint32\_t RESERVED5[4]; }
\DoxyCodeLine{189   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}};         }
\DoxyCodeLine{190   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a7e0eef00d32be4b39e71068425dbdcb1}{OFR2}};         }
\DoxyCodeLine{191   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a66d997b210433aa8f57b2405cf895d2d}{OFR3}};         }
\DoxyCodeLine{192   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_afe206e635f30b7b29f9e538b12247149}{OFR4}};         }
\DoxyCodeLine{193        uint32\_t RESERVED6[4]; }
\DoxyCodeLine{194   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}};         }
\DoxyCodeLine{195   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}};         }
\DoxyCodeLine{196   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}};         }
\DoxyCodeLine{197   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}};         }
\DoxyCodeLine{198        uint32\_t RESERVED7[4]; }
\DoxyCodeLine{199   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}{AWD2CR}};       }
\DoxyCodeLine{200   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}{AWD3CR}};       }
\DoxyCodeLine{201        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};    }
\DoxyCodeLine{202        uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};    }
\DoxyCodeLine{203   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}};       }
\DoxyCodeLine{204   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}};      }
\DoxyCodeLine{205        uint32\_t RESERVED10[2];}
\DoxyCodeLine{206   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0d4e10d65f674882544c457183f643dd}{GCOMP}};        }
\DoxyCodeLine{207 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{208 }
\DoxyCodeLine{209 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{210 \{}
\DoxyCodeLine{211   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};          }
\DoxyCodeLine{212   uint32\_t      \mbox{\hyperlink{struct_a_d_c___common___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};    }
\DoxyCodeLine{213   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};          }
\DoxyCodeLine{214   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}};          }
\DoxyCodeLine{215 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{216 }
\DoxyCodeLine{221 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{222 \{}
\DoxyCodeLine{223   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9fd0362bbfc6a3137b441bdc6a39511d}{CREL}};         }
\DoxyCodeLine{224   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab81d2b1ba9cc468bc74a9921d1180296}{ENDN}};         }
\DoxyCodeLine{225        uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};    }
\DoxyCodeLine{226   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a54412819ff4fa0f86fe0d5d16980abba}{DBTP}};         }
\DoxyCodeLine{227   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a071509075a20265b5c09b13d91247a9c}{TEST}};         }
\DoxyCodeLine{228   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acfa1ae20aeb2b84ef6e175171b7fc05a}{RWD}};          }
\DoxyCodeLine{229   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ade82175f8de1848c6f0f3c7c588c73ea}{CCCR}};         }
\DoxyCodeLine{230   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5fc2f55ee54956bc99fd0e444318ee41}{NBTP}};         }
\DoxyCodeLine{231   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a086c81ab5ca3076448e6cc0421ee513e}{TSCC}};         }
\DoxyCodeLine{232   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab2121ccada33a19629c9b2acdb775fbe}{TSCV}};         }
\DoxyCodeLine{233   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af26521f26d7f49be0ad265ebd3160e8e}{TOCC}};         }
\DoxyCodeLine{234   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae4ffb1d45ff35a47752802a8d2bc20ca}{TOCV}};         }
\DoxyCodeLine{235        uint32\_t RESERVED2[4]; }
\DoxyCodeLine{236   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};          }
\DoxyCodeLine{237   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a909d70d4d88dd6731a07b76a21c8214b}{PSR}};          }
\DoxyCodeLine{238   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac689816b67ce3d5a6ef496bd97c57eca}{TDCR}};         }
\DoxyCodeLine{239        uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};    }
\DoxyCodeLine{240   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}};           }
\DoxyCodeLine{241   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5334fa489ba4df825113ac9b606e7da3}{IE}};           }
\DoxyCodeLine{242   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a18a6edb2c46482b657a9a83730bba06c}{ILS}};          }
\DoxyCodeLine{243   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6837a68a3220a3612715b8ad5ec5cb0f}{ILE}};          }
\DoxyCodeLine{244        uint32\_t RESERVED4[8]; }
\DoxyCodeLine{245   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a504c4a37aa4e7840305d30af1e3baf96}{RXGFC}};        }
\DoxyCodeLine{246   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7676c0a83a28dbab64586a95888c96f9}{XIDAM}};        }
\DoxyCodeLine{247   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7855cdf00d457c3ce75c622d41a1af61}{HPMS}};         }
\DoxyCodeLine{248        uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};    }
\DoxyCodeLine{249   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7dd4a44a328b5c1b90288f2d9f7561ab}{RXF0S}};        }
\DoxyCodeLine{250   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a44e82fba635d5f8dcf81bb8a1652ff8d}{RXF0A}};        }
\DoxyCodeLine{251   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_add7915afdd5454d4eb76c9f2c76feea3}{RXF1S}};        }
\DoxyCodeLine{252   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa2ecba07f23cf2933186251dc0daf73c}{RXF1A}};        }
\DoxyCodeLine{253        uint32\_t RESERVED6[8]; }
\DoxyCodeLine{254   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a801972b18965fcbcd16ede1babf526ce}{TXBC}};         }
\DoxyCodeLine{255   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7c012535bc8bee1680f07e11e7ccab6e}{TXFQS}};        }
\DoxyCodeLine{256   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a771b4bc494bb9ec48347a243743191ed}{TXBRP}};        }
\DoxyCodeLine{257   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aedcc891e5b22b924df352e73f9205ff3}{TXBAR}};        }
\DoxyCodeLine{258   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c8921ff8dc0d21b3ddbbbf4294c2ca9}{TXBCR}};        }
\DoxyCodeLine{259   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6127c4ebef48cee524225ba363defd70}{TXBTO}};        }
\DoxyCodeLine{260   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a3631e18bd4bcae72d8d61f1eba15e9d7}{TXBCF}};        }
\DoxyCodeLine{261   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab1065651598e12b8655b92125eba6775}{TXBTIE}};       }
\DoxyCodeLine{262   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d86090c003567e1b5e3e9207124ba86}{TXBCIE}};       }
\DoxyCodeLine{263   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa6c3cefbcdb46a4aa2d0b1f67768a8b2}{TXEFS}};        }
\DoxyCodeLine{264   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7d2ee9121bf6e4f9b6f9c794346e8f64}{TXEFA}};        }
\DoxyCodeLine{265 \} \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\_GlobalTypeDef}};}
\DoxyCodeLine{266 }
\DoxyCodeLine{271 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{272 \{}
\DoxyCodeLine{273   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def_a9671e475d38f40acc390bb04dd4a4296}{CKDIV}};        }
\DoxyCodeLine{274 \} \mbox{\hyperlink{struct_f_d_c_a_n___config___type_def}{FDCAN\_Config\_TypeDef}};}
\DoxyCodeLine{275 }
\DoxyCodeLine{280 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{281 \{}
\DoxyCodeLine{282   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};         }
\DoxyCodeLine{283 \} \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\_TypeDef}};}
\DoxyCodeLine{284 }
\DoxyCodeLine{289 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{290 \{}
\DoxyCodeLine{291   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{292   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};         }
\DoxyCodeLine{293   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{294   uint32\_t      \mbox{\hyperlink{struct_c_r_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};   }
\DoxyCodeLine{295   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{INIT}};        }
\DoxyCodeLine{296   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{POL}};         }
\DoxyCodeLine{297 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{298 }
\DoxyCodeLine{302 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{303 \{}
\DoxyCodeLine{304   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{305   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};        }
\DoxyCodeLine{306   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};         }
\DoxyCodeLine{307   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};         }
\DoxyCodeLine{308 \} \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\_TypeDef}};}
\DoxyCodeLine{309 }
\DoxyCodeLine{314 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{315 \{}
\DoxyCodeLine{316   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{317   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};     }
\DoxyCodeLine{318   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};     }
\DoxyCodeLine{319   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};     }
\DoxyCodeLine{320   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};      }
\DoxyCodeLine{321   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{DHR12R2}};     }
\DoxyCodeLine{322   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{DHR12L2}};     }
\DoxyCodeLine{323   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{DHR8R2}};      }
\DoxyCodeLine{324   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}};     }
\DoxyCodeLine{325   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}};     }
\DoxyCodeLine{326   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};      }
\DoxyCodeLine{327   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}};        }
\DoxyCodeLine{328   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{DOR2}};        }
\DoxyCodeLine{329   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{330   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};         }
\DoxyCodeLine{331   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};         }
\DoxyCodeLine{332   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}{SHSR1}};       }
\DoxyCodeLine{333   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}{SHSR2}};       }
\DoxyCodeLine{334   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}{SHHR}};        }
\DoxyCodeLine{335   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}{SHRR}};        }
\DoxyCodeLine{336   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED[2];}
\DoxyCodeLine{337   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a7a82a5bfb94b070675ac41836d32c97b}{STR1}};        }
\DoxyCodeLine{338   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a52d6e8ee5c70673fedac9291236a2b89}{STR2}};        }
\DoxyCodeLine{339   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e}{STMODR}};      }
\DoxyCodeLine{340 \} \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{341 }
\DoxyCodeLine{346 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{347 \{}
\DoxyCodeLine{348   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};      }
\DoxyCodeLine{349   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{350   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a28c36c82c92159d332e737b3eb3e91f8}{APB1FZR1}};    }
\DoxyCodeLine{351   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_acd2e6232df2a59e1404b361408dcd3af}{APB1FZR2}};    }
\DoxyCodeLine{352   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2FZ}};      }
\DoxyCodeLine{353 \} \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{354 }
\DoxyCodeLine{359 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{360 \{}
\DoxyCodeLine{361   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};         }
\DoxyCodeLine{362   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}};       }
\DoxyCodeLine{363   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}};        }
\DoxyCodeLine{364   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}};        }
\DoxyCodeLine{365 \} \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\_Channel\_TypeDef}};}
\DoxyCodeLine{366 }
\DoxyCodeLine{367 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{368 \{}
\DoxyCodeLine{369   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};         }
\DoxyCodeLine{370   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};        }
\DoxyCodeLine{371 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{372 }
\DoxyCodeLine{377 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{378 \{}
\DoxyCodeLine{379   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};       }
\DoxyCodeLine{380 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{381 }
\DoxyCodeLine{382 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{383 \{}
\DoxyCodeLine{384   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};      }
\DoxyCodeLine{385   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};      }
\DoxyCodeLine{386 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{387 }
\DoxyCodeLine{388 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{389 \{}
\DoxyCodeLine{390   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}};        }
\DoxyCodeLine{391 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{392 }
\DoxyCodeLine{393 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{394 \{}
\DoxyCodeLine{395   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}};        }
\DoxyCodeLine{396   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}};        }
\DoxyCodeLine{397 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{398 }
\DoxyCodeLine{403 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{404 \{}
\DoxyCodeLine{405   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};        }
\DoxyCodeLine{406   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}};        }
\DoxyCodeLine{407   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}{RTSR1}};       }
\DoxyCodeLine{408   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}};       }
\DoxyCodeLine{409   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}{SWIER1}};      }
\DoxyCodeLine{410   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}};         }
\DoxyCodeLine{411   uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};   }
\DoxyCodeLine{412   uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};   }
\DoxyCodeLine{413   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}};        }
\DoxyCodeLine{414   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}{EMR2}};        }
\DoxyCodeLine{415   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}{RTSR2}};       }
\DoxyCodeLine{416   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}{FTSR2}};       }
\DoxyCodeLine{417   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}{SWIER2}};      }
\DoxyCodeLine{418   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}{PR2}};         }
\DoxyCodeLine{419 \} \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{420 }
\DoxyCodeLine{425 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{426 \{}
\DoxyCodeLine{427   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};              }
\DoxyCodeLine{428   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa9f5b0f466070a82627be260a1ad062b}{PDKEYR}};           }
\DoxyCodeLine{429   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};             }
\DoxyCodeLine{430   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};          }
\DoxyCodeLine{431   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};               }
\DoxyCodeLine{432   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};               }
\DoxyCodeLine{433   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}};             }
\DoxyCodeLine{434        uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};        }
\DoxyCodeLine{435   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0a5451bd489a6183347939eecfb69b14}{OPTR}};             }
\DoxyCodeLine{436   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9e1c86171e89f89cb5d337c55fe53e01}{PCROP1SR}};         }
\DoxyCodeLine{437   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aa0e34261741fdac1326900b59c746790}{PCROP1ER}};         }
\DoxyCodeLine{438   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a503024fb8ce3251295cb464cb2fc296a}{WRP1AR}};           }
\DoxyCodeLine{439   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6c4436204616aa7b8494c93cc3a58cee}{WRP1BR}};           }
\DoxyCodeLine{440        uint32\_t RESERVED2[15];    }
\DoxyCodeLine{441   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8f1fc856e5a0760b4152ef10ba1a802d}{SEC1R}};            }
\DoxyCodeLine{442 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{443 }
\DoxyCodeLine{447 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{448 \{}
\DoxyCodeLine{449   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2}{X1BUFCFG}};        }
\DoxyCodeLine{450   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253}{X2BUFCFG}};        }
\DoxyCodeLine{451   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d}{YBUFCFG}};         }
\DoxyCodeLine{452   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14}{PARAM}};           }
\DoxyCodeLine{453   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};              }
\DoxyCodeLine{454   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};              }
\DoxyCodeLine{455   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}};           }
\DoxyCodeLine{456   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}};           }
\DoxyCodeLine{457 \} \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\_TypeDef}};}
\DoxyCodeLine{458 }
\DoxyCodeLine{459 }
\DoxyCodeLine{464 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{465 \{}
\DoxyCodeLine{466   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};       }
\DoxyCodeLine{467   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};      }
\DoxyCodeLine{468   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};     }
\DoxyCodeLine{469   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};       }
\DoxyCodeLine{470   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};         }
\DoxyCodeLine{471   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};         }
\DoxyCodeLine{472   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};        }
\DoxyCodeLine{473   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};        }
\DoxyCodeLine{474   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];      }
\DoxyCodeLine{475   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};         }
\DoxyCodeLine{476 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{477 }
\DoxyCodeLine{482 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{483 \{}
\DoxyCodeLine{484   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{485   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{486   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};        }
\DoxyCodeLine{487   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};        }
\DoxyCodeLine{488   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};     }
\DoxyCodeLine{489   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}};    }
\DoxyCodeLine{490   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};         }
\DoxyCodeLine{491   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};         }
\DoxyCodeLine{492   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}};        }
\DoxyCodeLine{493   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};        }
\DoxyCodeLine{494   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};        }
\DoxyCodeLine{495 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{496 }
\DoxyCodeLine{501 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{502 \{}
\DoxyCodeLine{503   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};          }
\DoxyCodeLine{504   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};          }
\DoxyCodeLine{505   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};         }
\DoxyCodeLine{506   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{507   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}};        }
\DoxyCodeLine{508 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{509 }
\DoxyCodeLine{514 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{515 \{}
\DoxyCodeLine{516   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};              }
\DoxyCodeLine{517   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};              }
\DoxyCodeLine{518   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};              }
\DoxyCodeLine{519   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};             }
\DoxyCodeLine{520   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};               }
\DoxyCodeLine{521   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{CMP}};              }
\DoxyCodeLine{522   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};              }
\DoxyCodeLine{523   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};              }
\DoxyCodeLine{524   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};               }
\DoxyCodeLine{525 \} \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{526 }
\DoxyCodeLine{531 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{532 \{}
\DoxyCodeLine{533   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};           }
\DoxyCodeLine{534   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED[5];   }
\DoxyCodeLine{535   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a60c5f2c242a5400123f2ef1c65af686f}{TCMR}};          }
\DoxyCodeLine{536 \} \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\_TypeDef}};}
\DoxyCodeLine{537 }
\DoxyCodeLine{542 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{543 \{}
\DoxyCodeLine{544   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};      }
\DoxyCodeLine{545   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};      }
\DoxyCodeLine{546   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};      }
\DoxyCodeLine{547   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_aad73b4746976ca75f784db4062482f07}{CR4}};      }
\DoxyCodeLine{548   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};      }
\DoxyCodeLine{549   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};      }
\DoxyCodeLine{550   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};      }
\DoxyCodeLine{551   uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}};      }
\DoxyCodeLine{552   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_aeead890c47f378dffcb852b99d303ee6}{PUCRA}};    }
\DoxyCodeLine{553   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a2676bf9a592b8a6befd85ae98ea597b0}{PDCRA}};    }
\DoxyCodeLine{554   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ab72f8959a6bd611677cd4afbe9cf07d9}{PUCRB}};    }
\DoxyCodeLine{555   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a1bc6c88bc9f84bd8b0f527cb86bfabe0}{PDCRB}};    }
\DoxyCodeLine{556   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a5c4eba2c90ea7bf1ceb653301a77e8bf}{PUCRC}};    }
\DoxyCodeLine{557   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a8b419b22309c807ea4e6f1121c1afc12}{PDCRC}};    }
\DoxyCodeLine{558   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a99ccf6e37f84fddafa77b8f7e10f5b85}{PUCRD}};    }
\DoxyCodeLine{559   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a0c82c09f5896fc28b5455f2ae5fcb1b1}{PDCRD}};    }
\DoxyCodeLine{560   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_abe4c1e74829e021cc61eaea9cb35b20a}{PUCRE}};    }
\DoxyCodeLine{561   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a4770038c721e2d0286203aa1129bb893}{PDCRE}};    }
\DoxyCodeLine{562   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a6e7e6d82ae35200fb60f9b235d9774a1}{PUCRF}};    }
\DoxyCodeLine{563   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ac0307ace68686dbf855a02f79b593a95}{PDCRF}};    }
\DoxyCodeLine{564   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a096bb0935d0cafda7fef9a96a859ee1f}{PUCRG}};    }
\DoxyCodeLine{565   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_aac0337fe57b790ab6fe244d74d2a7cbc}{PDCRG}};    }
\DoxyCodeLine{566   uint32\_t RESERVED1[10]; }
\DoxyCodeLine{567   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a0bbbf567fcfbb44116c5ae184dca8b58}{CR5}};      }
\DoxyCodeLine{568 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{569 }
\DoxyCodeLine{570 }
\DoxyCodeLine{575 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{576 \{}
\DoxyCodeLine{577   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{578   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a056687364a883b087fc5664830563cad}{ICSCR}};       }
\DoxyCodeLine{579   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};        }
\DoxyCodeLine{580   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};     }
\DoxyCodeLine{581   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};   }
\DoxyCodeLine{582   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};   }
\DoxyCodeLine{583   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}{CIER}};        }
\DoxyCodeLine{584   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}};        }
\DoxyCodeLine{585   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}};        }
\DoxyCodeLine{586   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};   }
\DoxyCodeLine{587   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};    }
\DoxyCodeLine{588   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};    }
\DoxyCodeLine{589   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};    }
\DoxyCodeLine{590   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};   }
\DoxyCodeLine{591   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a237a692a156e19b3becf8fc97ff0f584}{APB1RSTR1}};   }
\DoxyCodeLine{592   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a652b0e9556d58102277cd30ae6559382}{APB1RSTR2}};   }
\DoxyCodeLine{593   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};    }
\DoxyCodeLine{594   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};   }
\DoxyCodeLine{595   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};     }
\DoxyCodeLine{596   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};     }
\DoxyCodeLine{597   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};     }
\DoxyCodeLine{598   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};   }
\DoxyCodeLine{599   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a79b5aff2202e70906b3ac0a0e3ecfa98}{APB1ENR1}};    }
\DoxyCodeLine{600   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af84d22cd2c07c0a4b4d37f8cc8ba856d}{APB1ENR2}};    }
\DoxyCodeLine{601   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};     }
\DoxyCodeLine{602   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}};   }
\DoxyCodeLine{603   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad8423b2da6edd95c40655f31a39b5d63}{AHB1SMENR}};   }
\DoxyCodeLine{604   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aaf0a001d3f29b6edcc69182a77f8c9a9}{AHB2SMENR}};   }
\DoxyCodeLine{605   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a959e3c2e6f3e6327d47d2f70af1d6922}{AHB3SMENR}};   }
\DoxyCodeLine{606   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};   }
\DoxyCodeLine{607   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_adadeee103cf937f548f7f922eb305e97}{APB1SMENR1}};  }
\DoxyCodeLine{608   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0b86632e083b14cd70083eb2af0dd29e}{APB1SMENR2}};  }
\DoxyCodeLine{609   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a4484a5d1f02025926b62dcc5e0311bb0}{APB2SMENR}};   }
\DoxyCodeLine{610   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};   }
\DoxyCodeLine{611   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a04dc454e176d50a3a5918b2095880924}{CCIPR}};       }
\DoxyCodeLine{612   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};   }
\DoxyCodeLine{613   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};        }
\DoxyCodeLine{614   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};         }
\DoxyCodeLine{615   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7f0ff70edf1518ec0cf18b3868ae8419}{CRRCR}};       }
\DoxyCodeLine{616   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a6491ddb037276e9d38c378a89e33cfe7}{CCIPR2}};      }
\DoxyCodeLine{617 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{618 }
\DoxyCodeLine{622 \textcolor{comment}{/*}}
\DoxyCodeLine{623 \textcolor{comment}{* @brief Specific device feature definitions}}
\DoxyCodeLine{624 \textcolor{comment}{*/}}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define RTC\_TAMP\_INT\_6\_SUPPORT}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define RTC\_TAMP\_INT\_NB        4u}}
\DoxyCodeLine{627 }
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define RTC\_TAMP\_NB            3u}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define RTC\_BACKUP\_NB          16u}}
\DoxyCodeLine{630 }
\DoxyCodeLine{631 }
\DoxyCodeLine{632 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{633 \{}
\DoxyCodeLine{634   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};          }
\DoxyCodeLine{635   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{636   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};         }
\DoxyCodeLine{637   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8fec9e122b923822e7f951cd48cf1d47}{ICSR}};        }
\DoxyCodeLine{638   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};        }
\DoxyCodeLine{639   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};        }
\DoxyCodeLine{640   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{641        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};   }
\DoxyCodeLine{642        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};   }
\DoxyCodeLine{643   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};         }
\DoxyCodeLine{644   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};        }
\DoxyCodeLine{645   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};      }
\DoxyCodeLine{646   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};        }
\DoxyCodeLine{647   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};        }
\DoxyCodeLine{648   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};       }
\DoxyCodeLine{649        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};   }
\DoxyCodeLine{650   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};      }
\DoxyCodeLine{651   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};    }
\DoxyCodeLine{652   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};      }
\DoxyCodeLine{653   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};    }
\DoxyCodeLine{654   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{655   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a524e134cec519206cb41d0545e382978}{MISR}};        }
\DoxyCodeLine{656        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};   }
\DoxyCodeLine{657   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};         }
\DoxyCodeLine{658 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{659 }
\DoxyCodeLine{664 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{665 \{}
\DoxyCodeLine{666   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};                     }
\DoxyCodeLine{667   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};                     }
\DoxyCodeLine{668        uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};               }
\DoxyCodeLine{669   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b9a396bf60fe92f8ea0713862d9679e}{FLTCR}};                   }
\DoxyCodeLine{670        uint32\_t RESERVED1[6];            }
\DoxyCodeLine{671        uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};               }
\DoxyCodeLine{672   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};                     }
\DoxyCodeLine{673   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};                      }
\DoxyCodeLine{674   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a524e134cec519206cb41d0545e382978}{MISR}};                    }
\DoxyCodeLine{675        uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};               }
\DoxyCodeLine{676   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a64a95891ad3e904dd5548112539c1c98}{SCR}};                     }
\DoxyCodeLine{677        uint32\_t RESERVED4[48];           }
\DoxyCodeLine{678   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};                   }
\DoxyCodeLine{679   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};                   }
\DoxyCodeLine{680   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};                   }
\DoxyCodeLine{681   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};                   }
\DoxyCodeLine{682   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};                   }
\DoxyCodeLine{683   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};                   }
\DoxyCodeLine{684   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};                   }
\DoxyCodeLine{685   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};                   }
\DoxyCodeLine{686   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};                   }
\DoxyCodeLine{687   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};                   }
\DoxyCodeLine{688   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};                  }
\DoxyCodeLine{689   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};                  }
\DoxyCodeLine{690   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};                  }
\DoxyCodeLine{691   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};                  }
\DoxyCodeLine{692   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};                  }
\DoxyCodeLine{693   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_a_m_p___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};                  }
\DoxyCodeLine{694 \} \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\_TypeDef}};}
\DoxyCodeLine{695 }
\DoxyCodeLine{700 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{701 \{}
\DoxyCodeLine{702   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}};          }
\DoxyCodeLine{703   uint32\_t      RESERVED[16]; }
\DoxyCodeLine{704   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_ae98382ebc3ec173bced2f4821e9f83d0}{PDMCR}};        }
\DoxyCodeLine{705   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_a5002a514f43745feb29e9e4c6efe484f}{PDMDLY}};       }
\DoxyCodeLine{706 \} \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{707 }
\DoxyCodeLine{708 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{709 \{}
\DoxyCodeLine{710   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{711   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{712   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{FRCR}};        }
\DoxyCodeLine{713   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{SLOTR}};       }
\DoxyCodeLine{714   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};         }
\DoxyCodeLine{715   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{716   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{CLRFR}};       }
\DoxyCodeLine{717   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{718 \} \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{719 }
\DoxyCodeLine{724 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{725 \{}
\DoxyCodeLine{726   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{727   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{728   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{729   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{730   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};       }
\DoxyCodeLine{731   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};      }
\DoxyCodeLine{732   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};      }
\DoxyCodeLine{733   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};     }
\DoxyCodeLine{734   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};       }
\DoxyCodeLine{735 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{736 }
\DoxyCodeLine{741 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{742 \{}
\DoxyCodeLine{743   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}};      }
\DoxyCodeLine{744   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};       }
\DoxyCodeLine{745   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];   }
\DoxyCodeLine{746   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ac47be9a014592341e7bf863ae3d6195d}{SCSR}};        }
\DoxyCodeLine{747   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};       }
\DoxyCodeLine{748   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3e9b568118f73101acf1006c5d5f10a2}{SWPR}};        }
\DoxyCodeLine{749   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a8400cd28474edc58d9a34316039bc125}{SKR}};         }
\DoxyCodeLine{750 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{751 }
\DoxyCodeLine{756 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{757 \{}
\DoxyCodeLine{758   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{759   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{760   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};        }
\DoxyCodeLine{761   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};        }
\DoxyCodeLine{762   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{763   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};         }
\DoxyCodeLine{764   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};       }
\DoxyCodeLine{765   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};       }
\DoxyCodeLine{766   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};        }
\DoxyCodeLine{767   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};         }
\DoxyCodeLine{768   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};         }
\DoxyCodeLine{769   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};         }
\DoxyCodeLine{770   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};         }
\DoxyCodeLine{771   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};        }
\DoxyCodeLine{772   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};        }
\DoxyCodeLine{773   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};        }
\DoxyCodeLine{774   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};        }
\DoxyCodeLine{775   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};        }
\DoxyCodeLine{776   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}};        }
\DoxyCodeLine{777   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}};        }
\DoxyCodeLine{778   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};       }
\DoxyCodeLine{779   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ac92e1ab4dfee01a9f734236fb1eee249}{DTR2}};        }
\DoxyCodeLine{780   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};         }
\DoxyCodeLine{781   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}{TISEL}};       }
\DoxyCodeLine{782   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}};         }
\DoxyCodeLine{783   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}};         }
\DoxyCodeLine{784   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}} ;         }
\DoxyCodeLine{785        uint32\_t RESERVED0[220];}
\DoxyCodeLine{786   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};         }
\DoxyCodeLine{787   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};        }
\DoxyCodeLine{788 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{789 }
\DoxyCodeLine{793 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{794 \{}
\DoxyCodeLine{795   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{796   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{797   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};         }
\DoxyCodeLine{798   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};         }
\DoxyCodeLine{799   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};        }
\DoxyCodeLine{800   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}};        }
\DoxyCodeLine{801   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};         }
\DoxyCodeLine{802   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};         }
\DoxyCodeLine{803   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};         }
\DoxyCodeLine{804   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};         }
\DoxyCodeLine{805   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}};         }
\DoxyCodeLine{806   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af455f54206b36a7cfd7441501adf7535}{PRESC}};       }
\DoxyCodeLine{807 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{808 }
\DoxyCodeLine{813 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{814 \{}
\DoxyCodeLine{815   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a325f0bdb1f81ce237dea2773bc26aed2}{EP0R}};            }
\DoxyCodeLine{816   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ab234cb4952ccf50c24a841b3f2f28a91}{RESERVED0}};       }
\DoxyCodeLine{817   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a181159566b312dd1471e247e6a74b8ef}{EP1R}};            }
\DoxyCodeLine{818   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_abd0cb7c1fef737616a25adb37ef909bd}{RESERVED1}};       }
\DoxyCodeLine{819   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_aaf056ff97c76de78e90701449c8cbf16}{EP2R}};            }
\DoxyCodeLine{820   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a44086b7a050f78b2148a60945e477293}{RESERVED2}};       }
\DoxyCodeLine{821   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ac4d0c88deada778ef870d2f6d478768f}{EP3R}};            }
\DoxyCodeLine{822   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a73aa1eb05d9f4581a6efe7a8e919bcbf}{RESERVED3}};       }
\DoxyCodeLine{823   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a304267e30a8fb671cfe22c8ef965d284}{EP4R}};            }
\DoxyCodeLine{824   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a27f713a0ca762e5fd478a66a82f39a36}{RESERVED4}};       }
\DoxyCodeLine{825   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a5c7950efccc55900c811a434d259e357}{EP5R}};            }
\DoxyCodeLine{826   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a71145eb8e6d24d871c231d38f2ff49f7}{RESERVED5}};       }
\DoxyCodeLine{827   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_aba6ced7617c465949dc6b9ba64b96ef7}{EP6R}};            }
\DoxyCodeLine{828   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_af6264c920c71ea17140e0f673bd2f9ca}{RESERVED6}};       }
\DoxyCodeLine{829   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_abc8d8ef89e886cc3492e0617bef98edf}{EP7R}};            }
\DoxyCodeLine{830   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t RESERVED7[17];   }
\DoxyCodeLine{831   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a532529aa4c809b7e6881ce081f55c37b}{CNTR}};            }
\DoxyCodeLine{832   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_adcfbdb4bcad575e5ed423803e0a0b321}{RESERVED8}};       }
\DoxyCodeLine{833   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a54fc7329a9549448d56b50bcca73bab4}{ISTR}};            }
\DoxyCodeLine{834   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ac72f7489a9d2c795bce1158ee23e78f3}{RESERVED9}};       }
\DoxyCodeLine{835   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a5ecb1ade997ff76fd2ff76370717d464}{FNR}};             }
\DoxyCodeLine{836   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_aaa3240660b9b6f379ecdffd4d440f726}{RESERVEDA}};       }
\DoxyCodeLine{837   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ae95ebb359f2974e0f25b27e488978922}{DADDR}};           }
\DoxyCodeLine{838   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a952c408bacd5ee662017440986eca043}{RESERVEDB}};       }
\DoxyCodeLine{839   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a045130eb8c2d3eb353a4417f24f34f46}{BTABLE}};          }
\DoxyCodeLine{840   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a9af23dac80d50cdf937b9fbbc4add948}{RESERVEDC}};       }
\DoxyCodeLine{841   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_ae21a63f0e47e2b526ec7087deca91d96}{LPMCSR}};          }
\DoxyCodeLine{842   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a2eaf7996b107c6bf4c1930b05241420c}{RESERVEDD}};       }
\DoxyCodeLine{843   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_afa745ad72775fcf145e7637311dc2852}{BCDR}};            }
\DoxyCodeLine{844   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_u_s_b___type_def_a0fdf1be4be4317a597f6b5f1f667290b}{RESERVEDE}};       }
\DoxyCodeLine{845 \} \mbox{\hyperlink{struct_u_s_b___type_def}{USB\_TypeDef}};}
\DoxyCodeLine{846 }
\DoxyCodeLine{851 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{852 \{}
\DoxyCodeLine{853   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};         }
\DoxyCodeLine{854   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};         }
\DoxyCodeLine{855 \} \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\_TypeDef}};}
\DoxyCodeLine{856 }
\DoxyCodeLine{861 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{862 \{}
\DoxyCodeLine{863   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{864   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};         }
\DoxyCodeLine{865   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{866 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{867 }
\DoxyCodeLine{868 }
\DoxyCodeLine{872 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{873 \{}
\DoxyCodeLine{874   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};  }
\DoxyCodeLine{875   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};  }
\DoxyCodeLine{876   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};  }
\DoxyCodeLine{877 \} \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{878 }
\DoxyCodeLine{883 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{884 \{}
\DoxyCodeLine{885   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};          }
\DoxyCodeLine{886   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}};        }
\DoxyCodeLine{887   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}};        }
\DoxyCodeLine{888 \} \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\_TypeDef}};}
\DoxyCodeLine{889 }
\DoxyCodeLine{894 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{895 \{}
\DoxyCodeLine{896   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_abecccecd01b0d465123a2dc166db4141}{CFG1}};          }
\DoxyCodeLine{897   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}};          }
\DoxyCodeLine{898   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab08951d2511e8867d6f97c25bde8848b}{RESERVED0}};     }
\DoxyCodeLine{899   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{900   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};           }
\DoxyCodeLine{901   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};            }
\DoxyCodeLine{902   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};           }
\DoxyCodeLine{903   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a7b789d75efee140e49a88acdc17b883d}{TX\_ORDSET}};     }
\DoxyCodeLine{904   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_aee1349dfc332a1ff34955c7e4b136a29}{TX\_PAYSZ}};      }
\DoxyCodeLine{905   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};          }
\DoxyCodeLine{906   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ae205df745c4f66fc3dbacd94bc353b40}{RX\_ORDSET}};     }
\DoxyCodeLine{907   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ad1f8caae3b2e09ed2479301f56e3df80}{RX\_PAYSZ}};      }
\DoxyCodeLine{908   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};          }
\DoxyCodeLine{909   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_ade1537301e42df2f48fe05667f9e68ab}{RX\_ORDEXT1}};    }
\DoxyCodeLine{910   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_c_p_d___type_def_a4408c2afcf687125d3918a30bcae1106}{RX\_ORDEXT2}};    }
\DoxyCodeLine{911 \} \mbox{\hyperlink{struct_u_c_p_d___type_def}{UCPD\_TypeDef}};}
\DoxyCodeLine{912 }
\DoxyCodeLine{913 }
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define FLASH\_BASE            (0x08000000UL) }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define SRAM1\_BASE            (0x20000000UL) }}
\DoxyCodeLine{924 \textcolor{preprocessor}{\#define SRAM2\_BASE            (0x20004000UL) }}
\DoxyCodeLine{925 \textcolor{preprocessor}{\#define CCMSRAM\_BASE          (0x10000000UL) }}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define PERIPH\_BASE           (0x40000000UL) }}
\DoxyCodeLine{928 \textcolor{preprocessor}{\#define SRAM1\_BB\_BASE         (0x22000000UL) }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define SRAM2\_BB\_BASE         (0x22080000UL) }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define CCMSRAM\_BB\_BASE       (0x220B0000UL) }}
\DoxyCodeLine{931 \textcolor{preprocessor}{\#define PERIPH\_BB\_BASE        (0x42000000UL) }}
\DoxyCodeLine{932 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define SRAM\_BASE             SRAM1\_BASE}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define SRAM\_BB\_BASE          SRAM1\_BB\_BASE}}
\DoxyCodeLine{935 }
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define SRAM1\_SIZE\_MAX        (0x00004000UL) }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define SRAM2\_SIZE            (0x00001800UL) }}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define CCMSRAM\_SIZE          (0x00002800UL) }}
\DoxyCodeLine{941 \textcolor{preprocessor}{\#define APB1PERIPH\_BASE        PERIPH\_BASE}}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{944 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x08000000UL)}}
\DoxyCodeLine{945 }
\DoxyCodeLine{946 }
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define TIM6\_BASE             (APB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define TIM7\_BASE             (APB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define CRS\_BASE              (APB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define TAMP\_BASE             (APB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define USART3\_BASE           (APB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define UART4\_BASE            (APB1PERIPH\_BASE + 0x4C00UL)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define USB\_BASE              (APB1PERIPH\_BASE + 0x5C00UL)  }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define USB\_PMAADDR           (APB1PERIPH\_BASE + 0x6000UL)  }}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define FDCAN1\_BASE           (APB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#define FDCAN\_CONFIG\_BASE     (APB1PERIPH\_BASE + 0x6500UL)  }}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x7800UL)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define LPTIM1\_BASE           (APB1PERIPH\_BASE + 0x7C00UL)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define LPUART1\_BASE          (APB1PERIPH\_BASE + 0x8000UL)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define UCPD1\_BASE            (APB1PERIPH\_BASE + 0xA000UL)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define SRAMCAN\_BASE          (APB1PERIPH\_BASE + 0xA400UL)}}
\DoxyCodeLine{975 }
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define VREFBUF\_BASE          (APB2PERIPH\_BASE + 0x0030UL)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define COMP1\_BASE            (APB2PERIPH\_BASE + 0x0200UL)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define COMP2\_BASE            (APB2PERIPH\_BASE + 0x0204UL)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define COMP3\_BASE            (APB2PERIPH\_BASE + 0x0208UL)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define COMP4\_BASE            (APB2PERIPH\_BASE + 0x020CUL)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define OPAMP\_BASE            (APB2PERIPH\_BASE + 0x0300UL)}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define OPAMP1\_BASE           (APB2PERIPH\_BASE + 0x0300UL)}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define OPAMP2\_BASE           (APB2PERIPH\_BASE + 0x0304UL)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define OPAMP3\_BASE           (APB2PERIPH\_BASE + 0x0308UL)}}
\DoxyCodeLine{987 }
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define TIM8\_BASE             (APB2PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define TIM15\_BASE            (APB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define TIM16\_BASE            (APB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define TIM17\_BASE            (APB2PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define SAI1\_BASE             (APB2PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define SAI1\_Block\_A\_BASE     (SAI1\_BASE + 0x0004UL)}}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define SAI1\_Block\_B\_BASE     (SAI1\_BASE + 0x0024UL)}}
\DoxyCodeLine{999 }
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define DMAMUX1\_BASE          (AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#define CORDIC\_BASE           (AHB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define FMAC\_BASE             (AHB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1009 }
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define DMA1\_Channel1\_BASE    (DMA1\_BASE + 0x0008UL)}}
\DoxyCodeLine{1011 \textcolor{preprocessor}{\#define DMA1\_Channel2\_BASE    (DMA1\_BASE + 0x001CUL)}}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define DMA1\_Channel3\_BASE    (DMA1\_BASE + 0x0030UL)}}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define DMA1\_Channel4\_BASE    (DMA1\_BASE + 0x0044UL)}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#define DMA1\_Channel5\_BASE    (DMA1\_BASE + 0x0058UL)}}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define DMA1\_Channel6\_BASE    (DMA1\_BASE + 0x006CUL)}}
\DoxyCodeLine{1016 }
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define DMA2\_Channel1\_BASE    (DMA2\_BASE + 0x0008UL)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define DMA2\_Channel2\_BASE    (DMA2\_BASE + 0x001CUL)}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define DMA2\_Channel3\_BASE    (DMA2\_BASE + 0x0030UL)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define DMA2\_Channel4\_BASE    (DMA2\_BASE + 0x0044UL)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define DMA2\_Channel5\_BASE    (DMA2\_BASE + 0x0058UL)}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define DMA2\_Channel6\_BASE    (DMA2\_BASE + 0x006CUL)}}
\DoxyCodeLine{1023 }
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define DMAMUX1\_Channel0\_BASE    (DMAMUX1\_BASE)}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define DMAMUX1\_Channel1\_BASE    (DMAMUX1\_BASE + 0x0004UL)}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define DMAMUX1\_Channel2\_BASE    (DMAMUX1\_BASE + 0x0008UL)}}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define DMAMUX1\_Channel3\_BASE    (DMAMUX1\_BASE + 0x000CUL)}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define DMAMUX1\_Channel4\_BASE    (DMAMUX1\_BASE + 0x0010UL)}}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define DMAMUX1\_Channel5\_BASE    (DMAMUX1\_BASE + 0x0014UL)}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define DMAMUX1\_Channel6\_BASE    (DMAMUX1\_BASE + 0x0020UL)}}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define DMAMUX1\_Channel7\_BASE    (DMAMUX1\_BASE + 0x0024UL)}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define DMAMUX1\_Channel8\_BASE    (DMAMUX1\_BASE + 0x0028UL)}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define DMAMUX1\_Channel9\_BASE    (DMAMUX1\_BASE + 0x002CUL)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define DMAMUX1\_Channel10\_BASE   (DMAMUX1\_BASE + 0x0030UL)}}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define DMAMUX1\_Channel11\_BASE   (DMAMUX1\_BASE + 0x0034UL)}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator0\_BASE  (DMAMUX1\_BASE + 0x0100UL)}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator1\_BASE  (DMAMUX1\_BASE + 0x0104UL)}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator2\_BASE  (DMAMUX1\_BASE + 0x0108UL)}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator3\_BASE  (DMAMUX1\_BASE + 0x010CUL)}}
\DoxyCodeLine{1040 }
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define DMAMUX1\_ChannelStatus\_BASE      (DMAMUX1\_BASE + 0x0080UL)}}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenStatus\_BASE   (DMAMUX1\_BASE + 0x0140UL)}}
\DoxyCodeLine{1043 }
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB2PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB2PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB2PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define GPIOF\_BASE            (AHB2PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define GPIOG\_BASE            (AHB2PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{1052 }
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define ADC1\_BASE             (AHB2PERIPH\_BASE + 0x08000000UL)}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define ADC2\_BASE             (AHB2PERIPH\_BASE + 0x08000100UL)}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define ADC12\_COMMON\_BASE     (AHB2PERIPH\_BASE + 0x08000300UL)}}
\DoxyCodeLine{1056 }
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define DAC\_BASE              (AHB2PERIPH\_BASE + 0x08000800UL)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define DAC1\_BASE             (AHB2PERIPH\_BASE + 0x08000800UL)}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define DAC3\_BASE             (AHB2PERIPH\_BASE + 0x08001000UL)}}
\DoxyCodeLine{1060 }
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define RNG\_BASE              (AHB2PERIPH\_BASE + 0x08060800UL)}}
\DoxyCodeLine{1062 \textcolor{comment}{/* Debug MCU registers base address */}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define DBGMCU\_BASE           (0xE0042000UL)}}
\DoxyCodeLine{1064 }
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define PACKAGE\_BASE          (0x1FFF7500UL)        }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define UID\_BASE              (0x1FFF7590UL)        }}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define FLASHSIZE\_BASE        (0x1FFF75E0UL)        }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define TIM6                ((TIM\_TypeDef *) TIM6\_BASE)}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define TIM7                ((TIM\_TypeDef *) TIM7\_BASE)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define CRS                 ((CRS\_TypeDef *) CRS\_BASE)}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define TAMP                ((TAMP\_TypeDef *) TAMP\_BASE)}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{1083 \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define USART3              ((USART\_TypeDef *) USART3\_BASE)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define UART4               ((USART\_TypeDef *) UART4\_BASE)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define USB                 ((USB\_TypeDef *) USB\_BASE)}}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define FDCAN1              ((FDCAN\_GlobalTypeDef *) FDCAN1\_BASE)}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define FDCAN\_CONFIG        ((FDCAN\_Config\_TypeDef *) FDCAN\_CONFIG\_BASE)}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define LPTIM1              ((LPTIM\_TypeDef *) LPTIM1\_BASE)}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define LPUART1             ((USART\_TypeDef *) LPUART1\_BASE)}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define UCPD1              ((UCPD\_TypeDef *) UCPD1\_BASE)}}
\DoxyCodeLine{1100 }
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define VREFBUF             ((VREFBUF\_TypeDef *) VREFBUF\_BASE)}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define COMP1               ((COMP\_TypeDef *) COMP1\_BASE)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define COMP2               ((COMP\_TypeDef *) COMP2\_BASE)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define COMP3               ((COMP\_TypeDef *) COMP3\_BASE)}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define COMP4               ((COMP\_TypeDef *) COMP4\_BASE)}}
\DoxyCodeLine{1107 }
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define OPAMP               ((OPAMP\_TypeDef *) OPAMP\_BASE)}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define OPAMP1              ((OPAMP\_TypeDef *) OPAMP1\_BASE)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define OPAMP2              ((OPAMP\_TypeDef *) OPAMP2\_BASE)}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define OPAMP3              ((OPAMP\_TypeDef *) OPAMP3\_BASE)}}
\DoxyCodeLine{1112 }
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define TIM8                ((TIM\_TypeDef *) TIM8\_BASE)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define TIM15               ((TIM\_TypeDef *) TIM15\_BASE)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define TIM16               ((TIM\_TypeDef *) TIM16\_BASE)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define TIM17               ((TIM\_TypeDef *) TIM17\_BASE)}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define SAI1                ((SAI\_TypeDef *) SAI1\_BASE)}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define SAI1\_Block\_A        ((SAI\_Block\_TypeDef *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define SAI1\_Block\_B        ((SAI\_Block\_TypeDef *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define DMAMUX1             ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_BASE)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define CORDIC              ((CORDIC\_TypeDef *) CORDIC\_BASE)}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define FMAC                ((FMAC\_TypeDef *) FMAC\_BASE)}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{1132 }
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define GPIOF               ((GPIO\_TypeDef *) GPIOF\_BASE)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define GPIOG               ((GPIO\_TypeDef *) GPIOG\_BASE)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define ADC2                ((ADC\_TypeDef *) ADC2\_BASE)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define ADC12\_COMMON        ((ADC\_Common\_TypeDef *) ADC12\_COMMON\_BASE)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define DAC                 ((DAC\_TypeDef *) DAC\_BASE)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define DAC1                ((DAC\_TypeDef *) DAC1\_BASE)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define DAC3                ((DAC\_TypeDef *) DAC3\_BASE)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define RNG                 ((RNG\_TypeDef *) RNG\_BASE)}}
\DoxyCodeLine{1147 }
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define DMA1\_Channel1       ((DMA\_Channel\_TypeDef *) DMA1\_Channel1\_BASE)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define DMA1\_Channel2       ((DMA\_Channel\_TypeDef *) DMA1\_Channel2\_BASE)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define DMA1\_Channel3       ((DMA\_Channel\_TypeDef *) DMA1\_Channel3\_BASE)}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define DMA1\_Channel4       ((DMA\_Channel\_TypeDef *) DMA1\_Channel4\_BASE)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define DMA1\_Channel5       ((DMA\_Channel\_TypeDef *) DMA1\_Channel5\_BASE)}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define DMA1\_Channel6       ((DMA\_Channel\_TypeDef *) DMA1\_Channel6\_BASE)}}
\DoxyCodeLine{1154 }
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define DMA2\_Channel1       ((DMA\_Channel\_TypeDef *) DMA2\_Channel1\_BASE)}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define DMA2\_Channel2       ((DMA\_Channel\_TypeDef *) DMA2\_Channel2\_BASE)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define DMA2\_Channel3       ((DMA\_Channel\_TypeDef *) DMA2\_Channel3\_BASE)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define DMA2\_Channel4       ((DMA\_Channel\_TypeDef *) DMA2\_Channel4\_BASE)}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define DMA2\_Channel5       ((DMA\_Channel\_TypeDef *) DMA2\_Channel5\_BASE)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define DMA2\_Channel6       ((DMA\_Channel\_TypeDef *) DMA2\_Channel6\_BASE)}}
\DoxyCodeLine{1161 }
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define DMAMUX1\_Channel0    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define DMAMUX1\_Channel1    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define DMAMUX1\_Channel2    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define DMAMUX1\_Channel3    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define DMAMUX1\_Channel4    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define DMAMUX1\_Channel5    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel5\_BASE)}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define DMAMUX1\_Channel6    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel6\_BASE)}}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define DMAMUX1\_Channel7    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel7\_BASE)}}
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define DMAMUX1\_Channel8    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel8\_BASE)}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define DMAMUX1\_Channel9    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel9\_BASE)}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define DMAMUX1\_Channel10   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel10\_BASE)}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define DMAMUX1\_Channel11   ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel11\_BASE)}}
\DoxyCodeLine{1174 }
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator0  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator1  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator2  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator3  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{1179 }
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define DMAMUX1\_ChannelStatus      ((DMAMUX\_ChannelStatus\_TypeDef *) DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenStatus   ((DMAMUX\_RequestGenStatus\_TypeDef *) DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{1182 }
\DoxyCodeLine{1183 }
\DoxyCodeLine{1184 }
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{1186 }
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define LSI\_STARTUP\_TIME 130U }}
\DoxyCodeLine{1208 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1209 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{1210 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1211 }
\DoxyCodeLine{1212 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1213 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1214 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{1215 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1216 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1217 }
\DoxyCodeLine{1218 \textcolor{comment}{/*}}
\DoxyCodeLine{1219 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)}}
\DoxyCodeLine{1220 \textcolor{comment}{ */}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define ADC\_MULTIMODE\_SUPPORT                          }}
\DoxyCodeLine{1223 \textcolor{comment}{/********************  Bit definition for ADC\_ISR register  *******************/}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY\_Pos              (0U)}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY\_Msk              (0x1UL << ADC\_ISR\_ADRDY\_Pos)            }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY                  ADC\_ISR\_ADRDY\_Msk                       }}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP\_Pos              (1U)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP\_Msk              (0x1UL << ADC\_ISR\_EOSMP\_Pos)            }}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP                  ADC\_ISR\_EOSMP\_Msk                       }}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC\_Pos                (2U)}}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC\_Msk                (0x1UL << ADC\_ISR\_EOC\_Pos)              }}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC                    ADC\_ISR\_EOC\_Msk                         }}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS\_Pos                (3U)}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS\_Msk                (0x1UL << ADC\_ISR\_EOS\_Pos)              }}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS                    ADC\_ISR\_EOS\_Msk                         }}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR\_Pos                (4U)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR\_Msk                (0x1UL << ADC\_ISR\_OVR\_Pos)              }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR                    ADC\_ISR\_OVR\_Msk                         }}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC\_Pos               (5U)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC\_Msk               (0x1UL << ADC\_ISR\_JEOC\_Pos)             }}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC                   ADC\_ISR\_JEOC\_Msk                        }}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS\_Pos               (6U)}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS\_Msk               (0x1UL << ADC\_ISR\_JEOS\_Pos)             }}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS                   ADC\_ISR\_JEOS\_Msk                        }}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1\_Pos               (7U)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1\_Msk               (0x1UL << ADC\_ISR\_AWD1\_Pos)             }}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1                   ADC\_ISR\_AWD1\_Msk                        }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2\_Pos               (8U)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2\_Msk               (0x1UL << ADC\_ISR\_AWD2\_Pos)             }}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2                   ADC\_ISR\_AWD2\_Msk                        }}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3\_Pos               (9U)}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3\_Msk               (0x1UL << ADC\_ISR\_AWD3\_Pos)             }}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3                   ADC\_ISR\_AWD3\_Msk                        }}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF\_Pos              (10U)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF\_Msk              (0x1UL << ADC\_ISR\_JQOVF\_Pos)            }}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF                  ADC\_ISR\_JQOVF\_Msk                       }}
\DoxyCodeLine{1258 \textcolor{comment}{/********************  Bit definition for ADC\_IER register  *******************/}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE\_Pos            (0U)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE\_Msk            (0x1UL << ADC\_IER\_ADRDYIE\_Pos)          }}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE                ADC\_IER\_ADRDYIE\_Msk                     }}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE\_Pos            (1U)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE\_Msk            (0x1UL << ADC\_IER\_EOSMPIE\_Pos)          }}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE                ADC\_IER\_EOSMPIE\_Msk                     }}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE\_Pos              (2U)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE\_Msk              (0x1UL << ADC\_IER\_EOCIE\_Pos)            }}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE                  ADC\_IER\_EOCIE\_Msk                       }}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE\_Pos              (3U)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE\_Msk              (0x1UL << ADC\_IER\_EOSIE\_Pos)            }}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE                  ADC\_IER\_EOSIE\_Msk                       }}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE\_Pos              (4U)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE\_Msk              (0x1UL << ADC\_IER\_OVRIE\_Pos)            }}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE                  ADC\_IER\_OVRIE\_Msk                       }}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE\_Pos             (5U)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE\_Msk             (0x1UL << ADC\_IER\_JEOCIE\_Pos)           }}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE                 ADC\_IER\_JEOCIE\_Msk                      }}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE\_Pos             (6U)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE\_Msk             (0x1UL << ADC\_IER\_JEOSIE\_Pos)           }}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE                 ADC\_IER\_JEOSIE\_Msk                      }}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE\_Pos             (7U)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE\_Msk             (0x1UL << ADC\_IER\_AWD1IE\_Pos)           }}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE                 ADC\_IER\_AWD1IE\_Msk                      }}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE\_Pos             (8U)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE\_Msk             (0x1UL << ADC\_IER\_AWD2IE\_Pos)           }}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE                 ADC\_IER\_AWD2IE\_Msk                      }}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE\_Pos             (9U)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE\_Msk             (0x1UL << ADC\_IER\_AWD3IE\_Pos)           }}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE                 ADC\_IER\_AWD3IE\_Msk                      }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE\_Pos            (10U)}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE\_Msk            (0x1UL << ADC\_IER\_JQOVFIE\_Pos)          }}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE                ADC\_IER\_JQOVFIE\_Msk                     }}
\DoxyCodeLine{1293 \textcolor{comment}{/********************  Bit definition for ADC\_CR register  ********************/}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN\_Pos                (0U)}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN\_Msk                (0x1UL << ADC\_CR\_ADEN\_Pos)              }}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN                    ADC\_CR\_ADEN\_Msk                         }}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS\_Pos               (1U)}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS\_Msk               (0x1UL << ADC\_CR\_ADDIS\_Pos)             }}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS                   ADC\_CR\_ADDIS\_Msk                        }}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART\_Pos             (2U)}}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART\_Msk             (0x1UL << ADC\_CR\_ADSTART\_Pos)           }}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART                 ADC\_CR\_ADSTART\_Msk                      }}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART\_Pos            (3U)}}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART\_Msk            (0x1UL << ADC\_CR\_JADSTART\_Pos)          }}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART                ADC\_CR\_JADSTART\_Msk                     }}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP\_Pos               (4U)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP\_Msk               (0x1UL << ADC\_CR\_ADSTP\_Pos)             }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP                   ADC\_CR\_ADSTP\_Msk                        }}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP\_Pos              (5U)}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP\_Msk              (0x1UL << ADC\_CR\_JADSTP\_Pos)            }}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP                  ADC\_CR\_JADSTP\_Msk                       }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN\_Pos            (28U)}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN\_Msk            (0x1UL << ADC\_CR\_ADVREGEN\_Pos)          }}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN                ADC\_CR\_ADVREGEN\_Msk                     }}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD\_Pos             (29U)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD\_Msk             (0x1UL << ADC\_CR\_DEEPPWD\_Pos)           }}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD                 ADC\_CR\_DEEPPWD\_Msk                      }}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF\_Pos            (30U)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF\_Msk            (0x1UL << ADC\_CR\_ADCALDIF\_Pos)          }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF                ADC\_CR\_ADCALDIF\_Msk                     }}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL\_Pos               (31U)}}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL\_Msk               (0x1UL << ADC\_CR\_ADCAL\_Pos)             }}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL                   ADC\_CR\_ADCAL\_Msk                        }}
\DoxyCodeLine{1325 \textcolor{comment}{/********************  Bit definition for ADC\_CFGR register  ******************/}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMAEN\_Pos             (0U)}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMAEN\_Msk             (0x1UL << ADC\_CFGR\_DMAEN\_Pos)           }}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMAEN                 ADC\_CFGR\_DMAEN\_Msk                      }}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMACFG\_Pos            (1U)}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMACFG\_Msk            (0x1UL << ADC\_CFGR\_DMACFG\_Pos)          }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMACFG                ADC\_CFGR\_DMACFG\_Msk                     }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_Pos               (3U)}}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_Msk               (0x3UL << ADC\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES                   ADC\_CFGR\_RES\_Msk                        }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_0                 (0x1UL << ADC\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_1                 (0x2UL << ADC\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_Pos            (5U)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_Msk            (0x1FUL << ADC\_CFGR\_EXTSEL\_Pos)         }}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL                ADC\_CFGR\_EXTSEL\_Msk                     }}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_0              (0x1UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_1              (0x2UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_2              (0x4UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_3              (0x8UL << ADC\_CFGR\_EXTSEL\_Pos)          }}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_4              (0x10UL << ADC\_CFGR\_EXTSEL\_Pos)         }}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_Pos             (10U)}}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_Msk             (0x3UL << ADC\_CFGR\_EXTEN\_Pos)           }}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN                 ADC\_CFGR\_EXTEN\_Msk                      }}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_0               (0x1UL << ADC\_CFGR\_EXTEN\_Pos)           }}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_1               (0x2UL << ADC\_CFGR\_EXTEN\_Pos)           }}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD\_Pos            (12U)}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD\_Msk            (0x1UL << ADC\_CFGR\_OVRMOD\_Pos)          }}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD                ADC\_CFGR\_OVRMOD\_Msk                     }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT\_Pos              (13U)}}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT\_Msk              (0x1UL << ADC\_CFGR\_CONT\_Pos)            }}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT                  ADC\_CFGR\_CONT\_Msk                       }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY\_Pos            (14U)}}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY\_Msk            (0x1UL << ADC\_CFGR\_AUTDLY\_Pos)          }}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY                ADC\_CFGR\_AUTDLY\_Msk                     }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define ADC\_CFGR\_ALIGN\_Pos             (15U)}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define ADC\_CFGR\_ALIGN\_Msk             (0x1UL << ADC\_CFGR\_ALIGN\_Pos)           }}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define ADC\_CFGR\_ALIGN                 ADC\_CFGR\_ALIGN\_Msk                      }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN\_Pos            (16U)}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN\_Msk            (0x1UL << ADC\_CFGR\_DISCEN\_Pos)          }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN                ADC\_CFGR\_DISCEN\_Msk                     }}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_Pos           (17U)}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_Msk           (0x7UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM               ADC\_CFGR\_DISCNUM\_Msk                    }}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_0             (0x1UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_1             (0x2UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_2             (0x4UL << ADC\_CFGR\_DISCNUM\_Pos)         }}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN\_Pos           (20U)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN\_Msk           (0x1UL << ADC\_CFGR\_JDISCEN\_Pos)         }}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN               ADC\_CFGR\_JDISCEN\_Msk                    }}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM\_Pos               (21U)}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM\_Msk               (0x1UL << ADC\_CFGR\_JQM\_Pos)             }}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM                   ADC\_CFGR\_JQM\_Msk                        }}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_Pos           (22U)}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_Msk           (0x1UL << ADC\_CFGR\_AWD1SGL\_Pos)         }}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL               ADC\_CFGR\_AWD1SGL\_Msk                    }}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_Pos            (23U)}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_Msk            (0x1UL << ADC\_CFGR\_AWD1EN\_Pos)          }}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN                ADC\_CFGR\_AWD1EN\_Msk                     }}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_Pos           (24U)}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_Msk           (0x1UL << ADC\_CFGR\_JAWD1EN\_Pos)         }}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN               ADC\_CFGR\_JAWD1EN\_Msk                    }}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO\_Pos             (25U)}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO\_Msk             (0x1UL << ADC\_CFGR\_JAUTO\_Pos)           }}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO                 ADC\_CFGR\_JAUTO\_Msk                      }}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_Pos            (26U)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_Msk            (0x1FUL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH                ADC\_CFGR\_AWD1CH\_Msk                     }}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_0              (0x01UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_1              (0x02UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_2              (0x04UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_3              (0x08UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_4              (0x10UL << ADC\_CFGR\_AWD1CH\_Pos)         }}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS\_Pos             (31U)}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS\_Msk             (0x1UL << ADC\_CFGR\_JQDIS\_Pos)           }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS                 ADC\_CFGR\_JQDIS\_Msk                      }}
\DoxyCodeLine{1409 \textcolor{comment}{/********************  Bit definition for ADC\_CFGR2 register  *****************/}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE\_Pos            (0U)}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE\_Msk            (0x1UL << ADC\_CFGR2\_ROVSE\_Pos)          }}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE                ADC\_CFGR2\_ROVSE\_Msk                     }}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE\_Pos            (1U)}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE\_Msk            (0x1UL << ADC\_CFGR2\_JOVSE\_Pos)          }}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE                ADC\_CFGR2\_JOVSE\_Msk                     }}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_Pos             (2U)}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_Msk             (0x7UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR                 ADC\_CFGR2\_OVSR\_Msk                      }}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_0               (0x1UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_1               (0x2UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_2               (0x4UL << ADC\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_Pos             (5U)}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_Msk             (0xFUL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS                 ADC\_CFGR2\_OVSS\_Msk                      }}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_0               (0x1UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_1               (0x2UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_2               (0x4UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_3               (0x8UL << ADC\_CFGR2\_OVSS\_Pos)           }}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS\_Pos            (9U)}}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS\_Msk            (0x1UL << ADC\_CFGR2\_TROVS\_Pos)          }}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS                ADC\_CFGR2\_TROVS\_Msk                     }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM\_Pos            (10U)}}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM\_Msk            (0x1UL << ADC\_CFGR2\_ROVSM\_Pos)          }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM                ADC\_CFGR2\_ROVSM\_Msk                     }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define ADC\_CFGR2\_GCOMP\_Pos            (16U)}}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define ADC\_CFGR2\_GCOMP\_Msk            (0x1UL << ADC\_CFGR2\_GCOMP\_Pos)          }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define ADC\_CFGR2\_GCOMP                ADC\_CFGR2\_GCOMP\_Msk                     }}
\DoxyCodeLine{1443 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SWTRIG\_Pos           (25U)}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SWTRIG\_Msk           (0x1UL << ADC\_CFGR2\_SWTRIG\_Pos)         }}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SWTRIG               ADC\_CFGR2\_SWTRIG\_Msk                    }}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define ADC\_CFGR2\_BULB\_Pos             (26U)}}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define ADC\_CFGR2\_BULB\_Msk             (0x1UL << ADC\_CFGR2\_BULB\_Pos)           }}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define ADC\_CFGR2\_BULB                 ADC\_CFGR2\_BULB\_Msk                      }}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SMPTRIG\_Pos          (27U)}}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SMPTRIG\_Msk          (0x1UL << ADC\_CFGR2\_SMPTRIG\_Pos)        }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define ADC\_CFGR2\_SMPTRIG              ADC\_CFGR2\_SMPTRIG\_Msk                   }}
\DoxyCodeLine{1453 \textcolor{comment}{/********************  Bit definition for ADC\_SMPR1 register  *****************/}}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_Pos             (0U)}}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_Msk             (0x7UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0                 ADC\_SMPR1\_SMP0\_Msk                      }}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_0               (0x1UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_1               (0x2UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_2               (0x4UL << ADC\_SMPR1\_SMP0\_Pos)           }}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_Pos             (3U)}}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_Msk             (0x7UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1                 ADC\_SMPR1\_SMP1\_Msk                      }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_0               (0x1UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_1               (0x2UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_2               (0x4UL << ADC\_SMPR1\_SMP1\_Pos)           }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_Pos             (6U)}}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_Msk             (0x7UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2                 ADC\_SMPR1\_SMP2\_Msk                      }}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_0               (0x1UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_1               (0x2UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_2               (0x4UL << ADC\_SMPR1\_SMP2\_Pos)           }}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_Pos             (9U)}}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_Msk             (0x7UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3                 ADC\_SMPR1\_SMP3\_Msk                      }}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_0               (0x1UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_1               (0x2UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_2               (0x4UL << ADC\_SMPR1\_SMP3\_Pos)           }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_Pos             (12U)}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_Msk             (0x7UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4                 ADC\_SMPR1\_SMP4\_Msk                      }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_0               (0x1UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_1               (0x2UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_2               (0x4UL << ADC\_SMPR1\_SMP4\_Pos)           }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_Pos             (15U)}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_Msk             (0x7UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5                 ADC\_SMPR1\_SMP5\_Msk                      }}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_0               (0x1UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_1               (0x2UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_2               (0x4UL << ADC\_SMPR1\_SMP5\_Pos)           }}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_Pos             (18U)}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_Msk             (0x7UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6                 ADC\_SMPR1\_SMP6\_Msk                      }}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_0               (0x1UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1500 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_1               (0x2UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_2               (0x4UL << ADC\_SMPR1\_SMP6\_Pos)           }}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_Pos             (21U)}}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_Msk             (0x7UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7                 ADC\_SMPR1\_SMP7\_Msk                      }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_0               (0x1UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_1               (0x2UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_2               (0x4UL << ADC\_SMPR1\_SMP7\_Pos)           }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_Pos             (24U)}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_Msk             (0x7UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8                 ADC\_SMPR1\_SMP8\_Msk                      }}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_0               (0x1UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_1               (0x2UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_2               (0x4UL << ADC\_SMPR1\_SMP8\_Pos)           }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_Pos             (27U)}}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_Msk             (0x7UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9                 ADC\_SMPR1\_SMP9\_Msk                      }}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_0               (0x1UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_1               (0x2UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1522 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_2               (0x4UL << ADC\_SMPR1\_SMP9\_Pos)           }}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMPPLUS\_Pos          (31U)}}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMPPLUS\_Msk          (0x1UL << ADC\_SMPR1\_SMPPLUS\_Pos)        }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMPPLUS              ADC\_SMPR1\_SMPPLUS\_Msk                   }}
\DoxyCodeLine{1528 \textcolor{comment}{/********************  Bit definition for ADC\_SMPR2 register  *****************/}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_Pos            (0U)}}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_Msk            (0x7UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10                ADC\_SMPR2\_SMP10\_Msk                     }}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_0              (0x1UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_1              (0x2UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_2              (0x4UL << ADC\_SMPR2\_SMP10\_Pos)          }}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_Pos            (3U)}}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_Msk            (0x7UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11                ADC\_SMPR2\_SMP11\_Msk                     }}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_0              (0x1UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_1              (0x2UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_2              (0x4UL << ADC\_SMPR2\_SMP11\_Pos)          }}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_Pos            (6U)}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_Msk            (0x7UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12                ADC\_SMPR2\_SMP12\_Msk                     }}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_0              (0x1UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_1              (0x2UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_2              (0x4UL << ADC\_SMPR2\_SMP12\_Pos)          }}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_Pos            (9U)}}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_Msk            (0x7UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13                ADC\_SMPR2\_SMP13\_Msk                     }}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_0              (0x1UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_1              (0x2UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_2              (0x4UL << ADC\_SMPR2\_SMP13\_Pos)          }}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_Pos            (12U)}}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_Msk            (0x7UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14                ADC\_SMPR2\_SMP14\_Msk                     }}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_0              (0x1UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_1              (0x2UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_2              (0x4UL << ADC\_SMPR2\_SMP14\_Pos)          }}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_Pos            (15U)}}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_Msk            (0x7UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1566 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15                ADC\_SMPR2\_SMP15\_Msk                     }}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_0              (0x1UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_1              (0x2UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_2              (0x4UL << ADC\_SMPR2\_SMP15\_Pos)          }}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_Pos            (18U)}}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_Msk            (0x7UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16                ADC\_SMPR2\_SMP16\_Msk                     }}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_0              (0x1UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_1              (0x2UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_2              (0x4UL << ADC\_SMPR2\_SMP16\_Pos)          }}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_Pos            (21U)}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_Msk            (0x7UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17                ADC\_SMPR2\_SMP17\_Msk                     }}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_0              (0x1UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1582 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_1              (0x2UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_2              (0x4UL << ADC\_SMPR2\_SMP17\_Pos)          }}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_Pos            (24U)}}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_Msk            (0x7UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18                ADC\_SMPR2\_SMP18\_Msk                     }}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_0              (0x1UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_1              (0x2UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_2              (0x4UL << ADC\_SMPR2\_SMP18\_Pos)          }}
\DoxyCodeLine{1592 \textcolor{comment}{/********************  Bit definition for ADC\_TR1 register  *******************/}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define ADC\_TR1\_LT1\_Pos                (0U)}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define ADC\_TR1\_LT1\_Msk                (0xFFFUL << ADC\_TR1\_LT1\_Pos)            }}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define ADC\_TR1\_LT1                    ADC\_TR1\_LT1\_Msk                         }}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_Pos            (12U)}}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_Msk            (0x7UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT                ADC\_TR1\_AWDFILT\_Msk                     }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_0              (0x1UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_1              (0x2UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define ADC\_TR1\_AWDFILT\_2              (0x4UL << ADC\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1\_Pos                (16U)}}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1\_Msk                (0xFFFUL << ADC\_TR1\_HT1\_Pos)            }}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define ADC\_TR1\_HT1                    ADC\_TR1\_HT1\_Msk                         }}
\DoxyCodeLine{1608 \textcolor{comment}{/********************  Bit definition for ADC\_TR2 register  *******************/}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define ADC\_TR2\_LT2\_Pos                (0U)}}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define ADC\_TR2\_LT2\_Msk                (0xFFUL << ADC\_TR2\_LT2\_Pos)             }}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define ADC\_TR2\_LT2                    ADC\_TR2\_LT2\_Msk                         }}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define ADC\_TR2\_HT2\_Pos                (16U)}}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define ADC\_TR2\_HT2\_Msk                (0xFFUL << ADC\_TR2\_HT2\_Pos)             }}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define ADC\_TR2\_HT2                    ADC\_TR2\_HT2\_Msk                         }}
\DoxyCodeLine{1617 \textcolor{comment}{/********************  Bit definition for ADC\_TR3 register  *******************/}}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define ADC\_TR3\_LT3\_Pos                (0U)}}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define ADC\_TR3\_LT3\_Msk                (0xFFUL << ADC\_TR3\_LT3\_Pos)             }}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define ADC\_TR3\_LT3                    ADC\_TR3\_LT3\_Msk                         }}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define ADC\_TR3\_HT3\_Pos                (16U)}}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define ADC\_TR3\_HT3\_Msk                (0xFFUL << ADC\_TR3\_HT3\_Pos)             }}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define ADC\_TR3\_HT3                    ADC\_TR3\_HT3\_Msk                         }}
\DoxyCodeLine{1626 \textcolor{comment}{/********************  Bit definition for ADC\_SQR1 register  ******************/}}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Pos                 (0U)}}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Msk                 (0xFUL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define ADC\_SQR1\_L                     ADC\_SQR1\_L\_Msk                          }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_0                   (0x1UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_1                   (0x2UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1632 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_2                   (0x4UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_3                   (0x8UL << ADC\_SQR1\_L\_Pos)               }}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_Pos               (6U)}}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_Msk               (0x1FUL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1                   ADC\_SQR1\_SQ1\_Msk                        }}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_0                 (0x01UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_1                 (0x02UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_2                 (0x04UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_3                 (0x08UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_4                 (0x10UL << ADC\_SQR1\_SQ1\_Pos)            }}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_Pos               (12U)}}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_Msk               (0x1FUL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2                   ADC\_SQR1\_SQ2\_Msk                        }}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_0                 (0x01UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_1                 (0x02UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_2                 (0x04UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_3                 (0x08UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_4                 (0x10UL << ADC\_SQR1\_SQ2\_Pos)            }}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_Pos               (18U)}}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_Msk               (0x1FUL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3                   ADC\_SQR1\_SQ3\_Msk                        }}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_0                 (0x01UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_1                 (0x02UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_2                 (0x04UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_3                 (0x08UL << ADC\_SQR1\_SQ3\_Pos)            }}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_4                 (0x10UL<< ADC\_SQR1\_SQ3\_Pos)             }}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_Pos               (24U)}}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_Msk               (0x1FUL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4                   ADC\_SQR1\_SQ4\_Msk                        }}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_0                 (0x01UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_1                 (0x02UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_2                 (0x04UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_3                 (0x08UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_4                 (0x10UL << ADC\_SQR1\_SQ4\_Pos)            }}
\DoxyCodeLine{1671 \textcolor{comment}{/********************  Bit definition for ADC\_SQR2 register  ******************/}}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_Pos               (0U)}}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_Msk               (0x1FUL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5                   ADC\_SQR2\_SQ5\_Msk                        }}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_0                 (0x01UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_1                 (0x02UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_2                 (0x04UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_3                 (0x08UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_4                 (0x10UL << ADC\_SQR2\_SQ5\_Pos)            }}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_Pos               (6U)}}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_Msk               (0x1FUL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6                   ADC\_SQR2\_SQ6\_Msk                        }}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_0                 (0x01UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_1                 (0x02UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_2                 (0x04UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_3                 (0x08UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_4                 (0x10UL << ADC\_SQR2\_SQ6\_Pos)            }}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Pos               (12U)}}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Msk               (0x1FUL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7                   ADC\_SQR2\_SQ7\_Msk                        }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_0                 (0x01UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_1                 (0x02UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_2                 (0x04UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_3                 (0x08UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_4                 (0x10UL << ADC\_SQR2\_SQ7\_Pos)            }}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Pos               (18U)}}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Msk               (0x1FUL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8                   ADC\_SQR2\_SQ8\_Msk                        }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_0                 (0x01UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_1                 (0x02UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_2                 (0x04UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_3                 (0x08UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_4                 (0x10UL << ADC\_SQR2\_SQ8\_Pos)            }}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Pos               (24U)}}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Msk               (0x1FUL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9                   ADC\_SQR2\_SQ9\_Msk                        }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_0                 (0x01UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_1                 (0x02UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_2                 (0x04UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_3                 (0x08UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_4                 (0x10UL << ADC\_SQR2\_SQ9\_Pos)            }}
\DoxyCodeLine{1717 \textcolor{comment}{/********************  Bit definition for ADC\_SQR3 register  ******************/}}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_Pos              (0U)}}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_Msk              (0x1FUL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10                  ADC\_SQR3\_SQ10\_Msk                       }}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_0                (0x01UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_1                (0x02UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_2                (0x04UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_3                (0x08UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_4                (0x10UL << ADC\_SQR3\_SQ10\_Pos)           }}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_Pos              (6U)}}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_Msk              (0x1FUL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11                  ADC\_SQR3\_SQ11\_Msk                       }}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_0                (0x01UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_1                (0x02UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{1732 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_2                (0x04UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_3                (0x08UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_4                (0x10UL << ADC\_SQR3\_SQ11\_Pos)           }}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_Pos              (12U)}}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_Msk              (0x1FUL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12                  ADC\_SQR3\_SQ12\_Msk                       }}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_0                (0x01UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_1                (0x02UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_2                (0x04UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_3                (0x08UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_4                (0x10UL << ADC\_SQR3\_SQ12\_Pos)           }}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_Pos              (18U)}}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_Msk              (0x1FUL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13                  ADC\_SQR3\_SQ13\_Msk                       }}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_0                (0x01UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_1                (0x02UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_2                (0x04UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_3                (0x08UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_4                (0x10UL << ADC\_SQR3\_SQ13\_Pos)           }}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_Pos              (24U)}}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_Msk              (0x1FUL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14                  ADC\_SQR3\_SQ14\_Msk                       }}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_0                (0x01UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_1                (0x02UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_2                (0x04UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_3                (0x08UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_4                (0x10UL << ADC\_SQR3\_SQ14\_Pos)           }}
\DoxyCodeLine{1763 \textcolor{comment}{/********************  Bit definition for ADC\_SQR4 register  ******************/}}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_Pos              (0U)}}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_Msk              (0x1FUL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15                  ADC\_SQR4\_SQ15\_Msk                       }}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_0                (0x01UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_1                (0x02UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_2                (0x04UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_3                (0x08UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_4                (0x10UL << ADC\_SQR4\_SQ15\_Pos)           }}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_Pos              (6U)}}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_Msk              (0x1FUL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16                  ADC\_SQR4\_SQ16\_Msk                       }}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_0                (0x01UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_1                (0x02UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_2                (0x04UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_3                (0x08UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_4                (0x10UL << ADC\_SQR4\_SQ16\_Pos)           }}
\DoxyCodeLine{1782 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA\_Pos               (0U)}}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA\_Msk               (0xFFFFUL << ADC\_DR\_RDATA\_Pos)          }}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA                   ADC\_DR\_RDATA\_Msk                        }}
\DoxyCodeLine{1787 \textcolor{comment}{/********************  Bit definition for ADC\_JSQR register  ******************/}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Pos                (0U)}}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Msk                (0x3UL << ADC\_JSQR\_JL\_Pos)              }}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL                    ADC\_JSQR\_JL\_Msk                         }}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_0                  (0x1UL << ADC\_JSQR\_JL\_Pos)              }}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_1                  (0x2UL << ADC\_JSQR\_JL\_Pos)              }}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_Pos           (2U)}}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_Msk           (0x1FUL << ADC\_JSQR\_JEXTSEL\_Pos)        }}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL               ADC\_JSQR\_JEXTSEL\_Msk                    }}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_0             (0x1UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_1             (0x2UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_2             (0x4UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_3             (0x8UL << ADC\_JSQR\_JEXTSEL\_Pos)         }}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_4             (0x10UL << ADC\_JSQR\_JEXTSEL\_Pos)        }}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_Pos            (7U)}}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_Msk            (0x3UL << ADC\_JSQR\_JEXTEN\_Pos)          }}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN                ADC\_JSQR\_JEXTEN\_Msk                     }}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_0              (0x1UL << ADC\_JSQR\_JEXTEN\_Pos)          }}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_1              (0x2UL << ADC\_JSQR\_JEXTEN\_Pos)          }}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Pos              (9U)}}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Msk              (0x1FUL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1                  ADC\_JSQR\_JSQ1\_Msk                       }}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_0                (0x01UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_1                (0x02UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_2                (0x04UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_3                (0x08UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_4                (0x10UL << ADC\_JSQR\_JSQ1\_Pos)           }}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Pos              (15U)}}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Msk              (0x1FUL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2                  ADC\_JSQR\_JSQ2\_Msk                       }}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_0                (0x01UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_1                (0x02UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_2                (0x04UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_3                (0x08UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_4                (0x10UL << ADC\_JSQR\_JSQ2\_Pos)           }}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Pos              (21U)}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Msk              (0x1FUL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3                  ADC\_JSQR\_JSQ3\_Msk                       }}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_0                (0x01UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_1                (0x02UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_2                (0x04UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_3                (0x08UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_4                (0x10UL << ADC\_JSQR\_JSQ3\_Pos)           }}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Pos              (27U)}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Msk              (0x1FUL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4                  ADC\_JSQR\_JSQ4\_Msk                       }}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_0                (0x01UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_1                (0x02UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_2                (0x04UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_3                (0x08UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_4                (0x10UL << ADC\_JSQR\_JSQ4\_Pos)           }}
\DoxyCodeLine{1845 \textcolor{comment}{/********************  Bit definition for ADC\_OFR1 register  ******************/}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_Pos           (0U)}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_Msk           (0xFFFUL << ADC\_OFR1\_OFFSET1\_Pos)       }}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1               ADC\_OFR1\_OFFSET1\_Msk                    }}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR1\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSETPOS             ADC\_OFR1\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define ADC\_OFR1\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define ADC\_OFR1\_SATEN\_Msk             (0x1UL << ADC\_OFR1\_SATEN\_Pos)           }}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define ADC\_OFR1\_SATEN                 ADC\_OFR1\_SATEN\_Msk                      }}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_Pos        (26U)}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_Msk        (0x1FUL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH            ADC\_OFR1\_OFFSET1\_CH\_Msk                 }}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_0          (0x01UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_1          (0x02UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_2          (0x04UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_3          (0x08UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_4          (0x10UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)     }}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_EN\_Pos        (31U)}}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_EN\_Msk        (0x1UL << ADC\_OFR1\_OFFSET1\_EN\_Pos)      }}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_EN            ADC\_OFR1\_OFFSET1\_EN\_Msk                 }}
\DoxyCodeLine{1870 \textcolor{comment}{/********************  Bit definition for ADC\_OFR2 register  ******************/}}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_Pos           (0U)}}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_Msk           (0xFFFUL << ADC\_OFR2\_OFFSET2\_Pos)       }}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2               ADC\_OFR2\_OFFSET2\_Msk                    }}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR2\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSETPOS             ADC\_OFR2\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define ADC\_OFR2\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define ADC\_OFR2\_SATEN\_Msk             (0x1UL << ADC\_OFR2\_SATEN\_Pos)           }}
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define ADC\_OFR2\_SATEN                 ADC\_OFR2\_SATEN\_Msk                      }}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_Pos        (26U)}}
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_Msk        (0x1FUL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH            ADC\_OFR2\_OFFSET2\_CH\_Msk                 }}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_0          (0x01UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_1          (0x02UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_2          (0x04UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_3          (0x08UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_4          (0x10UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)     }}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_EN\_Pos        (31U)}}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_EN\_Msk        (0x1UL << ADC\_OFR2\_OFFSET2\_EN\_Pos)      }}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_EN            ADC\_OFR2\_OFFSET2\_EN\_Msk                 }}
\DoxyCodeLine{1895 \textcolor{comment}{/********************  Bit definition for ADC\_OFR3 register  ******************/}}
\DoxyCodeLine{1896 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_Pos           (0U)}}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_Msk           (0xFFFUL << ADC\_OFR3\_OFFSET3\_Pos)       }}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3               ADC\_OFR3\_OFFSET3\_Msk                    }}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR3\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSETPOS             ADC\_OFR3\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define ADC\_OFR3\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#define ADC\_OFR3\_SATEN\_Msk             (0x1UL << ADC\_OFR3\_SATEN\_Pos)           }}
\DoxyCodeLine{1905 \textcolor{preprocessor}{\#define ADC\_OFR3\_SATEN                 ADC\_OFR3\_SATEN\_Msk                      }}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_Pos        (26U)}}
\DoxyCodeLine{1908 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_Msk        (0x1FUL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH            ADC\_OFR3\_OFFSET3\_CH\_Msk                 }}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_0          (0x01UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{1911 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_1          (0x02UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_2          (0x04UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_3          (0x08UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{1914 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_4          (0x10UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)     }}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_EN\_Pos        (31U)}}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_EN\_Msk        (0x1UL << ADC\_OFR3\_OFFSET3\_EN\_Pos)      }}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_EN            ADC\_OFR3\_OFFSET3\_EN\_Msk                 }}
\DoxyCodeLine{1920 \textcolor{comment}{/********************  Bit definition for ADC\_OFR4 register  ******************/}}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_Pos           (0U)}}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_Msk           (0xFFFUL << ADC\_OFR4\_OFFSET4\_Pos)       }}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4               ADC\_OFR4\_OFFSET4\_Msk                    }}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSETPOS\_Msk         (0x1UL << ADC\_OFR4\_OFFSETPOS\_Pos)       }}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSETPOS             ADC\_OFR4\_OFFSETPOS\_Msk                  }}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define ADC\_OFR4\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define ADC\_OFR4\_SATEN\_Msk             (0x1UL << ADC\_OFR4\_SATEN\_Pos)           }}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define ADC\_OFR4\_SATEN                 ADC\_OFR4\_SATEN\_Msk                      }}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_Pos        (26U)}}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_Msk        (0x1FUL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH            ADC\_OFR4\_OFFSET4\_CH\_Msk                 }}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_0          (0x01UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_1          (0x02UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_2          (0x04UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_3          (0x08UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_4          (0x10UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)     }}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_EN\_Pos        (31U)}}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_EN\_Msk        (0x1UL << ADC\_OFR4\_OFFSET4\_EN\_Pos)      }}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_EN            ADC\_OFR4\_OFFSET4\_EN\_Msk                 }}
\DoxyCodeLine{1945 \textcolor{comment}{/********************  Bit definition for ADC\_JDR1 register  ******************/}}
\DoxyCodeLine{1946 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR1\_JDATA\_Pos)        }}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA                 ADC\_JDR1\_JDATA\_Msk                      }}
\DoxyCodeLine{1950 \textcolor{comment}{/********************  Bit definition for ADC\_JDR2 register  ******************/}}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR2\_JDATA\_Pos)        }}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA                 ADC\_JDR2\_JDATA\_Msk                      }}
\DoxyCodeLine{1955 \textcolor{comment}{/********************  Bit definition for ADC\_JDR3 register  ******************/}}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR3\_JDATA\_Pos)        }}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA                 ADC\_JDR3\_JDATA\_Msk                      }}
\DoxyCodeLine{1960 \textcolor{comment}{/********************  Bit definition for ADC\_JDR4 register  ******************/}}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Pos             (0U)}}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Msk             (0xFFFFUL << ADC\_JDR4\_JDATA\_Pos)        }}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA                 ADC\_JDR4\_JDATA\_Msk                      }}
\DoxyCodeLine{1965 \textcolor{comment}{/********************  Bit definition for ADC\_AWD2CR register  ****************/}}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_Pos          (0U)}}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_Msk          (0x7FFFFUL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH              ADC\_AWD2CR\_AWD2CH\_Msk                   }}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_0            (0x00001UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_1            (0x00002UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_2            (0x00004UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_3            (0x00008UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_4            (0x00010UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1974 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_5            (0x00020UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_6            (0x00040UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_7            (0x00080UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_8            (0x00100UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_9            (0x00200UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1979 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_10           (0x00400UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_11           (0x00800UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_12           (0x01000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_13           (0x02000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_14           (0x04000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_15           (0x08000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_16           (0x10000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_17           (0x20000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_18           (0x40000UL << ADC\_AWD2CR\_AWD2CH\_Pos)    }}
\DoxyCodeLine{1989 \textcolor{comment}{/********************  Bit definition for ADC\_AWD3CR register  ****************/}}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_Pos          (0U)}}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_Msk          (0x7FFFFUL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH              ADC\_AWD3CR\_AWD3CH\_Msk                   }}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_0            (0x00001UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_1            (0x00002UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_2            (0x00004UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_3            (0x00008UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_4            (0x00010UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_5            (0x00020UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_6            (0x00040UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_7            (0x00080UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_8            (0x00100UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_9            (0x00200UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_10           (0x00400UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_11           (0x00800UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_12           (0x01000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_13           (0x02000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_14           (0x04000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_15           (0x08000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_16           (0x10000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2010 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_17           (0x20000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_18           (0x40000UL << ADC\_AWD3CR\_AWD3CH\_Pos)    }}
\DoxyCodeLine{2013 \textcolor{comment}{/********************  Bit definition for ADC\_DIFSEL register  ****************/}}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_Pos          (0U)}}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_Msk          (0x7FFFFUL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL              ADC\_DIFSEL\_DIFSEL\_Msk                   }}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_0            (0x00001UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_1            (0x00002UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_2            (0x00004UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_3            (0x00008UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_4            (0x00010UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_5            (0x00020UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_6            (0x00040UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2024 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_7            (0x00080UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_8            (0x00100UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2026 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_9            (0x00200UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_10           (0x00400UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2028 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_11           (0x00800UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_12           (0x01000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_13           (0x02000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_14           (0x04000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_15           (0x08000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_16           (0x10000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2034 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_17           (0x20000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_18           (0x40000UL << ADC\_DIFSEL\_DIFSEL\_Pos)    }}
\DoxyCodeLine{2037 \textcolor{comment}{/********************  Bit definition for ADC\_CALFACT register  ***************/}}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_Pos      (0U)}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_Msk      (0x7FUL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S          ADC\_CALFACT\_CALFACT\_S\_Msk               }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_0        (0x01UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_1        (0x02UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_2        (0x04UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_3        (0x08UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_4        (0x10UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_5        (0x20UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_6        (0x40UL << ADC\_CALFACT\_CALFACT\_S\_Pos)   }}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_Pos      (16U)}}
\DoxyCodeLine{2050 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_Msk      (0x7FUL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2051 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D          ADC\_CALFACT\_CALFACT\_D\_Msk               }}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_0        (0x01UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_1        (0x02UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_2        (0x04UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_3        (0x08UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_4        (0x10UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_5        (0x20UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_6        (0x40UL << ADC\_CALFACT\_CALFACT\_D\_Pos)   }}
\DoxyCodeLine{2060 \textcolor{comment}{/********************  Bit definition for ADC\_GCOMP register  *****************/}}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define ADC\_GCOMP\_GCOMPCOEFF\_Pos       (0U)}}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define ADC\_GCOMP\_GCOMPCOEFF\_Msk       (0x3FFFUL << ADC\_GCOMP\_GCOMPCOEFF\_Pos)  }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define ADC\_GCOMP\_GCOMPCOEFF           ADC\_GCOMP\_GCOMPCOEFF\_Msk                }}
\DoxyCodeLine{2065 \textcolor{comment}{/*************************  ADC Common registers  *****************************/}}
\DoxyCodeLine{2066 \textcolor{comment}{/********************  Bit definition for ADC\_CSR register  *******************/}}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST\_Pos          (0U)}}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST\_Msk          (0x1UL << ADC\_CSR\_ADRDY\_MST\_Pos)        }}
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST              ADC\_CSR\_ADRDY\_MST\_Msk                   }}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST\_Pos          (1U)}}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST\_Msk          (0x1UL << ADC\_CSR\_EOSMP\_MST\_Pos)        }}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST              ADC\_CSR\_EOSMP\_MST\_Msk                   }}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST\_Pos            (2U)}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST\_Msk            (0x1UL << ADC\_CSR\_EOC\_MST\_Pos)          }}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST                ADC\_CSR\_EOC\_MST\_Msk                     }}
\DoxyCodeLine{2076 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST\_Pos            (3U)}}
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST\_Msk            (0x1UL << ADC\_CSR\_EOS\_MST\_Pos)          }}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST                ADC\_CSR\_EOS\_MST\_Msk                     }}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST\_Pos            (4U)}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST\_Msk            (0x1UL << ADC\_CSR\_OVR\_MST\_Pos)          }}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST                ADC\_CSR\_OVR\_MST\_Msk                     }}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST\_Pos           (5U)}}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST\_Msk           (0x1UL << ADC\_CSR\_JEOC\_MST\_Pos)         }}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST               ADC\_CSR\_JEOC\_MST\_Msk                    }}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST\_Pos           (6U)}}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST\_Msk           (0x1UL << ADC\_CSR\_JEOS\_MST\_Pos)         }}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST               ADC\_CSR\_JEOS\_MST\_Msk                    }}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST\_Pos           (7U)}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST\_Msk           (0x1UL << ADC\_CSR\_AWD1\_MST\_Pos)         }}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST               ADC\_CSR\_AWD1\_MST\_Msk                    }}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST\_Pos           (8U)}}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST\_Msk           (0x1UL << ADC\_CSR\_AWD2\_MST\_Pos)         }}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST               ADC\_CSR\_AWD2\_MST\_Msk                    }}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST\_Pos           (9U)}}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST\_Msk           (0x1UL << ADC\_CSR\_AWD3\_MST\_Pos)         }}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST               ADC\_CSR\_AWD3\_MST\_Msk                    }}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST\_Pos          (10U)}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST\_Msk          (0x1UL << ADC\_CSR\_JQOVF\_MST\_Pos)        }}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST              ADC\_CSR\_JQOVF\_MST\_Msk                   }}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV\_Pos          (16U)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV\_Msk          (0x1UL << ADC\_CSR\_ADRDY\_SLV\_Pos)        }}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV              ADC\_CSR\_ADRDY\_SLV\_Msk                   }}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV\_Pos          (17U)}}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV\_Msk          (0x1UL << ADC\_CSR\_EOSMP\_SLV\_Pos)        }}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV              ADC\_CSR\_EOSMP\_SLV\_Msk                   }}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV\_Pos            (18U)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV\_Msk            (0x1UL << ADC\_CSR\_EOC\_SLV\_Pos)          }}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV                ADC\_CSR\_EOC\_SLV\_Msk                     }}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV\_Pos            (19U)}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV\_Msk            (0x1UL << ADC\_CSR\_EOS\_SLV\_Pos)          }}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV                ADC\_CSR\_EOS\_SLV\_Msk                     }}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV\_Pos            (20U)}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV\_Msk            (0x1UL << ADC\_CSR\_OVR\_SLV\_Pos)          }}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV                ADC\_CSR\_OVR\_SLV\_Msk                     }}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV\_Pos           (21U)}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV\_Msk           (0x1UL << ADC\_CSR\_JEOC\_SLV\_Pos)         }}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV               ADC\_CSR\_JEOC\_SLV\_Msk                    }}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV\_Pos           (22U)}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV\_Msk           (0x1UL << ADC\_CSR\_JEOS\_SLV\_Pos)         }}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV               ADC\_CSR\_JEOS\_SLV\_Msk                    }}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV\_Pos           (23U)}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV\_Msk           (0x1UL << ADC\_CSR\_AWD1\_SLV\_Pos)         }}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV               ADC\_CSR\_AWD1\_SLV\_Msk                    }}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV\_Pos           (24U)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV\_Msk           (0x1UL << ADC\_CSR\_AWD2\_SLV\_Pos)         }}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV               ADC\_CSR\_AWD2\_SLV\_Msk                    }}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV\_Pos           (25U)}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV\_Msk           (0x1UL << ADC\_CSR\_AWD3\_SLV\_Pos)         }}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV               ADC\_CSR\_AWD3\_SLV\_Msk                    }}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV\_Pos          (26U)}}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV\_Msk          (0x1UL << ADC\_CSR\_JQOVF\_SLV\_Pos)        }}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV              ADC\_CSR\_JQOVF\_SLV\_Msk                   }}
\DoxyCodeLine{2135 \textcolor{comment}{/********************  Bit definition for ADC\_CCR register  *******************/}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_Pos               (0U)}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_Msk               (0x1FUL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL                   ADC\_CCR\_DUAL\_Msk                        }}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_0                 (0x01UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_1                 (0x02UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_2                 (0x04UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_3                 (0x08UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_4                 (0x10UL << ADC\_CCR\_DUAL\_Pos)            }}
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Pos              (8U)}}
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Msk              (0xFUL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2147 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY                  ADC\_CCR\_DELAY\_Msk                       }}
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_0                (0x1UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_1                (0x2UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_2                (0x4UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_3                (0x8UL << ADC\_CCR\_DELAY\_Pos)            }}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define ADC\_CCR\_DMACFG\_Pos             (13U)}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define ADC\_CCR\_DMACFG\_Msk             (0x1UL << ADC\_CCR\_DMACFG\_Pos)           }}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define ADC\_CCR\_DMACFG                 ADC\_CCR\_DMACFG\_Msk                      }}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_Pos               (14U)}}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_Msk               (0x3UL << ADC\_CCR\_MDMA\_Pos)             }}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA                   ADC\_CCR\_MDMA\_Msk                        }}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_0                 (0x1UL << ADC\_CCR\_MDMA\_Pos)             }}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define ADC\_CCR\_MDMA\_1                 (0x2UL << ADC\_CCR\_MDMA\_Pos)             }}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_Pos             (16U)}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_Msk             (0x3UL << ADC\_CCR\_CKMODE\_Pos)           }}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE                 ADC\_CCR\_CKMODE\_Msk                      }}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_0               (0x1UL << ADC\_CCR\_CKMODE\_Pos)           }}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_1               (0x2UL << ADC\_CCR\_CKMODE\_Pos)           }}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_Pos              (18U)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_Msk              (0xFUL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC                  ADC\_CCR\_PRESC\_Msk                       }}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_0                (0x1UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_1                (0x2UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_2                (0x4UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_3                (0x8UL << ADC\_CCR\_PRESC\_Pos)            }}
\DoxyCodeLine{2177 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN\_Pos             (22U)}}
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN\_Msk             (0x1UL << ADC\_CCR\_VREFEN\_Pos)           }}
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN                 ADC\_CCR\_VREFEN\_Msk                      }}
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#define ADC\_CCR\_VSENSESEL\_Pos          (23U)}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define ADC\_CCR\_VSENSESEL\_Msk          (0x1UL << ADC\_CCR\_VSENSESEL\_Pos)        }}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define ADC\_CCR\_VSENSESEL              ADC\_CCR\_VSENSESEL\_Msk                   }}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATSEL\_Pos            (24U)}}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATSEL\_Msk            (0x1UL << ADC\_CCR\_VBATSEL\_Pos)          }}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATSEL                ADC\_CCR\_VBATSEL\_Msk                     }}
\DoxyCodeLine{2187 \textcolor{comment}{/********************  Bit definition for ADC\_CDR register  *******************/}}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST\_Pos          (0U)}}
\DoxyCodeLine{2189 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST\_Msk          (0xFFFFUL << ADC\_CDR\_RDATA\_MST\_Pos)     }}
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST              ADC\_CDR\_RDATA\_MST\_Msk                   }}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV\_Pos          (16U)}}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV\_Msk          (0xFFFFUL << ADC\_CDR\_RDATA\_SLV\_Pos)     }}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV              ADC\_CDR\_RDATA\_SLV\_Msk                   }}
\DoxyCodeLine{2197 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2198 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2199 \textcolor{comment}{/*                      Analog Comparators (COMP)                             */}}
\DoxyCodeLine{2200 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2201 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2202 \textcolor{comment}{/**********************  Bit definition for COMP\_CSR register  ****************/}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define COMP\_CSR\_EN\_Pos            (0U)}}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#define COMP\_CSR\_EN\_Msk            (0x1UL << COMP\_CSR\_EN\_Pos)                  }}
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#define COMP\_CSR\_EN                COMP\_CSR\_EN\_Msk                             }}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_Pos        (4U)}}
\DoxyCodeLine{2208 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_Msk        (0xFUL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL            COMP\_CSR\_INMSEL\_Msk                         }}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_0          (0x1UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_1          (0x2UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_2          (0x4UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define COMP\_CSR\_INMSEL\_3          (0x8UL << COMP\_CSR\_INMSEL\_Pos)              }}
\DoxyCodeLine{2215 \textcolor{preprocessor}{\#define COMP\_CSR\_INPSEL\_Pos        (8U)}}
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#define COMP\_CSR\_INPSEL\_Msk        (0x1UL << COMP\_CSR\_INPSEL\_Pos)              }}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define COMP\_CSR\_INPSEL            COMP\_CSR\_INPSEL\_Msk                         }}
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define COMP\_CSR\_POLARITY\_Pos      (15U)}}
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define COMP\_CSR\_POLARITY\_Msk      (0x1UL << COMP\_CSR\_POLARITY\_Pos)            }}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define COMP\_CSR\_POLARITY          COMP\_CSR\_POLARITY\_Msk                       }}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_Pos          (16U)}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_Msk          (0x7UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST              COMP\_CSR\_HYST\_Msk                           }}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_0            (0x1UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_1            (0x2UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define COMP\_CSR\_HYST\_2            (0x4UL << COMP\_CSR\_HYST\_Pos)                }}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_Pos      (19U)}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_Msk      (0x7UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING          COMP\_CSR\_BLANKING\_Msk                       }}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_0        (0x1UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_1        (0x2UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define COMP\_CSR\_BLANKING\_2        (0x4UL << COMP\_CSR\_BLANKING\_Pos)            }}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define COMP\_CSR\_BRGEN\_Pos         (22U)}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define COMP\_CSR\_BRGEN\_Msk         (0x1UL << COMP\_CSR\_BRGEN\_Pos)               }}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define COMP\_CSR\_BRGEN             COMP\_CSR\_BRGEN\_Msk                          }}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define COMP\_CSR\_SCALEN\_Pos        (23U)}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define COMP\_CSR\_SCALEN\_Msk        (0x1UL << COMP\_CSR\_SCALEN\_Pos)              }}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define COMP\_CSR\_SCALEN            COMP\_CSR\_SCALEN\_Msk                         }}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define COMP\_CSR\_VALUE\_Pos         (30U)}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define COMP\_CSR\_VALUE\_Msk         (0x1UL << COMP\_CSR\_VALUE\_Pos)               }}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define COMP\_CSR\_VALUE             COMP\_CSR\_VALUE\_Msk                          }}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define COMP\_CSR\_LOCK\_Pos          (31U)}}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define COMP\_CSR\_LOCK\_Msk          (0x1UL << COMP\_CSR\_LOCK\_Pos)                }}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define COMP\_CSR\_LOCK              COMP\_CSR\_LOCK\_Msk                           }}
\DoxyCodeLine{2253 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2254 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2255 \textcolor{comment}{/*                          CORDIC calculation unit                           */}}
\DoxyCodeLine{2256 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2257 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2258 \textcolor{comment}{/*******************  Bit definition for CORDIC\_CSR register  *****************/}}
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_Pos      (0U)}}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_Msk      (0xFUL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC          CORDIC\_CSR\_FUNC\_Msk                           }}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_0        (0x1UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2263 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_1        (0x2UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_2        (0x4UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_3        (0x8UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_Pos (4U)}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_Msk (0xFUL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION     CORDIC\_CSR\_PRECISION\_Msk                      }}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_0   (0x1UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_1   (0x2UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_2   (0x4UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_3   (0x8UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_Pos     (8U)}}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_Msk     (0x7UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE         CORDIC\_CSR\_SCALE\_Msk                          }}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_0       (0x1UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2277 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_1       (0x2UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_2       (0x4UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN\_Pos       (16U)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN\_Msk       (0x1UL << CORDIC\_CSR\_IEN\_Pos)                 }}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN           CORDIC\_CSR\_IEN\_Msk                            }}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN\_Pos    (17U)}}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN\_Msk    (0x1UL << CORDIC\_CSR\_DMAREN\_Pos)              }}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN        CORDIC\_CSR\_DMAREN\_Msk                         }}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN\_Pos    (18U)}}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN\_Msk    (0x1UL << CORDIC\_CSR\_DMAWEN\_Pos)              }}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN        CORDIC\_CSR\_DMAWEN\_Msk                         }}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES\_Pos      (19U)}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES\_Msk      (0x1UL << CORDIC\_CSR\_NRES\_Pos)                }}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES          CORDIC\_CSR\_NRES\_Msk                           }}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS\_Pos     (20U)}}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS\_Msk     (0x1UL << CORDIC\_CSR\_NARGS\_Pos)               }}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS         CORDIC\_CSR\_NARGS\_Msk                          }}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE\_Pos   (21U)}}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE\_Msk   (0x1UL << CORDIC\_CSR\_RESSIZE\_Pos)             }}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE       CORDIC\_CSR\_RESSIZE\_Msk                        }}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE\_Pos   (22U)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE\_Msk   (0x1UL << CORDIC\_CSR\_ARGSIZE\_Pos)             }}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE       CORDIC\_CSR\_ARGSIZE\_Msk                        }}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY\_Pos      (31U)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY\_Msk      (0x1UL << CORDIC\_CSR\_RRDY\_Pos)                }}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY          CORDIC\_CSR\_RRDY\_Msk                           }}
\DoxyCodeLine{2304 \textcolor{comment}{/*******************  Bit definition for CORDIC\_WDATA register  ***************/}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG\_Pos     (0U)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG\_Msk     (0xFFFFFFFFUL << CORDIC\_WDATA\_ARG\_Pos)        }}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG         CORDIC\_WDATA\_ARG\_Msk                          }}
\DoxyCodeLine{2309 \textcolor{comment}{/*******************  Bit definition for CORDIC\_RDATA register  ***************/}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES\_Pos     (0U)}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES\_Msk     (0xFFFFFFFFUL << CORDIC\_RDATA\_RES\_Pos)        }}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES         CORDIC\_RDATA\_RES\_Msk                          }}
\DoxyCodeLine{2314 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2315 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2316 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{2317 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2318 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2319 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Pos            (0U)}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Msk            (0xFFFFFFFFUL << CRC\_DR\_DR\_Pos)               }}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define CRC\_DR\_DR                CRC\_DR\_DR\_Msk                                 }}
\DoxyCodeLine{2324 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Pos          (0U)}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Msk          (0xFFFFFFFFUL << CRC\_IDR\_IDR\_Pos)             }}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR              CRC\_IDR\_IDR\_Msk                               }}
\DoxyCodeLine{2329 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Pos         (0U)}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Msk         (0x1UL << CRC\_CR\_RESET\_Pos)                   }}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define CRC\_CR\_RESET             CRC\_CR\_RESET\_Msk                              }}
\DoxyCodeLine{2333 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Pos      (3U)}}
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Msk      (0x3UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE          CRC\_CR\_POLYSIZE\_Msk                           }}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_0        (0x1UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_1        (0x2UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Pos        (5U)}}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Msk        (0x3UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN            CRC\_CR\_REV\_IN\_Msk                             }}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_0          (0x1UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_1          (0x2UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Pos       (7U)}}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Msk       (0x1UL << CRC\_CR\_REV\_OUT\_Pos)                 }}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT           CRC\_CR\_REV\_OUT\_Msk                            }}
\DoxyCodeLine{2347 \textcolor{comment}{/*******************  Bit definition for CRC\_INIT register  *******************/}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Pos        (0U)}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Msk        (0xFFFFFFFFUL << CRC\_INIT\_INIT\_Pos)           }}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT            CRC\_INIT\_INIT\_Msk                             }}
\DoxyCodeLine{2352 \textcolor{comment}{/*******************  Bit definition for CRC\_POL register  ********************/}}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Pos          (0U)}}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Msk          (0xFFFFFFFFUL << CRC\_POL\_POL\_Pos)             }}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define CRC\_POL\_POL              CRC\_POL\_POL\_Msk                               }}
\DoxyCodeLine{2357 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2358 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2359 \textcolor{comment}{/*                          CRS Clock Recovery System                         */}}
\DoxyCodeLine{2360 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2361 }
\DoxyCodeLine{2362 \textcolor{comment}{/*******************  Bit definition for CRS\_CR register  *********************/}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE\_Pos       (0U)}}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE\_Msk       (0x1UL << CRS\_CR\_SYNCOKIE\_Pos)               }}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE           CRS\_CR\_SYNCOKIE\_Msk                          }}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE\_Pos     (1U)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE\_Msk     (0x1UL << CRS\_CR\_SYNCWARNIE\_Pos)             }}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE         CRS\_CR\_SYNCWARNIE\_Msk                        }}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE\_Pos          (2U)}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE\_Msk          (0x1UL << CRS\_CR\_ERRIE\_Pos)                  }}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE              CRS\_CR\_ERRIE\_Msk                             }}
\DoxyCodeLine{2372 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE\_Pos        (3U)}}
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE\_Msk        (0x1UL << CRS\_CR\_ESYNCIE\_Pos)                }}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE            CRS\_CR\_ESYNCIE\_Msk                           }}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define CRS\_CR\_CEN\_Pos            (5U)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define CRS\_CR\_CEN\_Msk            (0x1UL << CRS\_CR\_CEN\_Pos)                    }}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define CRS\_CR\_CEN                CRS\_CR\_CEN\_Msk                               }}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN\_Pos     (6U)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN\_Msk     (0x1UL << CRS\_CR\_AUTOTRIMEN\_Pos)             }}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN         CRS\_CR\_AUTOTRIMEN\_Msk                        }}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC\_Pos         (7U)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC\_Msk         (0x1UL << CRS\_CR\_SWSYNC\_Pos)                 }}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC             CRS\_CR\_SWSYNC\_Msk                            }}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM\_Pos           (8U)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM\_Msk           (0x7FUL << CRS\_CR\_TRIM\_Pos)                  }}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM               CRS\_CR\_TRIM\_Msk                              }}
\DoxyCodeLine{2388 \textcolor{comment}{/*******************  Bit definition for CRS\_CFGR register  *********************/}}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD\_Pos       (0U)}}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD\_Msk       (0xFFFFUL << CRS\_CFGR\_RELOAD\_Pos)            }}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD           CRS\_CFGR\_RELOAD\_Msk                          }}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM\_Pos        (16U)}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM\_Msk        (0xFFUL << CRS\_CFGR\_FELIM\_Pos)               }}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM            CRS\_CFGR\_FELIM\_Msk                           }}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_Pos      (24U)}}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_Msk      (0x7UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV          CRS\_CFGR\_SYNCDIV\_Msk                         }}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_0        (0x1UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2400 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_1        (0x2UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_2        (0x4UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_Pos      (28U)}}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_Msk      (0x3UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC          CRS\_CFGR\_SYNCSRC\_Msk                         }}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_0        (0x1UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_1        (0x2UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL\_Pos      (31U)}}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL\_Msk      (0x1UL << CRS\_CFGR\_SYNCPOL\_Pos)              }}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL          CRS\_CFGR\_SYNCPOL\_Msk                         }}
\DoxyCodeLine{2413 \textcolor{comment}{/*******************  Bit definition for CRS\_ISR register  *********************/}}
\DoxyCodeLine{2414 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF\_Pos       (0U)}}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF\_Msk       (0x1UL << CRS\_ISR\_SYNCOKF\_Pos)               }}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF           CRS\_ISR\_SYNCOKF\_Msk                          }}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF\_Pos     (1U)}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF\_Msk     (0x1UL << CRS\_ISR\_SYNCWARNF\_Pos)             }}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF         CRS\_ISR\_SYNCWARNF\_Msk                        }}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF\_Pos          (2U)}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF\_Msk          (0x1UL << CRS\_ISR\_ERRF\_Pos)                  }}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF              CRS\_ISR\_ERRF\_Msk                             }}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF\_Pos        (3U)}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF\_Msk        (0x1UL << CRS\_ISR\_ESYNCF\_Pos)                }}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF            CRS\_ISR\_ESYNCF\_Msk                           }}
\DoxyCodeLine{2426 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR\_Pos       (8U)}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR\_Msk       (0x1UL << CRS\_ISR\_SYNCERR\_Pos)               }}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR           CRS\_ISR\_SYNCERR\_Msk                          }}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS\_Pos      (9U)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS\_Msk      (0x1UL << CRS\_ISR\_SYNCMISS\_Pos)              }}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS          CRS\_ISR\_SYNCMISS\_Msk                         }}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF\_Pos       (10U)}}
\DoxyCodeLine{2433 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF\_Msk       (0x1UL << CRS\_ISR\_TRIMOVF\_Pos)               }}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF           CRS\_ISR\_TRIMOVF\_Msk                          }}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR\_Pos         (15U)}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR\_Msk         (0x1UL << CRS\_ISR\_FEDIR\_Pos)                 }}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR             CRS\_ISR\_FEDIR\_Msk                            }}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP\_Pos         (16U)}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP\_Msk         (0xFFFFUL << CRS\_ISR\_FECAP\_Pos)              }}
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP             CRS\_ISR\_FECAP\_Msk                            }}
\DoxyCodeLine{2442 \textcolor{comment}{/*******************  Bit definition for CRS\_ICR register  *********************/}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC\_Pos       (0U)}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC\_Msk       (0x1UL << CRS\_ICR\_SYNCOKC\_Pos)               }}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC           CRS\_ICR\_SYNCOKC\_Msk                          }}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC\_Pos     (1U)}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC\_Msk     (0x1UL << CRS\_ICR\_SYNCWARNC\_Pos)             }}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC         CRS\_ICR\_SYNCWARNC\_Msk                        }}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC\_Pos          (2U)}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC\_Msk          (0x1UL << CRS\_ICR\_ERRC\_Pos)                  }}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC              CRS\_ICR\_ERRC\_Msk                             }}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC\_Pos        (3U)}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC\_Msk        (0x1UL << CRS\_ICR\_ESYNCC\_Pos)                }}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC            CRS\_ICR\_ESYNCC\_Msk                           }}
\DoxyCodeLine{2456 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2457 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2458 \textcolor{comment}{/*                      Digital to Analog Converter                           */}}
\DoxyCodeLine{2459 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2460 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2461 \textcolor{comment}{/*}}
\DoxyCodeLine{2462 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32G4 series)}}
\DoxyCodeLine{2463 \textcolor{comment}{ */}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define DAC\_CHANNEL2\_SUPPORT                           }}
\DoxyCodeLine{2466 \textcolor{comment}{/********************  Bit definition for DAC\_CR register  ********************/}}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Pos              (0U)}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Msk              (0x1UL << DAC\_CR\_EN1\_Pos)                  }}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define DAC\_CR\_EN1                  DAC\_CR\_EN1\_Msk                             }}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Pos             (1U)}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Msk             (0x1UL << DAC\_CR\_TEN1\_Pos)                 }}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1                 DAC\_CR\_TEN1\_Msk                            }}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Pos            (2U)}}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Msk            (0xFUL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1                DAC\_CR\_TSEL1\_Msk                           }}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_0              (0x1UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_1              (0x2UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_2              (0x4UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_3              (0x8UL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Pos            (6U)}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Msk            (0x3UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1                DAC\_CR\_WAVE1\_Msk                           }}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_0              (0x1UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_1              (0x2UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Pos            (8U)}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Msk            (0xFUL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1                DAC\_CR\_MAMP1\_Msk                           }}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_0              (0x1UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_1              (0x2UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_2              (0x4UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_3              (0x8UL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Pos           (12U)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Msk           (0x1UL << DAC\_CR\_DMAEN1\_Pos)               }}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1               DAC\_CR\_DMAEN1\_Msk                          }}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Pos        (13U)}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE1\_Pos)            }}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1            DAC\_CR\_DMAUDRIE1\_Msk                       }}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1\_Pos             (14U)}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1\_Msk             (0x1UL << DAC\_CR\_CEN1\_Pos)                 }}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1                 DAC\_CR\_CEN1\_Msk                            }}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define DAC\_CR\_HFSEL\_Pos            (15U)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define DAC\_CR\_HFSEL\_Msk            (0x1UL << DAC\_CR\_HFSEL\_Pos)                }}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define DAC\_CR\_HFSEL                DAC\_CR\_HFSEL\_Msk                           }}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Pos              (16U)}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Msk              (0x1UL << DAC\_CR\_EN2\_Pos)                  }}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define DAC\_CR\_EN2                  DAC\_CR\_EN2\_Msk                             }}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Pos             (17U)}}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Msk             (0x1UL << DAC\_CR\_TEN2\_Pos)                 }}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2                 DAC\_CR\_TEN2\_Msk                            }}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Pos            (18U)}}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Msk            (0xFUL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2                DAC\_CR\_TSEL2\_Msk                           }}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_0              (0x1UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_1              (0x2UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_2              (0x4UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_3              (0x8UL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Pos            (22U)}}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Msk            (0x3UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2                DAC\_CR\_WAVE2\_Msk                           }}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_0              (0x1UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_1              (0x2UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Pos            (24U)}}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Msk            (0xFUL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2                DAC\_CR\_MAMP2\_Msk                           }}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_0              (0x1UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_1              (0x2UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_2              (0x4UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_3              (0x8UL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Pos           (28U)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Msk           (0x1UL << DAC\_CR\_DMAEN2\_Pos)               }}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2               DAC\_CR\_DMAEN2\_Msk                          }}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Pos        (29U)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE2\_Pos)            }}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2            DAC\_CR\_DMAUDRIE2\_Msk                       }}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2\_Pos             (30U)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2\_Msk             (0x1UL << DAC\_CR\_CEN2\_Pos)                 }}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2                 DAC\_CR\_CEN2\_Msk                            }}
\DoxyCodeLine{2549 \textcolor{comment}{/*****************  Bit definition for DAC\_SWTRIGR register  ******************/}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Pos     (0U)}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG1\_Pos)         }}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1         DAC\_SWTRIGR\_SWTRIG1\_Msk                    }}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Pos     (1U)}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG2\_Pos)         }}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2         DAC\_SWTRIGR\_SWTRIG2\_Msk                    }}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB1\_Pos    (16U)}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB1\_Msk    (0x1UL << DAC\_SWTRIGR\_SWTRIGB1\_Pos)        }}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB1        DAC\_SWTRIGR\_SWTRIGB1\_Msk                   }}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB2\_Pos    (17U)}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB2\_Msk    (0x1UL << DAC\_SWTRIGR\_SWTRIGB2\_Pos)        }}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIGB2        DAC\_SWTRIGR\_SWTRIGB2\_Msk                   }}
\DoxyCodeLine{2563 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R1 register  ******************/}}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12R1\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR        DAC\_DHR12R1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHRB\_Pos   (16U)}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHRB\_Msk   (0xFFFUL << DAC\_DHR12R1\_DACC1DHRB\_Pos)     }}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHRB       DAC\_DHR12R1\_DACC1DHRB\_Msk                  }}
\DoxyCodeLine{2571 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L1 register  ******************/}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12L1\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR        DAC\_DHR12L1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHRB\_Pos   (20U)}}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHRB\_Msk   (0xFFFUL << DAC\_DHR12L1\_DACC1DHRB\_Pos)     }}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHRB       DAC\_DHR12L1\_DACC1DHRB\_Msk                  }}
\DoxyCodeLine{2579 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R1 register  ******************/}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8R1\_DACC1DHR\_Pos)        }}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR         DAC\_DHR8R1\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHRB\_Pos    (8U)}}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHRB\_Msk    (0xFFUL << DAC\_DHR8R1\_DACC1DHRB\_Pos)       }}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHRB        DAC\_DHR8R1\_DACC1DHRB\_Msk                   }}
\DoxyCodeLine{2587 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R2 register  ******************/}}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Pos    (0U)}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12R2\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR        DAC\_DHR12R2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHRB\_Pos   (16U)}}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHRB\_Msk   (0xFFFUL << DAC\_DHR12R2\_DACC2DHRB\_Pos)     }}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHRB       DAC\_DHR12R2\_DACC2DHRB\_Msk                  }}
\DoxyCodeLine{2595 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L2 register  ******************/}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Pos    (4U)}}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12L2\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR        DAC\_DHR12L2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHRB\_Pos   (20U)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHRB\_Msk   (0xFFFUL << DAC\_DHR12L2\_DACC2DHRB\_Pos)     }}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHRB       DAC\_DHR12L2\_DACC2DHRB\_Msk                  }}
\DoxyCodeLine{2603 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R2 register  ******************/}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Pos     (0U)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8R2\_DACC2DHR\_Pos)        }}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR         DAC\_DHR8R2\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHRB\_Pos    (8U)}}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHRB\_Msk    (0xFFUL << DAC\_DHR8R2\_DACC2DHRB\_Pos)       }}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHRB        DAC\_DHR8R2\_DACC2DHRB\_Msk                   }}
\DoxyCodeLine{2611 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12RD register  ******************/}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR        DAC\_DHR12RD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Pos    (16U)}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR        DAC\_DHR12RD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2619 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12LD register  ******************/}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR        DAC\_DHR12LD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Pos    (20U)}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR        DAC\_DHR12LD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{2627 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8RD register  ******************/}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC1DHR\_Pos)        }}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR         DAC\_DHR8RD\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Pos     (8U)}}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC2DHR\_Pos)        }}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR         DAC\_DHR8RD\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{2635 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR1 register  *******************/}}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Pos       (0U)}}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Msk       (0xFFFUL << DAC\_DOR1\_DACC1DOR\_Pos)         }}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR           DAC\_DOR1\_DACC1DOR\_Msk                      }}
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DORB\_Pos      (16U)}}
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DORB\_Msk      (0xFFFUL << DAC\_DOR1\_DACC1DORB\_Pos)        }}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DORB          DAC\_DOR1\_DACC1DORB\_Msk                     }}
\DoxyCodeLine{2643 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR2 register  *******************/}}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Pos       (0U)}}
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Msk       (0xFFFUL << DAC\_DOR2\_DACC2DOR\_Pos)         }}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR           DAC\_DOR2\_DACC2DOR\_Msk                      }}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DORB\_Pos      (16U)}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DORB\_Msk      (0xFFFUL << DAC\_DOR2\_DACC2DORB\_Pos)        }}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DORB          DAC\_DOR2\_DACC2DORB\_Msk                     }}
\DoxyCodeLine{2651 \textcolor{comment}{/********************  Bit definition for DAC\_SR register  ********************/}}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define DAC\_SR\_DAC1RDY\_Pos          (11U)}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define DAC\_SR\_DAC1RDY\_Msk          (0x1UL << DAC\_SR\_DAC1RDY\_Pos)              }}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define DAC\_SR\_DAC1RDY              DAC\_SR\_DAC1RDY\_Msk                         }}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT1\_Pos         (12U)}}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT1\_Msk         (0x1UL << DAC\_SR\_DORSTAT1\_Pos)             }}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT1             DAC\_SR\_DORSTAT1\_Msk                        }}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Pos          (13U)}}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Msk          (0x1UL << DAC\_SR\_DMAUDR1\_Pos)              }}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1              DAC\_SR\_DMAUDR1\_Msk                         }}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1\_Pos        (14U)}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1\_Msk        (0x1UL << DAC\_SR\_CAL\_FLAG1\_Pos)            }}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1            DAC\_SR\_CAL\_FLAG1\_Msk                       }}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1\_Pos            (15U)}}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1\_Msk            (0x1UL << DAC\_SR\_BWST1\_Pos)                }}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1                DAC\_SR\_BWST1\_Msk                           }}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define DAC\_SR\_DAC2RDY\_Pos          (27U)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define DAC\_SR\_DAC2RDY\_Msk          (0x1UL << DAC\_SR\_DAC2RDY\_Pos)              }}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define DAC\_SR\_DAC2RDY              DAC\_SR\_DAC2RDY\_Msk                         }}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT2\_Pos         (28U)}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT2\_Msk         (0x1UL << DAC\_SR\_DORSTAT2\_Pos)             }}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define DAC\_SR\_DORSTAT2             DAC\_SR\_DORSTAT2\_Msk                        }}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Pos          (29U)}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Msk          (0x1UL << DAC\_SR\_DMAUDR2\_Pos)              }}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2              DAC\_SR\_DMAUDR2\_Msk                         }}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2\_Pos        (30U)}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2\_Msk        (0x1UL << DAC\_SR\_CAL\_FLAG2\_Pos)            }}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2            DAC\_SR\_CAL\_FLAG2\_Msk                       }}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2\_Pos            (31U)}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2\_Msk            (0x1UL << DAC\_SR\_BWST2\_Pos)                }}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2                DAC\_SR\_BWST2\_Msk                           }}
\DoxyCodeLine{2684 \textcolor{comment}{/*******************  Bit definition for DAC\_CCR register  ********************/}}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1\_Pos          (0U)}}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1\_Msk          (0x1FUL << DAC\_CCR\_OTRIM1\_Pos)             }}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1              DAC\_CCR\_OTRIM1\_Msk                         }}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2\_Pos          (16U)}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2\_Msk          (0x1FUL << DAC\_CCR\_OTRIM2\_Pos)             }}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2              DAC\_CCR\_OTRIM2\_Msk                         }}
\DoxyCodeLine{2692 \textcolor{comment}{/*******************  Bit definition for DAC\_MCR register  *******************/}}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_Pos           (0U)}}
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_Msk           (0x7UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2695 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1               DAC\_MCR\_MODE1\_Msk                          }}
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_0             (0x1UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_1             (0x2UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_2             (0x4UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE1\_Pos      (8U)}}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE1\_Msk      (0x1UL << DAC\_MCR\_DMADOUBLE1\_Pos)          }}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE1          DAC\_MCR\_DMADOUBLE1\_Msk                     }}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT1\_Pos      (9U)}}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT1\_Msk      (0x1UL << DAC\_MCR\_SINFORMAT1\_Pos)          }}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT1          DAC\_MCR\_SINFORMAT1\_Msk                     }}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_Pos           (14U)}}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_Msk           (0x3UL << DAC\_MCR\_HFSEL\_Pos)               }}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL               DAC\_MCR\_HFSEL\_Msk                          }}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_0             (0x1UL << DAC\_MCR\_HFSEL\_Pos)               }}
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#define DAC\_MCR\_HFSEL\_1             (0x2UL << DAC\_MCR\_HFSEL\_Pos)               }}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_Pos           (16U)}}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_Msk           (0x7UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2               DAC\_MCR\_MODE2\_Msk                          }}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_0             (0x1UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_1             (0x2UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_2             (0x4UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE2\_Pos      (24U)}}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE2\_Msk      (0x1UL << DAC\_MCR\_DMADOUBLE2\_Pos)          }}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define DAC\_MCR\_DMADOUBLE2          DAC\_MCR\_DMADOUBLE2\_Msk                     }}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT2\_Pos      (25U)}}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT2\_Msk      (0x1UL << DAC\_MCR\_SINFORMAT2\_Pos)          }}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define DAC\_MCR\_SINFORMAT2          DAC\_MCR\_SINFORMAT2\_Msk                     }}
\DoxyCodeLine{2729 \textcolor{comment}{/******************  Bit definition for DAC\_SHSR1 register  ******************/}}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1\_Pos      (0U)}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1\_Msk      (0x3FFUL << DAC\_SHSR1\_TSAMPLE1\_Pos)        }}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1          DAC\_SHSR1\_TSAMPLE1\_Msk                     }}
\DoxyCodeLine{2734 \textcolor{comment}{/******************  Bit definition for DAC\_SHSR2 register  ******************/}}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2\_Pos      (0U)}}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2\_Msk      (0x3FFUL << DAC\_SHSR2\_TSAMPLE2\_Pos)        }}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2          DAC\_SHSR2\_TSAMPLE2\_Msk                     }}
\DoxyCodeLine{2739 \textcolor{comment}{/******************  Bit definition for DAC\_SHHR register  ******************/}}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1\_Pos         (0U)}}
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1\_Msk         (0x3FFUL << DAC\_SHHR\_THOLD1\_Pos)           }}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1             DAC\_SHHR\_THOLD1\_Msk                        }}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2\_Pos         (16U)}}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2\_Msk         (0x3FFUL << DAC\_SHHR\_THOLD2\_Pos)           }}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2             DAC\_SHHR\_THOLD2\_Msk                        }}
\DoxyCodeLine{2747 \textcolor{comment}{/******************  Bit definition for DAC\_SHRR register  ******************/}}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1\_Pos      (0U)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1\_Msk      (0xFFUL << DAC\_SHRR\_TREFRESH1\_Pos)         }}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1          DAC\_SHRR\_TREFRESH1\_Msk                     }}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2\_Pos      (16U)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2\_Msk      (0xFFUL << DAC\_SHRR\_TREFRESH2\_Pos)         }}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2          DAC\_SHRR\_TREFRESH2\_Msk                     }}
\DoxyCodeLine{2755 \textcolor{comment}{/******************  Bit definition for DAC\_STR1 register  ******************/}}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define DAC\_STR1\_STRSTDATA1\_Pos     (0U)}}
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define DAC\_STR1\_STRSTDATA1\_Msk     (0xFFFUL << DAC\_STR1\_STRSTDATA1\_Pos)       }}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define DAC\_STR1\_STRSTDATA1         DAC\_STR1\_STRSTDATA1\_Msk                    }}
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define DAC\_STR1\_STDIR1\_Pos         (12U)}}
\DoxyCodeLine{2760 \textcolor{preprocessor}{\#define DAC\_STR1\_STDIR1\_Msk         (0x1UL << DAC\_STR1\_STDIR1\_Pos)             }}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define DAC\_STR1\_STDIR1             DAC\_STR1\_STDIR1\_Msk                        }}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define DAC\_STR1\_STINCDATA1\_Pos     (16U)}}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define DAC\_STR1\_STINCDATA1\_Msk     (0xFFFFUL << DAC\_STR1\_STINCDATA1\_Pos)      }}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define DAC\_STR1\_STINCDATA1         DAC\_STR1\_STINCDATA1\_Msk                    }}
\DoxyCodeLine{2767 \textcolor{comment}{/******************  Bit definition for DAC\_STR2 register  ******************/}}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define DAC\_STR2\_STRSTDATA2\_Pos     (0U)}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define DAC\_STR2\_STRSTDATA2\_Msk     (0xFFFUL << DAC\_STR2\_STRSTDATA2\_Pos)       }}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define DAC\_STR2\_STRSTDATA2         DAC\_STR2\_STRSTDATA2\_Msk                    }}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define DAC\_STR2\_STDIR2\_Pos         (12U)}}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define DAC\_STR2\_STDIR2\_Msk         (0x1UL << DAC\_STR2\_STDIR2\_Pos)             }}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define DAC\_STR2\_STDIR2             DAC\_STR2\_STDIR2\_Msk                        }}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define DAC\_STR2\_STINCDATA2\_Pos     (16U)}}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define DAC\_STR2\_STINCDATA2\_Msk     (0xFFFFUL << DAC\_STR2\_STINCDATA2\_Pos)      }}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define DAC\_STR2\_STINCDATA2         DAC\_STR2\_STINCDATA2\_Msk                    }}
\DoxyCodeLine{2779 \textcolor{comment}{/******************  Bit definition for DAC\_STMODR register  ****************/}}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_Pos (0U)}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_Msk (0xFUL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1     DAC\_STMODR\_STRSTTRIGSEL1\_Msk              }}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_0   (0x1UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_1   (0x2UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_2   (0x4UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL1\_3   (0x8UL << DAC\_STMODR\_STRSTTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_Pos (8U)}}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_Msk (0xFUL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1     DAC\_STMODR\_STINCTRIGSEL1\_Msk              }}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_0   (0x1UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_1   (0x2UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_2   (0x4UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL1\_3   (0x8UL << DAC\_STMODR\_STINCTRIGSEL1\_Pos)   }}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_Pos (16U)}}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_Msk (0xFUL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2798 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2     DAC\_STMODR\_STRSTTRIGSEL2\_Msk              }}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_0   (0x1UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_1   (0x2UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_2   (0x4UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define DAC\_STMODR\_STRSTTRIGSEL2\_3   (0x8UL << DAC\_STMODR\_STRSTTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_Pos (24U)}}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_Msk (0xFUL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2     DAC\_STMODR\_STINCTRIGSEL2\_Msk              }}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_0   (0x1UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_1   (0x2UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_2   (0x4UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define DAC\_STMODR\_STINCTRIGSEL2\_3   (0x8UL << DAC\_STMODR\_STINCTRIGSEL2\_Pos)   }}
\DoxyCodeLine{2812 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2813 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2814 \textcolor{comment}{/*                                 Debug MCU                                  */}}
\DoxyCodeLine{2815 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2816 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2817 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Pos               (0U)}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Msk               (0xFFFUL << DBGMCU\_IDCODE\_DEV\_ID\_Pos)}}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID                   DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Pos               (16U)}}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Msk               (0xFFFFUL << DBGMCU\_IDCODE\_REV\_ID\_Pos)}}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID                   DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{2824 }
\DoxyCodeLine{2825 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Pos                (0U)}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Msk                (0x1UL << DBGMCU\_CR\_DBG\_SLEEP\_Pos)}}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP                    DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Pos                 (1U)}}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Msk                 (0x1UL << DBGMCU\_CR\_DBG\_STOP\_Pos)}}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP                     DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Pos              (2U)}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Msk              (0x1UL << DBGMCU\_CR\_DBG\_STANDBY\_Pos)}}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY                  DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Pos               (5U)}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Msk               (0x1UL << DBGMCU\_CR\_TRACE\_IOEN\_Pos)}}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN                   DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{2838 }
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Pos               (6U)}}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Msk               (0x3UL << DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE                   DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_0                 (0x1UL << DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_1                 (0x2UL << DBGMCU\_CR\_TRACE\_MODE\_Pos)}}
\DoxyCodeLine{2845 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1FZR1 register  ***********/}}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos      (0U)}}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Pos)}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos      (1U)}}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Pos)}}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos      (2U)}}
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Pos)}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM4\_STOP\_Msk}}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos      (4U)}}
\DoxyCodeLine{2856 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Pos)}}
\DoxyCodeLine{2857 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos      (5U)}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Pos)}}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP          DBGMCU\_APB1FZR1\_DBG\_TIM7\_STOP\_Msk}}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos       (10U)}}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk       (0x1UL << DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Pos)}}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP           DBGMCU\_APB1FZR1\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos      (11U)}}
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Pos)}}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP          DBGMCU\_APB1FZR1\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos      (12U)}}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Pos)}}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP          DBGMCU\_APB1FZR1\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos      (21U)}}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Pos)}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP          DBGMCU\_APB1FZR1\_DBG\_I2C1\_STOP\_Msk}}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos      (22U)}}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Pos)}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP          DBGMCU\_APB1FZR1\_DBG\_I2C2\_STOP\_Msk}}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos      (30U)}}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk      (0x1UL << DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Pos)}}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP          DBGMCU\_APB1FZR1\_DBG\_I2C3\_STOP\_Msk}}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos    (31U)}}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk    (0x1UL << DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Pos)}}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP        DBGMCU\_APB1FZR1\_DBG\_LPTIM1\_STOP\_Msk}}
\DoxyCodeLine{2882 }
\DoxyCodeLine{2883 }
\DoxyCodeLine{2884 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2FZ register  ************/}}
\DoxyCodeLine{2885 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos        (11U)}}
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk        (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Pos)}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP            DBGMCU\_APB2FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos        (13U)}}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk        (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Pos)}}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP            DBGMCU\_APB2FZ\_DBG\_TIM8\_STOP\_Msk}}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos       (16U)}}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Pos)}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM15\_STOP\_Msk}}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos       (17U)}}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Pos)}}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM16\_STOP\_Msk}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos       (18U)}}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk       (0x1UL << DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Pos)}}
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP           DBGMCU\_APB2FZ\_DBG\_TIM17\_STOP\_Msk}}
\DoxyCodeLine{2900 }
\DoxyCodeLine{2901 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2902 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2903 \textcolor{comment}{/*                           DMA Controller (DMA)                             */}}
\DoxyCodeLine{2904 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2905 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2906 }
\DoxyCodeLine{2907 \textcolor{comment}{/*******************  Bit definition for DMA\_ISR register  ********************/}}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF1\_Pos       (0U)}}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF1\_Msk       (0x1UL << DMA\_ISR\_GIF1\_Pos)                     }}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF1           DMA\_ISR\_GIF1\_Msk                                }}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF1\_Pos      (1U)}}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF1\_Msk      (0x1UL << DMA\_ISR\_TCIF1\_Pos)                    }}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF1          DMA\_ISR\_TCIF1\_Msk                               }}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF1\_Pos      (2U)}}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF1\_Msk      (0x1UL << DMA\_ISR\_HTIF1\_Pos)                    }}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF1          DMA\_ISR\_HTIF1\_Msk                               }}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF1\_Pos      (3U)}}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF1\_Msk      (0x1UL << DMA\_ISR\_TEIF1\_Pos)                    }}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF1          DMA\_ISR\_TEIF1\_Msk                               }}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF2\_Pos       (4U)}}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF2\_Msk       (0x1UL << DMA\_ISR\_GIF2\_Pos)                     }}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF2           DMA\_ISR\_GIF2\_Msk                                }}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF2\_Pos      (5U)}}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF2\_Msk      (0x1UL << DMA\_ISR\_TCIF2\_Pos)                    }}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF2          DMA\_ISR\_TCIF2\_Msk                               }}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF2\_Pos      (6U)}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF2\_Msk      (0x1UL << DMA\_ISR\_HTIF2\_Pos)                    }}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF2          DMA\_ISR\_HTIF2\_Msk                               }}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF2\_Pos      (7U)}}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF2\_Msk      (0x1UL << DMA\_ISR\_TEIF2\_Pos)                    }}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF2          DMA\_ISR\_TEIF2\_Msk                               }}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF3\_Pos       (8U)}}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF3\_Msk       (0x1UL << DMA\_ISR\_GIF3\_Pos)                     }}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF3           DMA\_ISR\_GIF3\_Msk                                }}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF3\_Pos      (9U)}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF3\_Msk      (0x1UL << DMA\_ISR\_TCIF3\_Pos)                    }}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF3          DMA\_ISR\_TCIF3\_Msk                               }}
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF3\_Pos      (10U)}}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF3\_Msk      (0x1UL << DMA\_ISR\_HTIF3\_Pos)                    }}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF3          DMA\_ISR\_HTIF3\_Msk                               }}
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF3\_Pos      (11U)}}
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF3\_Msk      (0x1UL << DMA\_ISR\_TEIF3\_Pos)                    }}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF3          DMA\_ISR\_TEIF3\_Msk                               }}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF4\_Pos       (12U)}}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF4\_Msk       (0x1UL << DMA\_ISR\_GIF4\_Pos)                     }}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF4           DMA\_ISR\_GIF4\_Msk                                }}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF4\_Pos      (13U)}}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF4\_Msk      (0x1UL << DMA\_ISR\_TCIF4\_Pos)                    }}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF4          DMA\_ISR\_TCIF4\_Msk                               }}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF4\_Pos      (14U)}}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF4\_Msk      (0x1UL << DMA\_ISR\_HTIF4\_Pos)                    }}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF4          DMA\_ISR\_HTIF4\_Msk                               }}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF4\_Pos      (15U)}}
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF4\_Msk      (0x1UL << DMA\_ISR\_TEIF4\_Pos)                    }}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF4          DMA\_ISR\_TEIF4\_Msk                               }}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF5\_Pos       (16U)}}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF5\_Msk       (0x1UL << DMA\_ISR\_GIF5\_Pos)                     }}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF5           DMA\_ISR\_GIF5\_Msk                                }}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF5\_Pos      (17U)}}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF5\_Msk      (0x1UL << DMA\_ISR\_TCIF5\_Pos)                    }}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF5          DMA\_ISR\_TCIF5\_Msk                               }}
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF5\_Pos      (18U)}}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF5\_Msk      (0x1UL << DMA\_ISR\_HTIF5\_Pos)                    }}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF5          DMA\_ISR\_HTIF5\_Msk                               }}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF5\_Pos      (19U)}}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF5\_Msk      (0x1UL << DMA\_ISR\_TEIF5\_Pos)                    }}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF5          DMA\_ISR\_TEIF5\_Msk                               }}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF6\_Pos       (20U)}}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF6\_Msk       (0x1UL << DMA\_ISR\_GIF6\_Pos)                     }}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define DMA\_ISR\_GIF6           DMA\_ISR\_GIF6\_Msk                                }}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF6\_Pos      (21U)}}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF6\_Msk      (0x1UL << DMA\_ISR\_TCIF6\_Pos)                    }}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define DMA\_ISR\_TCIF6          DMA\_ISR\_TCIF6\_Msk                               }}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF6\_Pos      (22U)}}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF6\_Msk      (0x1UL << DMA\_ISR\_HTIF6\_Pos)                    }}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define DMA\_ISR\_HTIF6          DMA\_ISR\_HTIF6\_Msk                               }}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF6\_Pos      (23U)}}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF6\_Msk      (0x1UL << DMA\_ISR\_TEIF6\_Pos)                    }}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define DMA\_ISR\_TEIF6          DMA\_ISR\_TEIF6\_Msk                               }}
\DoxyCodeLine{2981 \textcolor{comment}{/*******************  Bit definition for DMA\_IFCR register  *******************/}}
\DoxyCodeLine{2982 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF1\_Pos     (0U)}}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF1\_Msk     (0x1UL << DMA\_IFCR\_CGIF1\_Pos)                   }}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF1         DMA\_IFCR\_CGIF1\_Msk                              }}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF1\_Pos    (1U)}}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF1\_Msk    (0x1UL << DMA\_IFCR\_CTCIF1\_Pos)                  }}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF1        DMA\_IFCR\_CTCIF1\_Msk                             }}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF1\_Pos    (2U)}}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF1\_Msk    (0x1UL << DMA\_IFCR\_CHTIF1\_Pos)                  }}
\DoxyCodeLine{2990 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF1        DMA\_IFCR\_CHTIF1\_Msk                             }}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF1\_Pos    (3U)}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF1\_Msk    (0x1UL << DMA\_IFCR\_CTEIF1\_Pos)                  }}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF1        DMA\_IFCR\_CTEIF1\_Msk                             }}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF2\_Pos     (4U)}}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF2\_Msk     (0x1UL << DMA\_IFCR\_CGIF2\_Pos)                   }}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF2         DMA\_IFCR\_CGIF2\_Msk                              }}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF2\_Pos    (5U)}}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF2\_Msk    (0x1UL << DMA\_IFCR\_CTCIF2\_Pos)                  }}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF2        DMA\_IFCR\_CTCIF2\_Msk                             }}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF2\_Pos    (6U)}}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF2\_Msk    (0x1UL << DMA\_IFCR\_CHTIF2\_Pos)                  }}
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF2        DMA\_IFCR\_CHTIF2\_Msk                             }}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF2\_Pos    (7U)}}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF2\_Msk    (0x1UL << DMA\_IFCR\_CTEIF2\_Pos)                  }}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF2        DMA\_IFCR\_CTEIF2\_Msk                             }}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF3\_Pos     (8U)}}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF3\_Msk     (0x1UL << DMA\_IFCR\_CGIF3\_Pos)                   }}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF3         DMA\_IFCR\_CGIF3\_Msk                              }}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF3\_Pos    (9U)}}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF3\_Msk    (0x1UL << DMA\_IFCR\_CTCIF3\_Pos)                  }}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF3        DMA\_IFCR\_CTCIF3\_Msk                             }}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF3\_Pos    (10U)}}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF3\_Msk    (0x1UL << DMA\_IFCR\_CHTIF3\_Pos)                  }}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF3        DMA\_IFCR\_CHTIF3\_Msk                             }}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF3\_Pos    (11U)}}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF3\_Msk    (0x1UL << DMA\_IFCR\_CTEIF3\_Pos)                  }}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF3        DMA\_IFCR\_CTEIF3\_Msk                             }}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF4\_Pos     (12U)}}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF4\_Msk     (0x1UL << DMA\_IFCR\_CGIF4\_Pos)                   }}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF4         DMA\_IFCR\_CGIF4\_Msk                              }}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF4\_Pos    (13U)}}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF4\_Msk    (0x1UL << DMA\_IFCR\_CTCIF4\_Pos)                  }}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF4        DMA\_IFCR\_CTCIF4\_Msk                             }}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF4\_Pos    (14U)}}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF4\_Msk    (0x1UL << DMA\_IFCR\_CHTIF4\_Pos)                  }}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF4        DMA\_IFCR\_CHTIF4\_Msk                             }}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF4\_Pos    (15U)}}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF4\_Msk    (0x1UL << DMA\_IFCR\_CTEIF4\_Pos)                  }}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF4        DMA\_IFCR\_CTEIF4\_Msk                             }}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF5\_Pos     (16U)}}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF5\_Msk     (0x1UL << DMA\_IFCR\_CGIF5\_Pos)                   }}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF5         DMA\_IFCR\_CGIF5\_Msk                              }}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF5\_Pos    (17U)}}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF5\_Msk    (0x1UL << DMA\_IFCR\_CTCIF5\_Pos)                  }}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF5        DMA\_IFCR\_CTCIF5\_Msk                             }}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF5\_Pos    (18U)}}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF5\_Msk    (0x1UL << DMA\_IFCR\_CHTIF5\_Pos)                  }}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF5        DMA\_IFCR\_CHTIF5\_Msk                             }}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF5\_Pos    (19U)}}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF5\_Msk    (0x1UL << DMA\_IFCR\_CTEIF5\_Pos)                  }}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF5        DMA\_IFCR\_CTEIF5\_Msk                             }}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF6\_Pos     (20U)}}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF6\_Msk     (0x1UL << DMA\_IFCR\_CGIF6\_Pos)                   }}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define DMA\_IFCR\_CGIF6         DMA\_IFCR\_CGIF6\_Msk                              }}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF6\_Pos    (21U)}}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF6\_Msk    (0x1UL << DMA\_IFCR\_CTCIF6\_Pos)                  }}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTCIF6        DMA\_IFCR\_CTCIF6\_Msk                             }}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF6\_Pos    (22U)}}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF6\_Msk    (0x1UL << DMA\_IFCR\_CHTIF6\_Pos)                  }}
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define DMA\_IFCR\_CHTIF6        DMA\_IFCR\_CHTIF6\_Msk                             }}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF6\_Pos    (23U)}}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF6\_Msk    (0x1UL << DMA\_IFCR\_CTEIF6\_Pos)                  }}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define DMA\_IFCR\_CTEIF6        DMA\_IFCR\_CTEIF6\_Msk                             }}
\DoxyCodeLine{3055 \textcolor{comment}{/*******************  Bit definition for DMA\_CCR register  ********************/}}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define DMA\_CCR\_EN\_Pos         (0U)}}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define DMA\_CCR\_EN\_Msk         (0x1UL << DMA\_CCR\_EN\_Pos)                       }}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define DMA\_CCR\_EN             DMA\_CCR\_EN\_Msk                                  }}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define DMA\_CCR\_TCIE\_Pos       (1U)}}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define DMA\_CCR\_TCIE\_Msk       (0x1UL << DMA\_CCR\_TCIE\_Pos)                     }}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#define DMA\_CCR\_TCIE           DMA\_CCR\_TCIE\_Msk                                }}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define DMA\_CCR\_HTIE\_Pos       (2U)}}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define DMA\_CCR\_HTIE\_Msk       (0x1UL << DMA\_CCR\_HTIE\_Pos)                     }}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define DMA\_CCR\_HTIE           DMA\_CCR\_HTIE\_Msk                                }}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define DMA\_CCR\_TEIE\_Pos       (3U)}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define DMA\_CCR\_TEIE\_Msk       (0x1UL << DMA\_CCR\_TEIE\_Pos)                     }}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define DMA\_CCR\_TEIE           DMA\_CCR\_TEIE\_Msk                                }}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define DMA\_CCR\_DIR\_Pos        (4U)}}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define DMA\_CCR\_DIR\_Msk        (0x1UL << DMA\_CCR\_DIR\_Pos)                      }}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define DMA\_CCR\_DIR            DMA\_CCR\_DIR\_Msk                                 }}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define DMA\_CCR\_CIRC\_Pos       (5U)}}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define DMA\_CCR\_CIRC\_Msk       (0x1UL << DMA\_CCR\_CIRC\_Pos)                     }}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define DMA\_CCR\_CIRC           DMA\_CCR\_CIRC\_Msk                                }}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define DMA\_CCR\_PINC\_Pos       (6U)}}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define DMA\_CCR\_PINC\_Msk       (0x1UL << DMA\_CCR\_PINC\_Pos)                     }}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define DMA\_CCR\_PINC           DMA\_CCR\_PINC\_Msk                                }}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define DMA\_CCR\_MINC\_Pos       (7U)}}
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#define DMA\_CCR\_MINC\_Msk       (0x1UL << DMA\_CCR\_MINC\_Pos)                     }}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define DMA\_CCR\_MINC           DMA\_CCR\_MINC\_Msk                                }}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_Pos      (8U)}}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_Msk      (0x3UL << DMA\_CCR\_PSIZE\_Pos)                    }}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE          DMA\_CCR\_PSIZE\_Msk                               }}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_0        (0x1UL << DMA\_CCR\_PSIZE\_Pos)                    }}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define DMA\_CCR\_PSIZE\_1        (0x2UL << DMA\_CCR\_PSIZE\_Pos)                    }}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_Pos      (10U)}}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_Msk      (0x3UL << DMA\_CCR\_MSIZE\_Pos)                    }}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE          DMA\_CCR\_MSIZE\_Msk                               }}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_0        (0x1UL << DMA\_CCR\_MSIZE\_Pos)                    }}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define DMA\_CCR\_MSIZE\_1        (0x2UL << DMA\_CCR\_MSIZE\_Pos)                    }}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_Pos         (12U)}}
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_Msk         (0x3UL << DMA\_CCR\_PL\_Pos)                       }}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define DMA\_CCR\_PL             DMA\_CCR\_PL\_Msk                                  }}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_0           (0x1UL << DMA\_CCR\_PL\_Pos)                       }}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define DMA\_CCR\_PL\_1           (0x2UL << DMA\_CCR\_PL\_Pos)                       }}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define DMA\_CCR\_MEM2MEM\_Pos    (14U)}}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define DMA\_CCR\_MEM2MEM\_Msk    (0x1UL << DMA\_CCR\_MEM2MEM\_Pos)                  }}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define DMA\_CCR\_MEM2MEM        DMA\_CCR\_MEM2MEM\_Msk                             }}
\DoxyCodeLine{3103 \textcolor{comment}{/******************  Bit definition for DMA\_CNDTR register  *******************/}}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define DMA\_CNDTR\_NDT\_Pos      (0U)}}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define DMA\_CNDTR\_NDT\_Msk      (0xFFFFUL << DMA\_CNDTR\_NDT\_Pos)                 }}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define DMA\_CNDTR\_NDT          DMA\_CNDTR\_NDT\_Msk                               }}
\DoxyCodeLine{3108 \textcolor{comment}{/******************  Bit definition for DMA\_CPAR register  ********************/}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define DMA\_CPAR\_PA\_Pos        (0U)}}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define DMA\_CPAR\_PA\_Msk        (0xFFFFFFFFUL << DMA\_CPAR\_PA\_Pos)               }}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#define DMA\_CPAR\_PA            DMA\_CPAR\_PA\_Msk                                 }}
\DoxyCodeLine{3113 \textcolor{comment}{/******************  Bit definition for DMA\_CMAR register  ********************/}}
\DoxyCodeLine{3114 \textcolor{preprocessor}{\#define DMA\_CMAR\_MA\_Pos        (0U)}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#define DMA\_CMAR\_MA\_Msk        (0xFFFFFFFFUL << DMA\_CMAR\_MA\_Pos)               }}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#define DMA\_CMAR\_MA            DMA\_CMAR\_MA\_Msk                                 }}
\DoxyCodeLine{3118 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3119 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3120 \textcolor{comment}{/*                             DMAMUX Controller                              */}}
\DoxyCodeLine{3121 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3122 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3123 }
\DoxyCodeLine{3124 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CxCR register  **************/}}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_Pos                    (0U)}}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_Msk                    (0xFFUL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID                        DMAMUX\_CxCR\_DMAREQ\_ID\_Msk}}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_0                      (0x01UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_1                      (0x02UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_2                      (0x04UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_3                      (0x08UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_4                      (0x10UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_5                      (0x20UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_6                      (0x40UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_7                      (0x80UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE\_Pos                         (8U)}}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE\_Msk                         (0x1UL << DMAMUX\_CxCR\_SOIE\_Pos)}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE                             DMAMUX\_CxCR\_SOIE\_Msk}}
\DoxyCodeLine{3140 }
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE\_Pos                          (9U)}}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE\_Msk                          (0x1UL << DMAMUX\_CxCR\_EGE\_Pos)}}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE                              DMAMUX\_CxCR\_EGE\_Msk}}
\DoxyCodeLine{3144 }
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE\_Pos                           (16U)}}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE\_Msk                           (0x1UL << DMAMUX\_CxCR\_SE\_Pos)}}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE                               DMAMUX\_CxCR\_SE\_Msk}}
\DoxyCodeLine{3148 }
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_Pos                         (17U)}}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_Msk                         (0x3UL << DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL                             DMAMUX\_CxCR\_SPOL\_Msk}}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_0                           (0x1UL << DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_1                           (0x2UL << DMAMUX\_CxCR\_SPOL\_Pos)}}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_Pos                        (19U)}}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_Msk                        (0x1FUL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ                            DMAMUX\_CxCR\_NBREQ\_Msk}}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_0                          (0x01UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_1                          (0x02UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_2                          (0x04UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_3                          (0x08UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_4                          (0x10UL << DMAMUX\_CxCR\_NBREQ\_Pos)}}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_Pos                      (24U)}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_Msk                      (0x1FUL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID                          DMAMUX\_CxCR\_SYNC\_ID\_Msk}}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_0                        (0x01UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_1                        (0x02UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_2                        (0x04UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_3                        (0x08UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_4                        (0x10UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)}}
\DoxyCodeLine{3173 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CSR register  ****************/}}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0\_Pos                          (0U)}}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF0\_Pos)}}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0                              DMAMUX\_CSR\_SOF0\_Msk}}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1\_Pos                          (1U)}}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF1\_Pos)}}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1                              DMAMUX\_CSR\_SOF1\_Msk}}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2\_Pos                          (2U)}}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF2\_Pos)}}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2                              DMAMUX\_CSR\_SOF2\_Msk}}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3\_Pos                          (3U)}}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF3\_Pos)}}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3                              DMAMUX\_CSR\_SOF3\_Msk}}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4\_Pos                          (4U)}}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF4\_Pos)}}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4                              DMAMUX\_CSR\_SOF4\_Msk}}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5\_Pos                          (5U)}}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF5\_Pos)}}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5                              DMAMUX\_CSR\_SOF5\_Msk}}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6\_Pos                          (6U)}}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF6\_Pos)}}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6                              DMAMUX\_CSR\_SOF6\_Msk}}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7\_Pos                          (7U)}}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF7\_Pos)}}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7                              DMAMUX\_CSR\_SOF7\_Msk}}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8\_Pos                          (8U)}}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF8\_Pos)}}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8                              DMAMUX\_CSR\_SOF8\_Msk}}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9\_Pos                          (9U)}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9\_Msk                          (0x1UL << DMAMUX\_CSR\_SOF9\_Pos)}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9                              DMAMUX\_CSR\_SOF9\_Msk}}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10\_Pos                         (10U)}}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF10\_Pos)}}
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10                             DMAMUX\_CSR\_SOF10\_Msk}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11\_Pos                         (11U)}}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11\_Msk                         (0x1UL << DMAMUX\_CSR\_SOF11\_Pos)}}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11                              DMAMUX\_CSR\_SOF11\_Msk}}
\DoxyCodeLine{3210 }
\DoxyCodeLine{3211 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CFR register  ****************/}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0\_Pos                         (0U)}}
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF0\_Pos)}}
\DoxyCodeLine{3214 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0                             DMAMUX\_CFR\_CSOF0\_Msk}}
\DoxyCodeLine{3215 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1\_Pos                         (1U)}}
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF1\_Pos)}}
\DoxyCodeLine{3217 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1                             DMAMUX\_CFR\_CSOF1\_Msk}}
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2\_Pos                         (2U)}}
\DoxyCodeLine{3219 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF2\_Pos)}}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2                             DMAMUX\_CFR\_CSOF2\_Msk}}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3\_Pos                         (3U)}}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF3\_Pos)}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3                             DMAMUX\_CFR\_CSOF3\_Msk}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4\_Pos                         (4U)}}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF4\_Pos)}}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4                             DMAMUX\_CFR\_CSOF4\_Msk}}
\DoxyCodeLine{3227 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5\_Pos                         (5U)}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF5\_Pos)}}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5                             DMAMUX\_CFR\_CSOF5\_Msk}}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6\_Pos                         (6U)}}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF6\_Pos)}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6                             DMAMUX\_CFR\_CSOF6\_Msk}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7\_Pos                         (7U)}}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF7\_Pos)}}
\DoxyCodeLine{3235 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7                             DMAMUX\_CFR\_CSOF7\_Msk}}
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8\_Pos                         (8U)}}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF8\_Pos)}}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8                             DMAMUX\_CFR\_CSOF8\_Msk}}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9\_Pos                         (9U)}}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9\_Msk                         (0x1UL << DMAMUX\_CFR\_CSOF9\_Pos)}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9                             DMAMUX\_CFR\_CSOF9\_Msk}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10\_Pos                        (10U)}}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF10\_Pos)}}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10                            DMAMUX\_CFR\_CSOF10\_Msk}}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11\_Pos                        (11U)}}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11\_Msk                        (0x1UL << DMAMUX\_CFR\_CSOF11\_Pos)}}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11                            DMAMUX\_CFR\_CSOF11\_Msk}}
\DoxyCodeLine{3248 }
\DoxyCodeLine{3249 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGxCR register  ************/}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_Pos                      (0U)}}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_Msk                      (0x1FUL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID                          DMAMUX\_RGxCR\_SIG\_ID\_Msk}}
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_0                        (0x01UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_1                        (0x02UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_2                        (0x04UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_3                        (0x08UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_4                        (0x10UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE\_Pos                         (8U)}}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE\_Msk                         (0x1UL << DMAMUX\_RGxCR\_OIE\_Pos)}}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE                             DMAMUX\_RGxCR\_OIE\_Msk}}
\DoxyCodeLine{3262 }
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE\_Pos                          (16U)}}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE\_Msk                          (0x1UL << DMAMUX\_RGxCR\_GE\_Pos)}}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE                              DMAMUX\_RGxCR\_GE\_Msk}}
\DoxyCodeLine{3266 }
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_Pos                        (17U)}}
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_Msk                        (0x3UL << DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL                            DMAMUX\_RGxCR\_GPOL\_Msk}}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_0                          (0x1UL << DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_1                          (0x2UL << DMAMUX\_RGxCR\_GPOL\_Pos)}}
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_Pos                      (19U)}}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_Msk                      (0x1FUL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ                          DMAMUX\_RGxCR\_GNBREQ\_Msk}}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_0                        (0x01UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_1                        (0x02UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_2                        (0x04UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_3                        (0x08UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_4                        (0x10UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)}}
\DoxyCodeLine{3282 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGSR register  **************/}}
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0\_Pos                          (0U)}}
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF0\_Pos)}}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0                              DMAMUX\_RGSR\_OF0\_Msk}}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1\_Pos                          (1U)}}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF1\_Pos)}}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1                              DMAMUX\_RGSR\_OF1\_Msk}}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2\_Pos                          (2U)}}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF2\_Pos)}}
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2                              DMAMUX\_RGSR\_OF2\_Msk}}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3\_Pos                          (3U)}}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3\_Msk                          (0x1UL << DMAMUX\_RGSR\_OF3\_Pos)}}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3                              DMAMUX\_RGSR\_OF3\_Msk}}
\DoxyCodeLine{3295 }
\DoxyCodeLine{3296 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGCFR register  ************/}}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0\_Pos                        (0U)}}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF0\_Pos)}}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0                            DMAMUX\_RGCFR\_COF0\_Msk}}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1\_Pos                        (1U)}}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF1\_Pos)}}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1                            DMAMUX\_RGCFR\_COF1\_Msk}}
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2\_Pos                        (2U)}}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF2\_Pos)}}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2                            DMAMUX\_RGCFR\_COF2\_Msk}}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3\_Pos                        (3U)}}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3\_Msk                        (0x1UL << DMAMUX\_RGCFR\_COF3\_Pos)}}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3                            DMAMUX\_RGCFR\_COF3\_Msk}}
\DoxyCodeLine{3309 }
\DoxyCodeLine{3310 \textcolor{comment}{/******************** Bits definition for DMAMUX\_IPHW\_CFGR2  ******************/}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos       (0U)}}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Pos)}}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ0\_Msk}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos       (1U)}}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Pos)}}
\DoxyCodeLine{3316 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ1\_Msk}}
\DoxyCodeLine{3317 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos       (2U)}}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Pos)}}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ2\_Msk}}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos       (3U)}}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Pos)}}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ3\_Msk}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos       (4U)}}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Pos)}}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ4\_Msk}}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos       (5U)}}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Pos)}}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ5\_Msk}}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos       (6U)}}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Pos)}}
\DoxyCodeLine{3331 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ6\_Msk}}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos       (7U)}}
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Pos)}}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7           DMAMUX\_IPHW\_CFGR2\_NUM\_DMA\_EXT\_REQ7\_Msk}}
\DoxyCodeLine{3335 }
\DoxyCodeLine{3336 \textcolor{comment}{/******************** Bits definition for DMAMUX\_IPHW\_CFGR1  ******************/}}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos       (0U)}}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Pos)}}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS0\_Msk}}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos       (1U)}}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Pos)}}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS1\_Msk}}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos       (2U)}}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Pos)}}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS2\_Msk}}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos       (3U)}}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Pos)}}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS3\_Msk}}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos       (4U)}}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Pos)}}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS4\_Msk}}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos       (5U)}}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Pos)}}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS5\_Msk}}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos       (6U)}}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Pos)}}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS6\_Msk}}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos       (7U)}}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk       (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Pos)}}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7           DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_STREAMS7\_Msk}}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos    (8U)}}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Pos)}}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ0\_Msk}}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos    (9U)}}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Pos)}}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ1\_Msk}}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos    (10U)}}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Pos)}}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ2\_Msk}}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos    (11U)}}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Pos)}}
\DoxyCodeLine{3372 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ3\_Msk}}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos    (12U)}}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Pos)}}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ4\_Msk}}
\DoxyCodeLine{3376 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos    (13U)}}
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Pos)}}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ5\_Msk}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos    (14U)}}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Pos)}}
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ6\_Msk}}
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos    (15U)}}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk    (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Pos)}}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7        DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_PERIPH\_REQ7\_Msk}}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos          (16U)}}
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Pos)}}
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG0\_Msk}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos          (17U)}}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Pos)}}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG1\_Msk}}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos          (18U)}}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Pos)}}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG2\_Msk}}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos          (19U)}}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Pos)}}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG3\_Msk}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos          (20U)}}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Pos)}}
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG4\_Msk}}
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos          (21U)}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Pos)}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG5\_Msk}}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos          (22U)}}
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Pos)}}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG6\_Msk}}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos          (23U)}}
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk          (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Pos)}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7              DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_TRIG7\_Msk}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos        (24U)}}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Pos)}}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN0\_Msk}}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos        (25U)}}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Pos)}}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN1\_Msk}}
\DoxyCodeLine{3415 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos        (26U)}}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Pos)}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN2\_Msk}}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos        (27U)}}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Pos)}}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN3\_Msk}}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos        (28U)}}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Pos)}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN4\_Msk}}
\DoxyCodeLine{3424 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos        (29U)}}
\DoxyCodeLine{3425 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Pos)}}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN5\_Msk}}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos        (30U)}}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Pos)}}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN6\_Msk}}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos        (31U)}}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk        (0x1UL << DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Pos)}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7            DMAMUX\_IPHW\_CFGR1\_NUM\_DMA\_REQGEN7\_Msk}}
\DoxyCodeLine{3433 }
\DoxyCodeLine{3434 }
\DoxyCodeLine{3435 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3436 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3437 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{3438 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{3439 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{3440 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR1 register  ******************/}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0\_Pos        (0U)}}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0\_Msk        (0x1UL << EXTI\_IMR1\_IM0\_Pos)                  }}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0            EXTI\_IMR1\_IM0\_Msk                             }}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1\_Pos        (1U)}}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1\_Msk        (0x1UL << EXTI\_IMR1\_IM1\_Pos)                  }}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1            EXTI\_IMR1\_IM1\_Msk                             }}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2\_Pos        (2U)}}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2\_Msk        (0x1UL << EXTI\_IMR1\_IM2\_Pos)                  }}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2            EXTI\_IMR1\_IM2\_Msk                             }}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3\_Pos        (3U)}}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3\_Msk        (0x1UL << EXTI\_IMR1\_IM3\_Pos)                  }}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3            EXTI\_IMR1\_IM3\_Msk                             }}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4\_Pos        (4U)}}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4\_Msk        (0x1UL << EXTI\_IMR1\_IM4\_Pos)                  }}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4            EXTI\_IMR1\_IM4\_Msk                             }}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5\_Pos        (5U)}}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5\_Msk        (0x1UL << EXTI\_IMR1\_IM5\_Pos)                  }}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5            EXTI\_IMR1\_IM5\_Msk                             }}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6\_Pos        (6U)}}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6\_Msk        (0x1UL << EXTI\_IMR1\_IM6\_Pos)                  }}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6            EXTI\_IMR1\_IM6\_Msk                             }}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7\_Pos        (7U)}}
\DoxyCodeLine{3463 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7\_Msk        (0x1UL << EXTI\_IMR1\_IM7\_Pos)                  }}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7            EXTI\_IMR1\_IM7\_Msk                             }}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8\_Pos        (8U)}}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8\_Msk        (0x1UL << EXTI\_IMR1\_IM8\_Pos)                  }}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8            EXTI\_IMR1\_IM8\_Msk                             }}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9\_Pos        (9U)}}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9\_Msk        (0x1UL << EXTI\_IMR1\_IM9\_Pos)                  }}
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9            EXTI\_IMR1\_IM9\_Msk                             }}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10\_Pos       (10U)}}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10\_Msk       (0x1UL << EXTI\_IMR1\_IM10\_Pos)                 }}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10           EXTI\_IMR1\_IM10\_Msk                            }}
\DoxyCodeLine{3474 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11\_Pos       (11U)}}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11\_Msk       (0x1UL << EXTI\_IMR1\_IM11\_Pos)                 }}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11           EXTI\_IMR1\_IM11\_Msk                            }}
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12\_Pos       (12U)}}
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12\_Msk       (0x1UL << EXTI\_IMR1\_IM12\_Pos)                 }}
\DoxyCodeLine{3479 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12           EXTI\_IMR1\_IM12\_Msk                            }}
\DoxyCodeLine{3480 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13\_Pos       (13U)}}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13\_Msk       (0x1UL << EXTI\_IMR1\_IM13\_Pos)                 }}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13           EXTI\_IMR1\_IM13\_Msk                            }}
\DoxyCodeLine{3483 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14\_Pos       (14U)}}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14\_Msk       (0x1UL << EXTI\_IMR1\_IM14\_Pos)                 }}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14           EXTI\_IMR1\_IM14\_Msk                            }}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15\_Pos       (15U)}}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15\_Msk       (0x1UL << EXTI\_IMR1\_IM15\_Pos)                 }}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15           EXTI\_IMR1\_IM15\_Msk                            }}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16\_Pos       (16U)}}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16\_Msk       (0x1UL << EXTI\_IMR1\_IM16\_Pos)                 }}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16           EXTI\_IMR1\_IM16\_Msk                            }}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17\_Pos       (17U)}}
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17\_Msk       (0x1UL << EXTI\_IMR1\_IM17\_Pos)                 }}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17           EXTI\_IMR1\_IM17\_Msk                            }}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18\_Pos       (18U)}}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18\_Msk       (0x1UL << EXTI\_IMR1\_IM18\_Pos)                 }}
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18           EXTI\_IMR1\_IM18\_Msk                            }}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19\_Pos       (19U)}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19\_Msk       (0x1UL << EXTI\_IMR1\_IM19\_Pos)                 }}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19           EXTI\_IMR1\_IM19\_Msk                            }}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20\_Pos       (20U)}}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20\_Msk       (0x1UL << EXTI\_IMR1\_IM20\_Pos)                 }}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20           EXTI\_IMR1\_IM20\_Msk                            }}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21\_Pos       (21U)}}
\DoxyCodeLine{3505 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21\_Msk       (0x1UL << EXTI\_IMR1\_IM21\_Pos)                 }}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21           EXTI\_IMR1\_IM21\_Msk                            }}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22\_Pos       (22U)}}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22\_Msk       (0x1UL << EXTI\_IMR1\_IM22\_Pos)                 }}
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22           EXTI\_IMR1\_IM22\_Msk                            }}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23\_Pos       (23U)}}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23\_Msk       (0x1UL << EXTI\_IMR1\_IM23\_Pos)                 }}
\DoxyCodeLine{3512 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23           EXTI\_IMR1\_IM23\_Msk                            }}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24\_Pos       (24U)}}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24\_Msk       (0x1UL << EXTI\_IMR1\_IM24\_Pos)                 }}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24           EXTI\_IMR1\_IM24\_Msk                            }}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25\_Pos       (25U)}}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25\_Msk       (0x1UL << EXTI\_IMR1\_IM25\_Pos)                 }}
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25           EXTI\_IMR1\_IM25\_Msk                            }}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26\_Pos       (26U)}}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26\_Msk       (0x1UL << EXTI\_IMR1\_IM26\_Pos)                 }}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26           EXTI\_IMR1\_IM26\_Msk                            }}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27\_Pos       (27U)}}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27\_Msk       (0x1UL << EXTI\_IMR1\_IM27\_Pos)                 }}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27           EXTI\_IMR1\_IM27\_Msk                            }}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28\_Pos       (28U)}}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28\_Msk       (0x1UL << EXTI\_IMR1\_IM28\_Pos)                 }}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28           EXTI\_IMR1\_IM28\_Msk                            }}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29\_Pos       (29U)}}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29\_Msk       (0x1UL << EXTI\_IMR1\_IM29\_Pos)                 }}
\DoxyCodeLine{3530 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29           EXTI\_IMR1\_IM29\_Msk                            }}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30\_Pos       (30U)}}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30\_Msk       (0x1UL << EXTI\_IMR1\_IM30\_Pos)                 }}
\DoxyCodeLine{3533 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30           EXTI\_IMR1\_IM30\_Msk                            }}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM\_Pos         (0U)}}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM\_Msk         (0x7FFFFFFFUL << EXTI\_IMR1\_IM\_Pos)            }}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM             EXTI\_IMR1\_IM\_Msk                              }}
\DoxyCodeLine{3538 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR1 register  ******************/}}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0\_Pos        (0U)}}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0\_Msk        (0x1UL << EXTI\_EMR1\_EM0\_Pos)                  }}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0            EXTI\_EMR1\_EM0\_Msk                             }}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1\_Pos        (1U)}}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1\_Msk        (0x1UL << EXTI\_EMR1\_EM1\_Pos)                  }}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1            EXTI\_EMR1\_EM1\_Msk                             }}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2\_Pos        (2U)}}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2\_Msk        (0x1UL << EXTI\_EMR1\_EM2\_Pos)                  }}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2            EXTI\_EMR1\_EM2\_Msk                             }}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3\_Pos        (3U)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3\_Msk        (0x1UL << EXTI\_EMR1\_EM3\_Pos)                  }}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3            EXTI\_EMR1\_EM3\_Msk                             }}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4\_Pos        (4U)}}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4\_Msk        (0x1UL << EXTI\_EMR1\_EM4\_Pos)                  }}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4            EXTI\_EMR1\_EM4\_Msk                             }}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5\_Pos        (5U)}}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5\_Msk        (0x1UL << EXTI\_EMR1\_EM5\_Pos)                  }}
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5            EXTI\_EMR1\_EM5\_Msk                             }}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6\_Pos        (6U)}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6\_Msk        (0x1UL << EXTI\_EMR1\_EM6\_Pos)                  }}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6            EXTI\_EMR1\_EM6\_Msk                             }}
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7\_Pos        (7U)}}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7\_Msk        (0x1UL << EXTI\_EMR1\_EM7\_Pos)                  }}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7            EXTI\_EMR1\_EM7\_Msk                             }}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8\_Pos        (8U)}}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8\_Msk        (0x1UL << EXTI\_EMR1\_EM8\_Pos)                  }}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8            EXTI\_EMR1\_EM8\_Msk                             }}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9\_Pos        (9U)}}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9\_Msk        (0x1UL << EXTI\_EMR1\_EM9\_Pos)                  }}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9            EXTI\_EMR1\_EM9\_Msk                             }}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10\_Pos       (10U)}}
\DoxyCodeLine{3570 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10\_Msk       (0x1UL << EXTI\_EMR1\_EM10\_Pos)                 }}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10           EXTI\_EMR1\_EM10\_Msk                            }}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11\_Pos       (11U)}}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11\_Msk       (0x1UL << EXTI\_EMR1\_EM11\_Pos)                 }}
\DoxyCodeLine{3574 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11           EXTI\_EMR1\_EM11\_Msk                            }}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12\_Pos       (12U)}}
\DoxyCodeLine{3576 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12\_Msk       (0x1UL << EXTI\_EMR1\_EM12\_Pos)                 }}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12           EXTI\_EMR1\_EM12\_Msk                            }}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13\_Pos       (13U)}}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13\_Msk       (0x1UL << EXTI\_EMR1\_EM13\_Pos)                 }}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13           EXTI\_EMR1\_EM13\_Msk                            }}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14\_Pos       (14U)}}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14\_Msk       (0x1UL << EXTI\_EMR1\_EM14\_Pos)                 }}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14           EXTI\_EMR1\_EM14\_Msk                            }}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15\_Pos       (15U)}}
\DoxyCodeLine{3585 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15\_Msk       (0x1UL << EXTI\_EMR1\_EM15\_Pos)                 }}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15           EXTI\_EMR1\_EM15\_Msk                            }}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16\_Pos       (16U)}}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16\_Msk       (0x1UL << EXTI\_EMR1\_EM16\_Pos)                 }}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16           EXTI\_EMR1\_EM16\_Msk                            }}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17\_Pos       (17U)}}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17\_Msk       (0x1UL << EXTI\_EMR1\_EM17\_Pos)                 }}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17           EXTI\_EMR1\_EM17\_Msk                            }}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18\_Pos       (18U)}}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18\_Msk       (0x1UL << EXTI\_EMR1\_EM18\_Pos)                 }}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18           EXTI\_EMR1\_EM18\_Msk                            }}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM19\_Pos       (19U)}}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM19\_Msk       (0x1UL << EXTI\_EMR1\_EM19\_Pos)                 }}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM19           EXTI\_EMR1\_EM19\_Msk                            }}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20\_Pos       (20U)}}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20\_Msk       (0x1UL << EXTI\_EMR1\_EM20\_Pos)                 }}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20           EXTI\_EMR1\_EM20\_Msk                            }}
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21\_Pos       (21U)}}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21\_Msk       (0x1UL << EXTI\_EMR1\_EM21\_Pos)                 }}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21           EXTI\_EMR1\_EM21\_Msk                            }}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22\_Pos       (22U)}}
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22\_Msk       (0x1UL << EXTI\_EMR1\_EM22\_Pos)                 }}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22           EXTI\_EMR1\_EM22\_Msk                            }}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23\_Pos       (23U)}}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23\_Msk       (0x1UL << EXTI\_EMR1\_EM23\_Pos)                 }}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23           EXTI\_EMR1\_EM23\_Msk                            }}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24\_Pos       (24U)}}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24\_Msk       (0x1UL << EXTI\_EMR1\_EM24\_Pos)                 }}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24           EXTI\_EMR1\_EM24\_Msk                            }}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25\_Pos       (25U)}}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25\_Msk       (0x1UL << EXTI\_EMR1\_EM25\_Pos)                 }}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25           EXTI\_EMR1\_EM25\_Msk                            }}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26\_Pos       (26U)}}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26\_Msk       (0x1UL << EXTI\_EMR1\_EM26\_Pos)                 }}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26           EXTI\_EMR1\_EM26\_Msk                            }}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27\_Pos       (27U)}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27\_Msk       (0x1UL << EXTI\_EMR1\_EM27\_Pos)                 }}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27           EXTI\_EMR1\_EM27\_Msk                            }}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28\_Pos       (28U)}}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28\_Msk       (0x1UL << EXTI\_EMR1\_EM28\_Pos)                 }}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28           EXTI\_EMR1\_EM28\_Msk                            }}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29\_Pos       (29U)}}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29\_Msk       (0x1UL << EXTI\_EMR1\_EM29\_Pos)                 }}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29           EXTI\_EMR1\_EM29\_Msk                            }}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30\_Pos       (30U)}}
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30\_Msk       (0x1UL << EXTI\_EMR1\_EM30\_Pos)                 }}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30           EXTI\_EMR1\_EM30\_Msk                            }}
\DoxyCodeLine{3633 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR1 register  ******************/}}
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT0\_Pos       (0U)}}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT0\_Msk       (0x1UL << EXTI\_RTSR1\_RT0\_Pos)                 }}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT0           EXTI\_RTSR1\_RT0\_Msk                            }}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT1\_Pos       (1U)}}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT1\_Msk       (0x1UL << EXTI\_RTSR1\_RT1\_Pos)                 }}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT1           EXTI\_RTSR1\_RT1\_Msk                            }}
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT2\_Pos       (2U)}}
\DoxyCodeLine{3641 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT2\_Msk       (0x1UL << EXTI\_RTSR1\_RT2\_Pos)                 }}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT2           EXTI\_RTSR1\_RT2\_Msk                            }}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT3\_Pos       (3U)}}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT3\_Msk       (0x1UL << EXTI\_RTSR1\_RT3\_Pos)                 }}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT3           EXTI\_RTSR1\_RT3\_Msk                            }}
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT4\_Pos       (4U)}}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT4\_Msk       (0x1UL << EXTI\_RTSR1\_RT4\_Pos)                 }}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT4           EXTI\_RTSR1\_RT4\_Msk                            }}
\DoxyCodeLine{3649 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT5\_Pos       (5U)}}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT5\_Msk       (0x1UL << EXTI\_RTSR1\_RT5\_Pos)                 }}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT5           EXTI\_RTSR1\_RT5\_Msk                            }}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT6\_Pos       (6U)}}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT6\_Msk       (0x1UL << EXTI\_RTSR1\_RT6\_Pos)                 }}
\DoxyCodeLine{3654 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT6           EXTI\_RTSR1\_RT6\_Msk                            }}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT7\_Pos       (7U)}}
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT7\_Msk       (0x1UL << EXTI\_RTSR1\_RT7\_Pos)                 }}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT7           EXTI\_RTSR1\_RT7\_Msk                            }}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT8\_Pos       (8U)}}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT8\_Msk       (0x1UL << EXTI\_RTSR1\_RT8\_Pos)                 }}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT8           EXTI\_RTSR1\_RT8\_Msk                            }}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT9\_Pos       (9U)}}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT9\_Msk       (0x1UL << EXTI\_RTSR1\_RT9\_Pos)                 }}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT9           EXTI\_RTSR1\_RT9\_Msk                            }}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT10\_Pos      (10U)}}
\DoxyCodeLine{3665 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT10\_Msk      (0x1UL << EXTI\_RTSR1\_RT10\_Pos)                }}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT10          EXTI\_RTSR1\_RT10\_Msk                           }}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT11\_Pos      (11U)}}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT11\_Msk      (0x1UL << EXTI\_RTSR1\_RT11\_Pos)                }}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT11          EXTI\_RTSR1\_RT11\_Msk                           }}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT12\_Pos      (12U)}}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT12\_Msk      (0x1UL << EXTI\_RTSR1\_RT12\_Pos)                }}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT12          EXTI\_RTSR1\_RT12\_Msk                           }}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT13\_Pos      (13U)}}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT13\_Msk      (0x1UL << EXTI\_RTSR1\_RT13\_Pos)                }}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT13          EXTI\_RTSR1\_RT13\_Msk                           }}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT14\_Pos      (14U)}}
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT14\_Msk      (0x1UL << EXTI\_RTSR1\_RT14\_Pos)                }}
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT14          EXTI\_RTSR1\_RT14\_Msk                           }}
\DoxyCodeLine{3679 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT15\_Pos      (15U)}}
\DoxyCodeLine{3680 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT15\_Msk      (0x1UL << EXTI\_RTSR1\_RT15\_Pos)                }}
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT15          EXTI\_RTSR1\_RT15\_Msk                           }}
\DoxyCodeLine{3682 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT16\_Pos      (16U)}}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT16\_Msk      (0x1UL << EXTI\_RTSR1\_RT16\_Pos)                }}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT16          EXTI\_RTSR1\_RT16\_Msk                           }}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT17\_Pos      (17U)}}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT17\_Msk      (0x1UL << EXTI\_RTSR1\_RT17\_Pos)                }}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT17          EXTI\_RTSR1\_RT17\_Msk                           }}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT19\_Pos      (19U)}}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT19\_Msk      (0x1UL << EXTI\_RTSR1\_RT19\_Pos)                }}
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT19          EXTI\_RTSR1\_RT19\_Msk                           }}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT20\_Pos      (20U)}}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT20\_Msk      (0x1UL << EXTI\_RTSR1\_RT20\_Pos)                }}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT20          EXTI\_RTSR1\_RT20\_Msk                           }}
\DoxyCodeLine{3694 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT21\_Pos      (21U)}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT21\_Msk      (0x1UL << EXTI\_RTSR1\_RT21\_Pos)                }}
\DoxyCodeLine{3696 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT21          EXTI\_RTSR1\_RT21\_Msk                           }}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT22\_Pos      (22U)}}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT22\_Msk      (0x1UL << EXTI\_RTSR1\_RT22\_Pos)                }}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT22          EXTI\_RTSR1\_RT22\_Msk                           }}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT29\_Pos      (29U)}}
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT29\_Msk      (0x1UL << EXTI\_RTSR1\_RT29\_Pos)                }}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT29          EXTI\_RTSR1\_RT29\_Msk                           }}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT30\_Pos      (30U)}}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT30\_Msk      (0x1UL << EXTI\_RTSR1\_RT30\_Pos)                }}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_RT30          EXTI\_RTSR1\_RT30\_Msk                           }}
\DoxyCodeLine{3707 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR1 register  ******************/}}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT0\_Pos       (0U)}}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT0\_Msk       (0x1UL << EXTI\_FTSR1\_FT0\_Pos)                 }}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT0           EXTI\_FTSR1\_FT0\_Msk                            }}
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT1\_Pos       (1U)}}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT1\_Msk       (0x1UL << EXTI\_FTSR1\_FT1\_Pos)                 }}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT1           EXTI\_FTSR1\_FT1\_Msk                            }}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT2\_Pos       (2U)}}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT2\_Msk       (0x1UL << EXTI\_FTSR1\_FT2\_Pos)                 }}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT2           EXTI\_FTSR1\_FT2\_Msk                            }}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT3\_Pos       (3U)}}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT3\_Msk       (0x1UL << EXTI\_FTSR1\_FT3\_Pos)                 }}
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT3           EXTI\_FTSR1\_FT3\_Msk                            }}
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT4\_Pos       (4U)}}
\DoxyCodeLine{3721 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT4\_Msk       (0x1UL << EXTI\_FTSR1\_FT4\_Pos)                 }}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT4           EXTI\_FTSR1\_FT4\_Msk                            }}
\DoxyCodeLine{3723 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT5\_Pos       (5U)}}
\DoxyCodeLine{3724 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT5\_Msk       (0x1UL << EXTI\_FTSR1\_FT5\_Pos)                 }}
\DoxyCodeLine{3725 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT5           EXTI\_FTSR1\_FT5\_Msk                            }}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT6\_Pos       (6U)}}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT6\_Msk       (0x1UL << EXTI\_FTSR1\_FT6\_Pos)                 }}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT6           EXTI\_FTSR1\_FT6\_Msk                            }}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT7\_Pos       (7U)}}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT7\_Msk       (0x1UL << EXTI\_FTSR1\_FT7\_Pos)                 }}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT7           EXTI\_FTSR1\_FT7\_Msk                            }}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT8\_Pos       (8U)}}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT8\_Msk       (0x1UL << EXTI\_FTSR1\_FT8\_Pos)                 }}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT8           EXTI\_FTSR1\_FT8\_Msk                            }}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT9\_Pos       (9U)}}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT9\_Msk       (0x1UL << EXTI\_FTSR1\_FT9\_Pos)                 }}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT9           EXTI\_FTSR1\_FT9\_Msk                            }}
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT10\_Pos      (10U)}}
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT10\_Msk      (0x1UL << EXTI\_FTSR1\_FT10\_Pos)                }}
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT10          EXTI\_FTSR1\_FT10\_Msk                           }}
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT11\_Pos      (11U)}}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT11\_Msk      (0x1UL << EXTI\_FTSR1\_FT11\_Pos)                }}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT11          EXTI\_FTSR1\_FT11\_Msk                           }}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT12\_Pos      (12U)}}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT12\_Msk      (0x1UL << EXTI\_FTSR1\_FT12\_Pos)                }}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT12          EXTI\_FTSR1\_FT12\_Msk                           }}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT13\_Pos      (13U)}}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT13\_Msk      (0x1UL << EXTI\_FTSR1\_FT13\_Pos)                }}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT13          EXTI\_FTSR1\_FT13\_Msk                           }}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT14\_Pos      (14U)}}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT14\_Msk      (0x1UL << EXTI\_FTSR1\_FT14\_Pos)                }}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT14          EXTI\_FTSR1\_FT14\_Msk                           }}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT15\_Pos      (15U)}}
\DoxyCodeLine{3754 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT15\_Msk      (0x1UL << EXTI\_FTSR1\_FT15\_Pos)                }}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT15          EXTI\_FTSR1\_FT15\_Msk                           }}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT16\_Pos      (16U)}}
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT16\_Msk      (0x1UL << EXTI\_FTSR1\_FT16\_Pos)                }}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT16          EXTI\_FTSR1\_FT16\_Msk                           }}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT17\_Pos      (17U)}}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT17\_Msk      (0x1UL << EXTI\_FTSR1\_FT17\_Pos)                }}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT17          EXTI\_FTSR1\_FT17\_Msk                           }}
\DoxyCodeLine{3762 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT19\_Pos      (19U)}}
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT19\_Msk      (0x1UL << EXTI\_FTSR1\_FT19\_Pos)                }}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT19          EXTI\_FTSR1\_FT19\_Msk                           }}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT20\_Pos      (20U)}}
\DoxyCodeLine{3766 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT20\_Msk      (0x1UL << EXTI\_FTSR1\_FT20\_Pos)                }}
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT20          EXTI\_FTSR1\_FT20\_Msk                           }}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT21\_Pos      (21U)}}
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT21\_Msk      (0x1UL << EXTI\_FTSR1\_FT21\_Pos)                }}
\DoxyCodeLine{3770 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT21          EXTI\_FTSR1\_FT21\_Msk                           }}
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT22\_Pos      (22U)}}
\DoxyCodeLine{3772 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT22\_Msk      (0x1UL << EXTI\_FTSR1\_FT22\_Pos)                }}
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT22          EXTI\_FTSR1\_FT22\_Msk                           }}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT29\_Pos      (29U)}}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT29\_Msk      (0x1UL << EXTI\_FTSR1\_FT29\_Pos)                }}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT29          EXTI\_FTSR1\_FT29\_Msk                           }}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT30\_Pos      (30U)}}
\DoxyCodeLine{3778 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT30\_Msk      (0x1UL << EXTI\_FTSR1\_FT30\_Pos)                }}
\DoxyCodeLine{3779 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_FT30          EXTI\_FTSR1\_FT30\_Msk                           }}
\DoxyCodeLine{3781 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER1 register  *****************/}}
\DoxyCodeLine{3782 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI0\_Pos     (0U)}}
\DoxyCodeLine{3783 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI0\_Msk     (0x1UL << EXTI\_SWIER1\_SWI0\_Pos)               }}
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI0         EXTI\_SWIER1\_SWI0\_Msk                          }}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI1\_Pos     (1U)}}
\DoxyCodeLine{3786 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI1\_Msk     (0x1UL << EXTI\_SWIER1\_SWI1\_Pos)               }}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI1         EXTI\_SWIER1\_SWI1\_Msk                          }}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI2\_Pos     (2U)}}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI2\_Msk     (0x1UL << EXTI\_SWIER1\_SWI2\_Pos)               }}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI2         EXTI\_SWIER1\_SWI2\_Msk                          }}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI3\_Pos     (3U)}}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI3\_Msk     (0x1UL << EXTI\_SWIER1\_SWI3\_Pos)               }}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI3         EXTI\_SWIER1\_SWI3\_Msk                          }}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI4\_Pos     (4U)}}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI4\_Msk     (0x1UL << EXTI\_SWIER1\_SWI4\_Pos)               }}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI4         EXTI\_SWIER1\_SWI4\_Msk                          }}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI5\_Pos     (5U)}}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI5\_Msk     (0x1UL << EXTI\_SWIER1\_SWI5\_Pos)               }}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI5         EXTI\_SWIER1\_SWI5\_Msk                          }}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI6\_Pos     (6U)}}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI6\_Msk     (0x1UL << EXTI\_SWIER1\_SWI6\_Pos)               }}
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI6         EXTI\_SWIER1\_SWI6\_Msk                          }}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI7\_Pos     (7U)}}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI7\_Msk     (0x1UL << EXTI\_SWIER1\_SWI7\_Pos)               }}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI7         EXTI\_SWIER1\_SWI7\_Msk                          }}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI8\_Pos     (8U)}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI8\_Msk     (0x1UL << EXTI\_SWIER1\_SWI8\_Pos)               }}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI8         EXTI\_SWIER1\_SWI8\_Msk                          }}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI9\_Pos     (9U)}}
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI9\_Msk     (0x1UL << EXTI\_SWIER1\_SWI9\_Pos)               }}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI9         EXTI\_SWIER1\_SWI9\_Msk                          }}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI10\_Pos    (10U)}}
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI10\_Msk    (0x1UL << EXTI\_SWIER1\_SWI10\_Pos)              }}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI10        EXTI\_SWIER1\_SWI10\_Msk                         }}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI11\_Pos    (11U)}}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI11\_Msk    (0x1UL << EXTI\_SWIER1\_SWI11\_Pos)              }}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI11        EXTI\_SWIER1\_SWI11\_Msk                         }}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI12\_Pos    (12U)}}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI12\_Msk    (0x1UL << EXTI\_SWIER1\_SWI12\_Pos)              }}
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI12        EXTI\_SWIER1\_SWI12\_Msk                         }}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI13\_Pos    (13U)}}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI13\_Msk    (0x1UL << EXTI\_SWIER1\_SWI13\_Pos)              }}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI13        EXTI\_SWIER1\_SWI13\_Msk                         }}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI14\_Pos    (14U)}}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI14\_Msk    (0x1UL << EXTI\_SWIER1\_SWI14\_Pos)              }}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI14        EXTI\_SWIER1\_SWI14\_Msk                         }}
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI15\_Pos    (15U)}}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI15\_Msk    (0x1UL << EXTI\_SWIER1\_SWI15\_Pos)              }}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI15        EXTI\_SWIER1\_SWI15\_Msk                         }}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI16\_Pos    (16U)}}
\DoxyCodeLine{3831 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI16\_Msk    (0x1UL << EXTI\_SWIER1\_SWI16\_Pos)              }}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI16        EXTI\_SWIER1\_SWI16\_Msk                         }}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI17\_Pos    (17U)}}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI17\_Msk    (0x1UL << EXTI\_SWIER1\_SWI17\_Pos)              }}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI17        EXTI\_SWIER1\_SWI17\_Msk                         }}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI19\_Pos    (19U)}}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI19\_Msk    (0x1UL << EXTI\_SWIER1\_SWI19\_Pos)              }}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI19        EXTI\_SWIER1\_SWI19\_Msk                         }}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI20\_Pos    (20U)}}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI20\_Msk    (0x1UL << EXTI\_SWIER1\_SWI20\_Pos)              }}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI20        EXTI\_SWIER1\_SWI20\_Msk                         }}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI21\_Pos    (21U)}}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI21\_Msk    (0x1UL << EXTI\_SWIER1\_SWI21\_Pos)              }}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI21        EXTI\_SWIER1\_SWI21\_Msk                         }}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI22\_Pos    (22U)}}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI22\_Msk    (0x1UL << EXTI\_SWIER1\_SWI22\_Pos)              }}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI22        EXTI\_SWIER1\_SWI22\_Msk                         }}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI29\_Pos    (29U)}}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI29\_Msk    (0x1UL << EXTI\_SWIER1\_SWI29\_Pos)              }}
\DoxyCodeLine{3850 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI29        EXTI\_SWIER1\_SWI29\_Msk                         }}
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI30\_Pos    (30U)}}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI30\_Msk    (0x1UL << EXTI\_SWIER1\_SWI30\_Pos)              }}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWI30        EXTI\_SWIER1\_SWI30\_Msk                         }}
\DoxyCodeLine{3855 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR1 register  *******************/}}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF0\_Pos        (0U)}}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF0\_Msk        (0x1UL << EXTI\_PR1\_PIF0\_Pos)                  }}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF0            EXTI\_PR1\_PIF0\_Msk                             }}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF1\_Pos        (1U)}}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF1\_Msk        (0x1UL << EXTI\_PR1\_PIF1\_Pos)                  }}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF1            EXTI\_PR1\_PIF1\_Msk                             }}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF2\_Pos        (2U)}}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF2\_Msk        (0x1UL << EXTI\_PR1\_PIF2\_Pos)                  }}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF2            EXTI\_PR1\_PIF2\_Msk                             }}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF3\_Pos        (3U)}}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF3\_Msk        (0x1UL << EXTI\_PR1\_PIF3\_Pos)                  }}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF3            EXTI\_PR1\_PIF3\_Msk                             }}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF4\_Pos        (4U)}}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF4\_Msk        (0x1UL << EXTI\_PR1\_PIF4\_Pos)                  }}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF4            EXTI\_PR1\_PIF4\_Msk                             }}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF5\_Pos        (5U)}}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF5\_Msk        (0x1UL << EXTI\_PR1\_PIF5\_Pos)                  }}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF5            EXTI\_PR1\_PIF5\_Msk                             }}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF6\_Pos        (6U)}}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF6\_Msk        (0x1UL << EXTI\_PR1\_PIF6\_Pos)                  }}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF6            EXTI\_PR1\_PIF6\_Msk                             }}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF7\_Pos        (7U)}}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF7\_Msk        (0x1UL << EXTI\_PR1\_PIF7\_Pos)                  }}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF7            EXTI\_PR1\_PIF7\_Msk                             }}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF8\_Pos        (8U)}}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF8\_Msk        (0x1UL << EXTI\_PR1\_PIF8\_Pos)                  }}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF8            EXTI\_PR1\_PIF8\_Msk                             }}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF9\_Pos        (9U)}}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF9\_Msk        (0x1UL << EXTI\_PR1\_PIF9\_Pos)                  }}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF9            EXTI\_PR1\_PIF9\_Msk                             }}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF10\_Pos       (10U)}}
\DoxyCodeLine{3887 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF10\_Msk       (0x1UL << EXTI\_PR1\_PIF10\_Pos)                 }}
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF10           EXTI\_PR1\_PIF10\_Msk                            }}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF11\_Pos       (11U)}}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF11\_Msk       (0x1UL << EXTI\_PR1\_PIF11\_Pos)                 }}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF11           EXTI\_PR1\_PIF11\_Msk                            }}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF12\_Pos       (12U)}}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF12\_Msk       (0x1UL << EXTI\_PR1\_PIF12\_Pos)                 }}
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF12           EXTI\_PR1\_PIF12\_Msk                            }}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF13\_Pos       (13U)}}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF13\_Msk       (0x1UL << EXTI\_PR1\_PIF13\_Pos)                 }}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF13           EXTI\_PR1\_PIF13\_Msk                            }}
\DoxyCodeLine{3898 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF14\_Pos       (14U)}}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF14\_Msk       (0x1UL << EXTI\_PR1\_PIF14\_Pos)                 }}
\DoxyCodeLine{3900 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF14           EXTI\_PR1\_PIF14\_Msk                            }}
\DoxyCodeLine{3901 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF15\_Pos       (15U)}}
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF15\_Msk       (0x1UL << EXTI\_PR1\_PIF15\_Pos)                 }}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF15           EXTI\_PR1\_PIF15\_Msk                            }}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF16\_Pos       (16U)}}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF16\_Msk       (0x1UL << EXTI\_PR1\_PIF16\_Pos)                 }}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF16           EXTI\_PR1\_PIF16\_Msk                            }}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF17\_Pos       (17U)}}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF17\_Msk       (0x1UL << EXTI\_PR1\_PIF17\_Pos)                 }}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF17           EXTI\_PR1\_PIF17\_Msk                            }}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF19\_Pos       (19U)}}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF19\_Msk       (0x1UL << EXTI\_PR1\_PIF19\_Pos)                 }}
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF19           EXTI\_PR1\_PIF19\_Msk                            }}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF20\_Pos       (20U)}}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF20\_Msk       (0x1UL << EXTI\_PR1\_PIF20\_Pos)                 }}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF20           EXTI\_PR1\_PIF20\_Msk                            }}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF21\_Pos       (21U)}}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF21\_Msk       (0x1UL << EXTI\_PR1\_PIF21\_Pos)                 }}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF21           EXTI\_PR1\_PIF21\_Msk                            }}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF22\_Pos       (22U)}}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF22\_Msk       (0x1UL << EXTI\_PR1\_PIF22\_Pos)                 }}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF22           EXTI\_PR1\_PIF22\_Msk                            }}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF29\_Pos       (29U)}}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF29\_Msk       (0x1UL << EXTI\_PR1\_PIF29\_Pos)                 }}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF29           EXTI\_PR1\_PIF29\_Msk                            }}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF30\_Pos       (30U)}}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF30\_Msk       (0x1UL << EXTI\_PR1\_PIF30\_Pos)                 }}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define EXTI\_PR1\_PIF30           EXTI\_PR1\_PIF30\_Msk                            }}
\DoxyCodeLine{3929 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR2 register  ******************/}}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34\_Pos       (2U)}}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34\_Msk       (0x1UL << EXTI\_IMR2\_IM34\_Pos)                 }}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34           EXTI\_IMR2\_IM34\_Msk                            }}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36\_Pos       (4U)}}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36\_Msk       (0x1UL << EXTI\_IMR2\_IM36\_Pos)                 }}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36           EXTI\_IMR2\_IM36\_Msk                            }}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37\_Pos       (5U)}}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37\_Msk       (0x1UL << EXTI\_IMR2\_IM37\_Pos)                 }}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37           EXTI\_IMR2\_IM37\_Msk                            }}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38\_Pos       (6U)}}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38\_Msk       (0x1UL << EXTI\_IMR2\_IM38\_Pos)                 }}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38           EXTI\_IMR2\_IM38\_Msk                            }}
\DoxyCodeLine{3942 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39\_Pos       (7U)}}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39\_Msk       (0x1UL << EXTI\_IMR2\_IM39\_Pos)                 }}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39           EXTI\_IMR2\_IM39\_Msk                            }}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40\_Pos       (8U)}}
\DoxyCodeLine{3946 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40\_Msk       (0x1UL << EXTI\_IMR2\_IM40\_Pos)                 }}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40           EXTI\_IMR2\_IM40\_Msk                            }}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41\_Pos       (9U)}}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41\_Msk       (0x1UL << EXTI\_IMR2\_IM41\_Pos)                 }}
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41           EXTI\_IMR2\_IM41\_Msk                            }}
\DoxyCodeLine{3951 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM\_Pos         (0U)}}
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM\_Msk         (0x3F4UL << EXTI\_IMR2\_IM\_Pos)                 }}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM             EXTI\_IMR2\_IM\_Msk                              }}
\DoxyCodeLine{3955 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR2 register  ******************/}}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34\_Pos       (2U)}}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34\_Msk       (0x1UL << EXTI\_EMR2\_EM34\_Pos)                 }}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34           EXTI\_EMR2\_EM34\_Msk                            }}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36\_Pos       (4U)}}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36\_Msk       (0x1UL << EXTI\_EMR2\_EM36\_Pos)                 }}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36           EXTI\_EMR2\_EM36\_Msk                            }}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37\_Pos       (5U)}}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37\_Msk       (0x1UL << EXTI\_EMR2\_EM37\_Pos)                 }}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37           EXTI\_EMR2\_EM37\_Msk                            }}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38\_Pos       (6U)}}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38\_Msk       (0x1UL << EXTI\_EMR2\_EM38\_Pos)                 }}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38           EXTI\_EMR2\_EM38\_Msk                            }}
\DoxyCodeLine{3968 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39\_Pos       (7U)}}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39\_Msk       (0x1UL << EXTI\_EMR2\_EM39\_Pos)                 }}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39           EXTI\_EMR2\_EM39\_Msk                            }}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40\_Pos       (8U)}}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40\_Msk       (0x1UL << EXTI\_EMR2\_EM40\_Pos)                 }}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40           EXTI\_EMR2\_EM40\_Msk                            }}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41\_Pos       (9U)}}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41\_Msk       (0x1UL << EXTI\_EMR2\_EM41\_Pos)                 }}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41           EXTI\_EMR2\_EM41\_Msk                            }}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM\_Pos         (0U)}}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM\_Msk         (0x3F4UL << EXTI\_EMR2\_EM\_Pos)                 }}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM             EXTI\_EMR2\_EM\_Msk                              }}
\DoxyCodeLine{3981 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR2 register  ******************/}}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT38\_Pos      (6U)}}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT38\_Msk      (0x1UL << EXTI\_RTSR2\_RT38\_Pos)                }}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT38          EXTI\_RTSR2\_RT38\_Msk                           }}
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT39\_Pos      (7U)}}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT39\_Msk      (0x1UL << EXTI\_RTSR2\_RT39\_Pos)                }}
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT39          EXTI\_RTSR2\_RT39\_Msk                           }}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT40\_Pos      (8U)}}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT40\_Msk      (0x1UL << EXTI\_RTSR2\_RT40\_Pos)                }}
\DoxyCodeLine{3990 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT40          EXTI\_RTSR2\_RT40\_Msk                           }}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT41\_Pos      (9U)}}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT41\_Msk      (0x1UL << EXTI\_RTSR2\_RT41\_Pos)                }}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_RT41          EXTI\_RTSR2\_RT41\_Msk                           }}
\DoxyCodeLine{3995 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR2 register  ******************/}}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT38\_Pos      (6U)}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT38\_Msk      (0x1UL << EXTI\_FTSR2\_FT38\_Pos)                }}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT38          EXTI\_FTSR2\_FT38\_Msk                           }}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT39\_Pos      (7U)}}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT39\_Msk      (0x1UL << EXTI\_FTSR2\_FT39\_Pos)                }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT39          EXTI\_FTSR2\_FT39\_Msk                           }}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT40\_Pos      (8U)}}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT40\_Msk      (0x1UL << EXTI\_FTSR2\_FT40\_Pos)                }}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT40          EXTI\_FTSR2\_FT40\_Msk                           }}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT41\_Pos      (9U)}}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT41\_Msk      (0x1UL << EXTI\_FTSR2\_FT41\_Pos)                }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_FT41          EXTI\_FTSR2\_FT41\_Msk                           }}
\DoxyCodeLine{4009 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER2 register  *****************/}}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI38\_Pos    (6U)}}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI38\_Msk    (0x1UL << EXTI\_SWIER2\_SWI38\_Pos)              }}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI38        EXTI\_SWIER2\_SWI38\_Msk                         }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI39\_Pos    (7U)}}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI39\_Msk    (0x1UL << EXTI\_SWIER2\_SWI39\_Pos)              }}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI39        EXTI\_SWIER2\_SWI39\_Msk                         }}
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI40\_Pos    (8U)}}
\DoxyCodeLine{4017 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI40\_Msk    (0x1UL << EXTI\_SWIER2\_SWI40\_Pos)              }}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI40        EXTI\_SWIER2\_SWI40\_Msk                         }}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI41\_Pos    (9U)}}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI41\_Msk    (0x1UL << EXTI\_SWIER2\_SWI41\_Pos)              }}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWI41        EXTI\_SWIER2\_SWI41\_Msk                         }}
\DoxyCodeLine{4023 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR2 register  *******************/}}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF38\_Pos       (6U)}}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF38\_Msk       (0x1UL << EXTI\_PR2\_PIF38\_Pos)                 }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF38           EXTI\_PR2\_PIF38\_Msk                            }}
\DoxyCodeLine{4027 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF39\_Pos       (7U)}}
\DoxyCodeLine{4028 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF39\_Msk       (0x1UL << EXTI\_PR2\_PIF39\_Pos)                 }}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF39           EXTI\_PR2\_PIF39\_Msk                            }}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF40\_Pos       (8U)}}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF40\_Msk       (0x1UL << EXTI\_PR2\_PIF40\_Pos)                 }}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF40           EXTI\_PR2\_PIF40\_Msk                            }}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF41\_Pos       (9U)}}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF41\_Msk       (0x1UL << EXTI\_PR2\_PIF41\_Pos)                 }}
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define EXTI\_PR2\_PIF41           EXTI\_PR2\_PIF41\_Msk                            }}
\DoxyCodeLine{4037 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4038 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4039 \textcolor{comment}{/*                 Flexible Datarate Controller Area Network                  */}}
\DoxyCodeLine{4040 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4041 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4043 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CREL register  *******************/}}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY\_Pos        (0U)}}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY\_Msk        (0xFFUL << FDCAN\_CREL\_DAY\_Pos)               }}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY            FDCAN\_CREL\_DAY\_Msk                           }}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON\_Pos        (8U)}}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON\_Msk        (0xFFUL << FDCAN\_CREL\_MON\_Pos)               }}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON            FDCAN\_CREL\_MON\_Msk                           }}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR\_Pos       (16U)}}
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR\_Msk       (0xFUL << FDCAN\_CREL\_YEAR\_Pos)               }}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR           FDCAN\_CREL\_YEAR\_Msk                          }}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP\_Pos    (20U)}}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP\_Msk    (0xFUL << FDCAN\_CREL\_SUBSTEP\_Pos)            }}
\DoxyCodeLine{4055 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP        FDCAN\_CREL\_SUBSTEP\_Msk                       }}
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP\_Pos       (24U)}}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP\_Msk       (0xFUL << FDCAN\_CREL\_STEP\_Pos)               }}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP           FDCAN\_CREL\_STEP\_Msk                          }}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL\_Pos        (28U)}}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL\_Msk        (0xFUL << FDCAN\_CREL\_REL\_Pos)                }}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL            FDCAN\_CREL\_REL\_Msk                           }}
\DoxyCodeLine{4063 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ENDN register  *******************/}}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV\_Pos        (0U)}}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV\_Msk        (0xFFFFFFFFUL << FDCAN\_ENDN\_ETV\_Pos)         }}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV            FDCAN\_ENDN\_ETV\_Msk                           }}
\DoxyCodeLine{4068 \textcolor{comment}{/*****************  Bit definition for FDCAN\_DBTP register  *******************/}}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW\_Pos       (0U)}}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW\_Msk       (0xFUL << FDCAN\_DBTP\_DSJW\_Pos)               }}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW           FDCAN\_DBTP\_DSJW\_Msk                          }}
\DoxyCodeLine{4072 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2\_Pos     (4U)}}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2\_Msk     (0xFUL << FDCAN\_DBTP\_DTSEG2\_Pos)             }}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2         FDCAN\_DBTP\_DTSEG2\_Msk                        }}
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1\_Pos     (8U)}}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1\_Msk     (0x1FUL << FDCAN\_DBTP\_DTSEG1\_Pos)            }}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1         FDCAN\_DBTP\_DTSEG1\_Msk                        }}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP\_Pos       (16U)}}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP\_Msk       (0x1FUL << FDCAN\_DBTP\_DBRP\_Pos)              }}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP           FDCAN\_DBTP\_DBRP\_Msk                          }}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC\_Pos        (23U)}}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC\_Msk        (0x1UL << FDCAN\_DBTP\_TDC\_Pos)                }}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC            FDCAN\_DBTP\_TDC\_Msk                           }}
\DoxyCodeLine{4085 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TEST register  *******************/}}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK\_Pos       (4U)}}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK\_Msk       (0x1UL << FDCAN\_TEST\_LBCK\_Pos)               }}
\DoxyCodeLine{4088 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK           FDCAN\_TEST\_LBCK\_Msk                          }}
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX\_Pos         (5U)}}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX\_Msk         (0x3UL << FDCAN\_TEST\_TX\_Pos)                 }}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX             FDCAN\_TEST\_TX\_Msk                            }}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX\_Pos         (7U)}}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX\_Msk         (0x1UL << FDCAN\_TEST\_RX\_Pos)                 }}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX             FDCAN\_TEST\_RX\_Msk                            }}
\DoxyCodeLine{4096 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RWD register  ********************/}}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC\_Pos         (0U)}}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC\_Msk         (0xFFUL << FDCAN\_RWD\_WDC\_Pos)                }}
\DoxyCodeLine{4099 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC             FDCAN\_RWD\_WDC\_Msk                            }}
\DoxyCodeLine{4100 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV\_Pos         (8U)}}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV\_Msk         (0xFFUL << FDCAN\_RWD\_WDV\_Pos)                }}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV             FDCAN\_RWD\_WDV\_Msk                            }}
\DoxyCodeLine{4104 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CCCR register  ********************/}}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT\_Pos       (0U)}}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT\_Msk       (0x1UL << FDCAN\_CCCR\_INIT\_Pos)               }}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT           FDCAN\_CCCR\_INIT\_Msk                          }}
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE\_Pos        (1U)}}
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE\_Msk        (0x1UL << FDCAN\_CCCR\_CCE\_Pos)                }}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE            FDCAN\_CCCR\_CCE\_Msk                           }}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM\_Pos        (2U)}}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM\_Msk        (0x1UL << FDCAN\_CCCR\_ASM\_Pos)                }}
\DoxyCodeLine{4113 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM            FDCAN\_CCCR\_ASM\_Msk                           }}
\DoxyCodeLine{4114 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA\_Pos        (3U)}}
\DoxyCodeLine{4115 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA\_Msk        (0x1UL << FDCAN\_CCCR\_CSA\_Pos)                }}
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA            FDCAN\_CCCR\_CSA\_Msk                           }}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR\_Pos        (4U)}}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR\_Msk        (0x1UL << FDCAN\_CCCR\_CSR\_Pos)                }}
\DoxyCodeLine{4119 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR            FDCAN\_CCCR\_CSR\_Msk                           }}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON\_Pos        (5U)}}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON\_Msk        (0x1UL << FDCAN\_CCCR\_MON\_Pos)                }}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON            FDCAN\_CCCR\_MON\_Msk                           }}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR\_Pos        (6U)}}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR\_Msk        (0x1UL << FDCAN\_CCCR\_DAR\_Pos)                }}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR            FDCAN\_CCCR\_DAR\_Msk                           }}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST\_Pos       (7U)}}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST\_Msk       (0x1UL << FDCAN\_CCCR\_TEST\_Pos)               }}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST           FDCAN\_CCCR\_TEST\_Msk                          }}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE\_Pos       (8U)}}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE\_Msk       (0x1UL << FDCAN\_CCCR\_FDOE\_Pos)               }}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE           FDCAN\_CCCR\_FDOE\_Msk                          }}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE\_Pos       (9U)}}
\DoxyCodeLine{4133 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE\_Msk       (0x1UL << FDCAN\_CCCR\_BRSE\_Pos)               }}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE           FDCAN\_CCCR\_BRSE\_Msk                          }}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD\_Pos       (12U)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD\_Msk       (0x1UL << FDCAN\_CCCR\_PXHD\_Pos)               }}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD           FDCAN\_CCCR\_PXHD\_Msk                          }}
\DoxyCodeLine{4138 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI\_Pos       (13U)}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI\_Msk       (0x1UL << FDCAN\_CCCR\_EFBI\_Pos)               }}
\DoxyCodeLine{4140 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI           FDCAN\_CCCR\_EFBI\_Msk                          }}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP\_Pos        (14U)}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP\_Msk        (0x1UL << FDCAN\_CCCR\_TXP\_Pos)                }}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP            FDCAN\_CCCR\_TXP\_Msk                           }}
\DoxyCodeLine{4144 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO\_Pos       (15U)}}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO\_Msk       (0x1UL << FDCAN\_CCCR\_NISO\_Pos)               }}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO           FDCAN\_CCCR\_NISO\_Msk                          }}
\DoxyCodeLine{4148 \textcolor{comment}{/*****************  Bit definition for FDCAN\_NBTP register  ********************/}}
\DoxyCodeLine{4149 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2\_Pos     (0U)}}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2\_Msk     (0x7FUL << FDCAN\_NBTP\_NTSEG2\_Pos)            }}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2         FDCAN\_NBTP\_NTSEG2\_Msk                        }}
\DoxyCodeLine{4152 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1\_Pos     (8U)}}
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1\_Msk     (0xFFUL << FDCAN\_NBTP\_NTSEG1\_Pos)            }}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1         FDCAN\_NBTP\_NTSEG1\_Msk                        }}
\DoxyCodeLine{4155 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP\_Pos       (16U)}}
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP\_Msk       (0x1FFUL << FDCAN\_NBTP\_NBRP\_Pos)             }}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP           FDCAN\_NBTP\_NBRP\_Msk                          }}
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW\_Pos       (25U)}}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW\_Msk       (0x7FUL << FDCAN\_NBTP\_NSJW\_Pos)              }}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW           FDCAN\_NBTP\_NSJW\_Msk                          }}
\DoxyCodeLine{4162 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TSCC register  ********************/}}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS\_Pos        (0U)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS\_Msk        (0x3UL << FDCAN\_TSCC\_TSS\_Pos)                }}
\DoxyCodeLine{4165 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS            FDCAN\_TSCC\_TSS\_Msk                           }}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP\_Pos        (16U)}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP\_Msk        (0xFUL << FDCAN\_TSCC\_TCP\_Pos)                }}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP            FDCAN\_TSCC\_TCP\_Msk                           }}
\DoxyCodeLine{4170 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TSCV register  ********************/}}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC\_Pos        (0U)}}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC\_Msk        (0xFFFFUL << FDCAN\_TSCV\_TSC\_Pos)             }}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC            FDCAN\_TSCV\_TSC\_Msk                           }}
\DoxyCodeLine{4175 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TOCC register  ********************/}}
\DoxyCodeLine{4176 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC\_Pos       (0U)}}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC\_Msk       (0x1UL << FDCAN\_TOCC\_ETOC\_Pos)               }}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC           FDCAN\_TOCC\_ETOC\_Msk                          }}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS\_Pos        (1U)}}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS\_Msk        (0x3UL << FDCAN\_TOCC\_TOS\_Pos)                }}
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS            FDCAN\_TOCC\_TOS\_Msk                           }}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP\_Pos        (16U)}}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP\_Msk        (0xFFFFUL << FDCAN\_TOCC\_TOP\_Pos)             }}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP            FDCAN\_TOCC\_TOP\_Msk                           }}
\DoxyCodeLine{4186 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TOCV register  ********************/}}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC\_Pos        (0U)}}
\DoxyCodeLine{4188 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC\_Msk        (0xFFFFUL << FDCAN\_TOCV\_TOC\_Pos)             }}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC            FDCAN\_TOCV\_TOC\_Msk                           }}
\DoxyCodeLine{4191 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ECR register  *********************/}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC\_Pos         (0U)}}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC\_Msk         (0xFFUL << FDCAN\_ECR\_TEC\_Pos)                }}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC             FDCAN\_ECR\_TEC\_Msk                            }}
\DoxyCodeLine{4195 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC\_Pos         (8U)}}
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC\_Msk         (0x7FUL << FDCAN\_ECR\_REC\_Pos)                }}
\DoxyCodeLine{4197 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC             FDCAN\_ECR\_REC\_Msk                            }}
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP\_Pos          (15U)}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP\_Msk          (0x1UL << FDCAN\_ECR\_RP\_Pos)                  }}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP              FDCAN\_ECR\_RP\_Msk                             }}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL\_Pos         (16U)}}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL\_Msk         (0xFFUL << FDCAN\_ECR\_CEL\_Pos)                }}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL             FDCAN\_ECR\_CEL\_Msk                            }}
\DoxyCodeLine{4205 \textcolor{comment}{/*****************  Bit definition for FDCAN\_PSR register  *********************/}}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC\_Pos         (0U)}}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC\_Msk         (0x7UL << FDCAN\_PSR\_LEC\_Pos)                 }}
\DoxyCodeLine{4208 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC             FDCAN\_PSR\_LEC\_Msk                            }}
\DoxyCodeLine{4209 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT\_Pos         (3U)}}
\DoxyCodeLine{4210 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT\_Msk         (0x3UL << FDCAN\_PSR\_ACT\_Pos)                 }}
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT             FDCAN\_PSR\_ACT\_Msk                            }}
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP\_Pos          (5U)}}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP\_Msk          (0x1UL << FDCAN\_PSR\_EP\_Pos)                  }}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP              FDCAN\_PSR\_EP\_Msk                             }}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW\_Pos          (6U)}}
\DoxyCodeLine{4216 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW\_Msk          (0x1UL << FDCAN\_PSR\_EW\_Pos)                  }}
\DoxyCodeLine{4217 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW              FDCAN\_PSR\_EW\_Msk                             }}
\DoxyCodeLine{4218 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO\_Pos          (7U)}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO\_Msk          (0x1UL << FDCAN\_PSR\_BO\_Pos)                  }}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO              FDCAN\_PSR\_BO\_Msk                             }}
\DoxyCodeLine{4221 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC\_Pos        (8U)}}
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC\_Msk        (0x7UL << FDCAN\_PSR\_DLEC\_Pos)                }}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC            FDCAN\_PSR\_DLEC\_Msk                           }}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI\_Pos        (11U)}}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI\_Msk        (0x1UL << FDCAN\_PSR\_RESI\_Pos)                }}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI            FDCAN\_PSR\_RESI\_Msk                           }}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS\_Pos        (12U)}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS\_Msk        (0x1UL << FDCAN\_PSR\_RBRS\_Pos)                }}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS            FDCAN\_PSR\_RBRS\_Msk                           }}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL\_Pos        (13U)}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL\_Msk        (0x1UL << FDCAN\_PSR\_REDL\_Pos)                }}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL            FDCAN\_PSR\_REDL\_Msk                           }}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE\_Pos         (14U)}}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE\_Msk         (0x1UL << FDCAN\_PSR\_PXE\_Pos)                 }}
\DoxyCodeLine{4235 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE             FDCAN\_PSR\_PXE\_Msk                            }}
\DoxyCodeLine{4236 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV\_Pos        (16U)}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV\_Msk        (0x7FUL << FDCAN\_PSR\_TDCV\_Pos)               }}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV            FDCAN\_PSR\_TDCV\_Msk                           }}
\DoxyCodeLine{4240 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TDCR register  ********************/}}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF\_Pos       (0U)}}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF\_Msk       (0x7FUL << FDCAN\_TDCR\_TDCF\_Pos)              }}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF           FDCAN\_TDCR\_TDCF\_Msk                          }}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO\_Pos       (8U)}}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO\_Msk       (0x7FUL << FDCAN\_TDCR\_TDCO\_Pos)              }}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO           FDCAN\_TDCR\_TDCO\_Msk                          }}
\DoxyCodeLine{4248 \textcolor{comment}{/*****************  Bit definition for FDCAN\_IR register  **********************/}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N\_Pos         (0U)}}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N\_Msk         (0x1UL << FDCAN\_IR\_RF0N\_Pos)                 }}
\DoxyCodeLine{4251 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N             FDCAN\_IR\_RF0N\_Msk                            }}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F\_Pos         (1U)}}
\DoxyCodeLine{4253 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F\_Msk         (0x1UL << FDCAN\_IR\_RF0F\_Pos)                 }}
\DoxyCodeLine{4254 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F             FDCAN\_IR\_RF0F\_Msk                            }}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L\_Pos         (2U)}}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L\_Msk         (0x1UL << FDCAN\_IR\_RF0L\_Pos)                 }}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L             FDCAN\_IR\_RF0L\_Msk                            }}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N\_Pos         (3U)}}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N\_Msk         (0x1UL << FDCAN\_IR\_RF1N\_Pos)                 }}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N             FDCAN\_IR\_RF1N\_Msk                            }}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F\_Pos         (4U)}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F\_Msk         (0x1UL << FDCAN\_IR\_RF1F\_Pos)                 }}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F             FDCAN\_IR\_RF1F\_Msk                            }}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L\_Pos         (5U)}}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L\_Msk         (0x1UL << FDCAN\_IR\_RF1L\_Pos)                 }}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L             FDCAN\_IR\_RF1L\_Msk                            }}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM\_Pos          (6U)}}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM\_Msk          (0x1UL << FDCAN\_IR\_HPM\_Pos)                  }}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM              FDCAN\_IR\_HPM\_Msk                             }}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC\_Pos           (7U)}}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC\_Msk           (0x1UL << FDCAN\_IR\_TC\_Pos)                   }}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC               FDCAN\_IR\_TC\_Msk                              }}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF\_Pos          (8U)}}
\DoxyCodeLine{4274 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF\_Msk          (0x1UL << FDCAN\_IR\_TCF\_Pos)                  }}
\DoxyCodeLine{4275 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF              FDCAN\_IR\_TCF\_Msk                             }}
\DoxyCodeLine{4276 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE\_Pos          (9U)}}
\DoxyCodeLine{4277 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE\_Msk          (0x1UL << FDCAN\_IR\_TFE\_Pos)                  }}
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE              FDCAN\_IR\_TFE\_Msk                             }}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN\_Pos         (10U)}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN\_Msk         (0x1UL << FDCAN\_IR\_TEFN\_Pos)                 }}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN             FDCAN\_IR\_TEFN\_Msk                            }}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF\_Pos         (11U)}}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF\_Msk         (0x1UL << FDCAN\_IR\_TEFF\_Pos)                 }}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF             FDCAN\_IR\_TEFF\_Msk                            }}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL\_Pos         (12U)}}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL\_Msk         (0x1UL << FDCAN\_IR\_TEFL\_Pos)                 }}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL             FDCAN\_IR\_TEFL\_Msk                            }}
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW\_Pos          (13U)}}
\DoxyCodeLine{4289 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW\_Msk          (0x1UL << FDCAN\_IR\_TSW\_Pos)                  }}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW              FDCAN\_IR\_TSW\_Msk                             }}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF\_Pos         (14U)}}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF\_Msk         (0x1UL << FDCAN\_IR\_MRAF\_Pos)                 }}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF             FDCAN\_IR\_MRAF\_Msk                            }}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO\_Pos          (15U)}}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO\_Msk          (0x1UL << FDCAN\_IR\_TOO\_Pos)                  }}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO              FDCAN\_IR\_TOO\_Msk                             }}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO\_Pos          (16U)}}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO\_Msk          (0x1UL << FDCAN\_IR\_ELO\_Pos)                  }}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO              FDCAN\_IR\_ELO\_Msk                             }}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP\_Pos           (17U)}}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP\_Msk           (0x1UL << FDCAN\_IR\_EP\_Pos)                   }}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP               FDCAN\_IR\_EP\_Msk                              }}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW\_Pos           (18U)}}
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW\_Msk           (0x1UL << FDCAN\_IR\_EW\_Pos)                   }}
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW               FDCAN\_IR\_EW\_Msk                              }}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO\_Pos           (19U)}}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO\_Msk           (0x1UL << FDCAN\_IR\_BO\_Pos)                   }}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO               FDCAN\_IR\_BO\_Msk                              }}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI\_Pos          (20U)}}
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI\_Msk          (0x1UL << FDCAN\_IR\_WDI\_Pos)                  }}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI              FDCAN\_IR\_WDI\_Msk                             }}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA\_Pos          (21U)}}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA\_Msk          (0x1UL << FDCAN\_IR\_PEA\_Pos)                  }}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA              FDCAN\_IR\_PEA\_Msk                             }}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED\_Pos          (22U)}}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED\_Msk          (0x1UL << FDCAN\_IR\_PED\_Pos)                  }}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED              FDCAN\_IR\_PED\_Msk                             }}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA\_Pos          (23U)}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA\_Msk          (0x1UL << FDCAN\_IR\_ARA\_Pos)                  }}
\DoxyCodeLine{4320 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA              FDCAN\_IR\_ARA\_Msk                             }}
\DoxyCodeLine{4322 \textcolor{comment}{/*****************  Bit definition for FDCAN\_IE register  **********************/}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE\_Pos        (0U)}}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE\_Msk        (0x1UL << FDCAN\_IE\_RF0NE\_Pos)                }}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE            FDCAN\_IE\_RF0NE\_Msk                           }}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE\_Pos        (1U)}}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE\_Msk        (0x1UL << FDCAN\_IE\_RF0FE\_Pos)                }}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE            FDCAN\_IE\_RF0FE\_Msk                           }}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE\_Pos        (2U)}}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE\_Msk        (0x1UL << FDCAN\_IE\_RF0LE\_Pos)                }}
\DoxyCodeLine{4331 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE            FDCAN\_IE\_RF0LE\_Msk                           }}
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE\_Pos        (3U)}}
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE\_Msk        (0x1UL << FDCAN\_IE\_RF1NE\_Pos)                }}
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE            FDCAN\_IE\_RF1NE\_Msk                           }}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE\_Pos        (4U)}}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE\_Msk        (0x1UL << FDCAN\_IE\_RF1FE\_Pos)                }}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE            FDCAN\_IE\_RF1FE\_Msk                           }}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE\_Pos        (5U)}}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE\_Msk        (0x1UL << FDCAN\_IE\_RF1LE\_Pos)                }}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE            FDCAN\_IE\_RF1LE\_Msk                           }}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME\_Pos         (6U)}}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME\_Msk         (0x1UL << FDCAN\_IE\_HPME\_Pos)                 }}
\DoxyCodeLine{4343 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME             FDCAN\_IE\_HPME\_Msk                            }}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE\_Pos          (7U)}}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE\_Msk          (0x1UL << FDCAN\_IE\_TCE\_Pos)                  }}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE              FDCAN\_IE\_TCE\_Msk                             }}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE\_Pos         (8U)}}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE\_Msk         (0x1UL << FDCAN\_IE\_TCFE\_Pos)                 }}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE             FDCAN\_IE\_TCFE\_Msk                            }}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE\_Pos         (9U)}}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE\_Msk         (0x1UL << FDCAN\_IE\_TFEE\_Pos)                 }}
\DoxyCodeLine{4352 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE             FDCAN\_IE\_TFEE\_Msk                            }}
\DoxyCodeLine{4353 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE\_Pos        (10U)}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE\_Msk        (0x1UL << FDCAN\_IE\_TEFNE\_Pos)                }}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE            FDCAN\_IE\_TEFNE\_Msk                           }}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE\_Pos        (11U)}}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE\_Msk        (0x1UL << FDCAN\_IE\_TEFFE\_Pos)                }}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE            FDCAN\_IE\_TEFFE\_Msk                           }}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE\_Pos        (12U)}}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE\_Msk        (0x1UL << FDCAN\_IE\_TEFLE\_Pos)                }}
\DoxyCodeLine{4361 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE            FDCAN\_IE\_TEFLE\_Msk                           }}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE\_Pos         (13U)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE\_Msk         (0x1UL << FDCAN\_IE\_TSWE\_Pos)                 }}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE             FDCAN\_IE\_TSWE\_Msk                            }}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE\_Pos        (14U)}}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE\_Msk        (0x1UL << FDCAN\_IE\_MRAFE\_Pos)                }}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE            FDCAN\_IE\_MRAFE\_Msk                           }}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE\_Pos         (15U)}}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE\_Msk         (0x1UL << FDCAN\_IE\_TOOE\_Pos)                 }}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE             FDCAN\_IE\_TOOE\_Msk                            }}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE\_Pos         (16U)}}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE\_Msk         (0x1UL << FDCAN\_IE\_ELOE\_Pos)                 }}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE             FDCAN\_IE\_ELOE\_Msk                            }}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE\_Pos          (17U)}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE\_Msk          (0x1UL << FDCAN\_IE\_EPE\_Pos)                  }}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE              FDCAN\_IE\_EPE\_Msk                             }}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE\_Pos          (18U)}}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE\_Msk          (0x1UL << FDCAN\_IE\_EWE\_Pos)                  }}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE              FDCAN\_IE\_EWE\_Msk                             }}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE\_Pos          (19U)}}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE\_Msk          (0x1UL << FDCAN\_IE\_BOE\_Pos)                  }}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE              FDCAN\_IE\_BOE\_Msk                             }}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE\_Pos         (20U)}}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE\_Msk         (0x1UL << FDCAN\_IE\_WDIE\_Pos)                 }}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE             FDCAN\_IE\_WDIE\_Msk                            }}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE\_Pos         (21U)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE\_Msk         (0x1UL << FDCAN\_IE\_PEAE\_Pos)                 }}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE             FDCAN\_IE\_PEAE\_Msk                            }}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE\_Pos         (22U)}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE\_Msk         (0x1UL << FDCAN\_IE\_PEDE\_Pos)                 }}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE             FDCAN\_IE\_PEDE\_Msk                            }}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE\_Pos         (23U)}}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE\_Msk         (0x1UL << FDCAN\_IE\_ARAE\_Pos)                 }}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE             FDCAN\_IE\_ARAE\_Msk                            }}
\DoxyCodeLine{4396 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ILS register  **********************/}}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO0\_Pos     (0U)}}
\DoxyCodeLine{4398 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO0\_Msk     (0x1UL << FDCAN\_ILS\_RXFIFO0\_Pos)             }}
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO0         FDCAN\_ILS\_RXFIFO0\_Msk                        }}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO1\_Pos     (1U)}}
\DoxyCodeLine{4403 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO1\_Msk     (0x1UL << FDCAN\_ILS\_RXFIFO1\_Pos)             }}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RXFIFO1         FDCAN\_ILS\_RXFIFO1\_Msk                        }}
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define FDCAN\_ILS\_SMSG\_Pos        (2U)}}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define FDCAN\_ILS\_SMSG\_Msk        (0x1UL << FDCAN\_ILS\_SMSG\_Pos)                }}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define FDCAN\_ILS\_SMSG            FDCAN\_ILS\_SMSG\_Msk                           }}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFERR\_Pos       (3U)}}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFERR\_Msk       (0x1UL << FDCAN\_ILS\_TFERR\_Pos)               }}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFERR           FDCAN\_ILS\_TFERR\_Msk                          }}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MISC\_Pos        (4U)}}
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MISC\_Msk        (0x1UL << FDCAN\_ILS\_MISC\_Pos)                }}
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MISC            FDCAN\_ILS\_MISC\_Msk                           }}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BERR\_Pos        (5U)}}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BERR\_Msk        (0x1UL << FDCAN\_ILS\_BERR\_Pos)                }}
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BERR            FDCAN\_ILS\_BERR\_Msk                           }}
\DoxyCodeLine{4427 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PERR\_Pos        (6U)}}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PERR\_Msk        (0x1UL << FDCAN\_ILS\_PERR\_Pos)                }}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PERR            FDCAN\_ILS\_PERR\_Msk                           }}
\DoxyCodeLine{4436 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ILE register  **********************/}}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0\_Pos       (0U)}}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0\_Msk       (0x1UL << FDCAN\_ILE\_EINT0\_Pos)               }}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0           FDCAN\_ILE\_EINT0\_Msk                          }}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1\_Pos       (1U)}}
\DoxyCodeLine{4441 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1\_Msk       (0x1UL << FDCAN\_ILE\_EINT1\_Pos)               }}
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1           FDCAN\_ILE\_EINT1\_Msk                          }}
\DoxyCodeLine{4444 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXGFC register  ********************/}}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFE\_Pos      (0U)}}
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFE\_Msk      (0x1UL << FDCAN\_RXGFC\_RRFE\_Pos)              }}
\DoxyCodeLine{4447 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFE          FDCAN\_RXGFC\_RRFE\_Msk                         }}
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFS\_Pos      (1U)}}
\DoxyCodeLine{4449 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFS\_Msk      (0x1UL << FDCAN\_RXGFC\_RRFS\_Pos)              }}
\DoxyCodeLine{4450 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_RRFS          FDCAN\_RXGFC\_RRFS\_Msk                         }}
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFE\_Pos      (2U)}}
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFE\_Msk      (0x3UL << FDCAN\_RXGFC\_ANFE\_Pos)              }}
\DoxyCodeLine{4453 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFE          FDCAN\_RXGFC\_ANFE\_Msk                         }}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFS\_Pos      (4U)}}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFS\_Msk      (0x3UL << FDCAN\_RXGFC\_ANFS\_Pos)              }}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_ANFS          FDCAN\_RXGFC\_ANFS\_Msk                         }}
\DoxyCodeLine{4457 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F1OM\_Pos      (8U)}}
\DoxyCodeLine{4458 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F1OM\_Msk      (0x1UL << FDCAN\_RXGFC\_F1OM\_Pos)              }}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F1OM          FDCAN\_RXGFC\_F1OM\_Msk                         }}
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F0OM\_Pos      (9U)}}
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F0OM\_Msk      (0x1UL << FDCAN\_RXGFC\_F0OM\_Pos)              }}
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_F0OM          FDCAN\_RXGFC\_F0OM\_Msk                         }}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSS\_Pos       (16U)}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSS\_Msk       (0x1FUL << FDCAN\_RXGFC\_LSS\_Pos)              }}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSS           FDCAN\_RXGFC\_LSS\_Msk                          }}
\DoxyCodeLine{4466 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSE\_Pos       (24U)}}
\DoxyCodeLine{4467 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSE\_Msk       (0xFUL << FDCAN\_RXGFC\_LSE\_Pos)               }}
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define FDCAN\_RXGFC\_LSE           FDCAN\_RXGFC\_LSE\_Msk                          }}
\DoxyCodeLine{4470 \textcolor{comment}{/*****************  Bit definition for FDCAN\_XIDAM register  ********************/}}
\DoxyCodeLine{4471 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM\_Pos      (0U)}}
\DoxyCodeLine{4472 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM\_Msk      (0x1FFFFFFFUL << FDCAN\_XIDAM\_EIDM\_Pos)       }}
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM          FDCAN\_XIDAM\_EIDM\_Msk                         }}
\DoxyCodeLine{4475 \textcolor{comment}{/*****************  Bit definition for FDCAN\_HPMS register  *********************/}}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX\_Pos       (0U)}}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX\_Msk       (0x7UL << FDCAN\_HPMS\_BIDX\_Pos)               }}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX           FDCAN\_HPMS\_BIDX\_Msk                          }}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI\_Pos        (6U)}}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI\_Msk        (0x3UL << FDCAN\_HPMS\_MSI\_Pos)                }}
\DoxyCodeLine{4481 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI            FDCAN\_HPMS\_MSI\_Msk                           }}
\DoxyCodeLine{4482 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX\_Pos       (8U)}}
\DoxyCodeLine{4483 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX\_Msk       (0x1FUL << FDCAN\_HPMS\_FIDX\_Pos)              }}
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX           FDCAN\_HPMS\_FIDX\_Msk                          }}
\DoxyCodeLine{4485 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST\_Pos       (15U)}}
\DoxyCodeLine{4486 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST\_Msk       (0x1UL << FDCAN\_HPMS\_FLST\_Pos)               }}
\DoxyCodeLine{4487 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST           FDCAN\_HPMS\_FLST\_Msk                          }}
\DoxyCodeLine{4489 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0S register  ********************/}}
\DoxyCodeLine{4490 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL\_Pos      (0U)}}
\DoxyCodeLine{4491 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL\_Msk      (0xFUL << FDCAN\_RXF0S\_F0FL\_Pos)              }}
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL          FDCAN\_RXF0S\_F0FL\_Msk                         }}
\DoxyCodeLine{4493 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI\_Pos      (8U)}}
\DoxyCodeLine{4494 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI\_Msk      (0x3UL << FDCAN\_RXF0S\_F0GI\_Pos)              }}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI          FDCAN\_RXF0S\_F0GI\_Msk                         }}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI\_Pos      (16U)}}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI\_Msk      (0x3UL << FDCAN\_RXF0S\_F0PI\_Pos)              }}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI          FDCAN\_RXF0S\_F0PI\_Msk                         }}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F\_Pos       (24U)}}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F\_Msk       (0x1UL << FDCAN\_RXF0S\_F0F\_Pos)               }}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F           FDCAN\_RXF0S\_F0F\_Msk                          }}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L\_Pos      (25U)}}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L\_Msk      (0x1UL << FDCAN\_RXF0S\_RF0L\_Pos)              }}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L          FDCAN\_RXF0S\_RF0L\_Msk                         }}
\DoxyCodeLine{4506 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0A register  ********************/}}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI\_Pos      (0U)}}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI\_Msk      (0x7UL << FDCAN\_RXF0A\_F0AI\_Pos)              }}
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI          FDCAN\_RXF0A\_F0AI\_Msk                         }}
\DoxyCodeLine{4511 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1S register  ********************/}}
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL\_Pos      (0U)}}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL\_Msk      (0xFUL << FDCAN\_RXF1S\_F1FL\_Pos)              }}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL          FDCAN\_RXF1S\_F1FL\_Msk                         }}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI\_Pos      (8U)}}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI\_Msk      (0x3UL << FDCAN\_RXF1S\_F1GI\_Pos)              }}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI          FDCAN\_RXF1S\_F1GI\_Msk                         }}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI\_Pos      (16U)}}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI\_Msk      (0x3UL << FDCAN\_RXF1S\_F1PI\_Pos)              }}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI          FDCAN\_RXF1S\_F1PI\_Msk                         }}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F\_Pos       (24U)}}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F\_Msk       (0x1UL << FDCAN\_RXF1S\_F1F\_Pos)               }}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F           FDCAN\_RXF1S\_F1F\_Msk                          }}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L\_Pos      (25U)}}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L\_Msk      (0x1UL << FDCAN\_RXF1S\_RF1L\_Pos)              }}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L          FDCAN\_RXF1S\_RF1L\_Msk                         }}
\DoxyCodeLine{4528 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1A register  ********************/}}
\DoxyCodeLine{4529 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI\_Pos      (0U)}}
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI\_Msk      (0x7UL << FDCAN\_RXF1A\_F1AI\_Pos)              }}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI          FDCAN\_RXF1A\_F1AI\_Msk                         }}
\DoxyCodeLine{4533 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBC register  *********************/}}
\DoxyCodeLine{4534 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM\_Pos       (24U)}}
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM\_Msk       (0x1UL << FDCAN\_TXBC\_TFQM\_Pos)               }}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM           FDCAN\_TXBC\_TFQM\_Msk                          }}
\DoxyCodeLine{4538 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXFQS register  *********************/}}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL\_Pos      (0U)}}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL\_Msk      (0x7UL << FDCAN\_TXFQS\_TFFL\_Pos)              }}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL          FDCAN\_TXFQS\_TFFL\_Msk                         }}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI\_Pos      (8U)}}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI\_Msk      (0x3UL << FDCAN\_TXFQS\_TFGI\_Pos)              }}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI          FDCAN\_TXFQS\_TFGI\_Msk                         }}
\DoxyCodeLine{4545 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI\_Pos     (16U)}}
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI\_Msk     (0x3UL << FDCAN\_TXFQS\_TFQPI\_Pos)             }}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI         FDCAN\_TXFQS\_TFQPI\_Msk                        }}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF\_Pos      (21U)}}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF\_Msk      (0x1UL << FDCAN\_TXFQS\_TFQF\_Pos)              }}
\DoxyCodeLine{4550 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF          FDCAN\_TXFQS\_TFQF\_Msk                         }}
\DoxyCodeLine{4552 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBRP register  *********************/}}
\DoxyCodeLine{4553 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP\_Pos       (0U)}}
\DoxyCodeLine{4554 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP\_Msk       (0x7UL << FDCAN\_TXBRP\_TRP\_Pos)               }}
\DoxyCodeLine{4555 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP           FDCAN\_TXBRP\_TRP\_Msk                          }}
\DoxyCodeLine{4557 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBAR register  *********************/}}
\DoxyCodeLine{4558 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR\_Pos        (0U)}}
\DoxyCodeLine{4559 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR\_Msk        (0x7UL << FDCAN\_TXBAR\_AR\_Pos)                }}
\DoxyCodeLine{4560 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR            FDCAN\_TXBAR\_AR\_Msk                           }}
\DoxyCodeLine{4562 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBCR register  *********************/}}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR\_Pos        (0U)}}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR\_Msk        (0x7UL << FDCAN\_TXBCR\_CR\_Pos)                }}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR            FDCAN\_TXBCR\_CR\_Msk                           }}
\DoxyCodeLine{4567 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBTO register  *********************/}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO\_Pos        (0U)}}
\DoxyCodeLine{4569 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO\_Msk        (0x7UL << FDCAN\_TXBTO\_TO\_Pos)                }}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO            FDCAN\_TXBTO\_TO\_Msk                           }}
\DoxyCodeLine{4572 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBCF register  *********************/}}
\DoxyCodeLine{4573 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF\_Pos        (0U)}}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF\_Msk        (0x7UL << FDCAN\_TXBCF\_CF\_Pos)                }}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF            FDCAN\_TXBCF\_CF\_Msk                           }}
\DoxyCodeLine{4577 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBTIE register  ********************/}}
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE\_Pos      (0U)}}
\DoxyCodeLine{4579 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE\_Msk      (0x7UL << FDCAN\_TXBTIE\_TIE\_Pos)              }}
\DoxyCodeLine{4580 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE          FDCAN\_TXBTIE\_TIE\_Msk                         }}
\DoxyCodeLine{4582 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ TXBCIE register  *******************/}}
\DoxyCodeLine{4583 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE\_Pos     (0U)}}
\DoxyCodeLine{4584 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE\_Msk     (0x7UL << FDCAN\_TXBCIE\_CFIE\_Pos)             }}
\DoxyCodeLine{4585 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE         FDCAN\_TXBCIE\_CFIE\_Msk                        }}
\DoxyCodeLine{4587 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFS register  *********************/}}
\DoxyCodeLine{4588 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL\_Pos      (0U)}}
\DoxyCodeLine{4589 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL\_Msk      (0x7UL << FDCAN\_TXEFS\_EFFL\_Pos)              }}
\DoxyCodeLine{4590 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL          FDCAN\_TXEFS\_EFFL\_Msk                         }}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI\_Pos      (8U)}}
\DoxyCodeLine{4592 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI\_Msk      (0x3UL << FDCAN\_TXEFS\_EFGI\_Pos)              }}
\DoxyCodeLine{4593 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI          FDCAN\_TXEFS\_EFGI\_Msk                         }}
\DoxyCodeLine{4594 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI\_Pos      (16U)}}
\DoxyCodeLine{4595 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI\_Msk      (0x3UL << FDCAN\_TXEFS\_EFPI\_Pos)              }}
\DoxyCodeLine{4596 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI          FDCAN\_TXEFS\_EFPI\_Msk                         }}
\DoxyCodeLine{4597 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF\_Pos       (24U)}}
\DoxyCodeLine{4598 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF\_Msk       (0x1UL << FDCAN\_TXEFS\_EFF\_Pos)               }}
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF           FDCAN\_TXEFS\_EFF\_Msk                          }}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL\_Pos      (25U)}}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL\_Msk      (0x1UL << FDCAN\_TXEFS\_TEFL\_Pos)              }}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL          FDCAN\_TXEFS\_TEFL\_Msk                         }}
\DoxyCodeLine{4604 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFA register  *********************/}}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI\_Pos      (0U)}}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI\_Msk      (0x3UL << FDCAN\_TXEFA\_EFAI\_Pos)              }}
\DoxyCodeLine{4607 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI          FDCAN\_TXEFA\_EFAI\_Msk                         }}
\DoxyCodeLine{4611 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CKDIV register  *********************/}}
\DoxyCodeLine{4612 \textcolor{preprocessor}{\#define FDCAN\_CKDIV\_PDIV\_Pos      (0U)}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define FDCAN\_CKDIV\_PDIV\_Msk      (0xFUL << FDCAN\_CKDIV\_PDIV\_Pos)              }}
\DoxyCodeLine{4614 \textcolor{preprocessor}{\#define FDCAN\_CKDIV\_PDIV          FDCAN\_CKDIV\_PDIV\_Msk                         }}
\DoxyCodeLine{4616 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4617 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4618 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{4619 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4620 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4621 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Pos             (0U)}}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Msk             (0xFUL << FLASH\_ACR\_LATENCY\_Pos)     }}
\DoxyCodeLine{4624 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY                 FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{4625 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS             (0x00000000U)}}
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS             (0x00000001U)}}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS             (0x00000002U)}}
\DoxyCodeLine{4628 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS             (0x00000003U)}}
\DoxyCodeLine{4629 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS             (0x00000004U)}}
\DoxyCodeLine{4630 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS             (0x00000005U)}}
\DoxyCodeLine{4631 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS             (0x00000006U)}}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS             (0x00000007U)}}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_8WS             (0x00000008U)}}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_9WS             (0x00000009U)}}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_10WS            (0x0000000AU)}}
\DoxyCodeLine{4636 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_11WS            (0x0000000BU)}}
\DoxyCodeLine{4637 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_12WS            (0x0000000CU)}}
\DoxyCodeLine{4638 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_13WS            (0x0000000DU)}}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_14WS            (0x0000000EU)}}
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_15WS            (0x0000000FU)}}
\DoxyCodeLine{4641 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Pos              (8U)}}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Msk              (0x1UL << FLASH\_ACR\_PRFTEN\_Pos)      }}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN                  FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Pos                (9U)}}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Msk                (0x1UL << FLASH\_ACR\_ICEN\_Pos)        }}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN                    FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Pos                (10U)}}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Msk                (0x1UL << FLASH\_ACR\_DCEN\_Pos)        }}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN                    FLASH\_ACR\_DCEN\_Msk}}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Pos               (11U)}}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Msk               (0x1UL << FLASH\_ACR\_ICRST\_Pos)       }}
\DoxyCodeLine{4652 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST                   FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{4653 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Pos               (12U)}}
\DoxyCodeLine{4654 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Msk               (0x1UL << FLASH\_ACR\_DCRST\_Pos)       }}
\DoxyCodeLine{4655 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST                   FLASH\_ACR\_DCRST\_Msk}}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define FLASH\_ACR\_RUN\_PD\_Pos              (13U)}}
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#define FLASH\_ACR\_RUN\_PD\_Msk              (0x1UL << FLASH\_ACR\_RUN\_PD\_Pos)      }}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define FLASH\_ACR\_RUN\_PD                  FLASH\_ACR\_RUN\_PD\_Msk                 }}
\DoxyCodeLine{4659 \textcolor{preprocessor}{\#define FLASH\_ACR\_SLEEP\_PD\_Pos            (14U)}}
\DoxyCodeLine{4660 \textcolor{preprocessor}{\#define FLASH\_ACR\_SLEEP\_PD\_Msk            (0x1UL << FLASH\_ACR\_SLEEP\_PD\_Pos)    }}
\DoxyCodeLine{4661 \textcolor{preprocessor}{\#define FLASH\_ACR\_SLEEP\_PD                FLASH\_ACR\_SLEEP\_PD\_Msk               }}
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#define FLASH\_ACR\_DBG\_SWEN\_Pos            (18U)}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define FLASH\_ACR\_DBG\_SWEN\_Msk            (0x1UL << FLASH\_ACR\_DBG\_SWEN\_Pos)    }}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#define FLASH\_ACR\_DBG\_SWEN                FLASH\_ACR\_DBG\_SWEN\_Msk               }}
\DoxyCodeLine{4666 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Pos                  (0U)}}
\DoxyCodeLine{4668 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Msk                  (0x1UL << FLASH\_SR\_EOP\_Pos)          }}
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                      FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Pos                (1U)}}
\DoxyCodeLine{4671 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Msk                (0x1UL << FLASH\_SR\_OPERR\_Pos)        }}
\DoxyCodeLine{4672 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR                    FLASH\_SR\_OPERR\_Msk}}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#define FLASH\_SR\_PROGERR\_Pos              (3U)}}
\DoxyCodeLine{4674 \textcolor{preprocessor}{\#define FLASH\_SR\_PROGERR\_Msk              (0x1UL << FLASH\_SR\_PROGERR\_Pos)      }}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#define FLASH\_SR\_PROGERR                  FLASH\_SR\_PROGERR\_Msk}}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Pos               (4U)}}
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Msk               (0x1UL << FLASH\_SR\_WRPERR\_Pos)       }}
\DoxyCodeLine{4678 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                   FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Pos               (5U)}}
\DoxyCodeLine{4680 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Msk               (0x1UL << FLASH\_SR\_PGAERR\_Pos)       }}
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR                   FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{4682 \textcolor{preprocessor}{\#define FLASH\_SR\_SIZERR\_Pos               (6U)}}
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#define FLASH\_SR\_SIZERR\_Msk               (0x1UL << FLASH\_SR\_SIZERR\_Pos)       }}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define FLASH\_SR\_SIZERR                   FLASH\_SR\_SIZERR\_Msk}}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Pos               (7U)}}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Msk               (0x1UL << FLASH\_SR\_PGSERR\_Pos)       }}
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                   FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{4688 \textcolor{preprocessor}{\#define FLASH\_SR\_MISERR\_Pos               (8U)}}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define FLASH\_SR\_MISERR\_Msk               (0x1UL << FLASH\_SR\_MISERR\_Pos)       }}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#define FLASH\_SR\_MISERR                   FLASH\_SR\_MISERR\_Msk}}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#define FLASH\_SR\_FASTERR\_Pos              (9U)}}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define FLASH\_SR\_FASTERR\_Msk              (0x1UL << FLASH\_SR\_FASTERR\_Pos)      }}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define FLASH\_SR\_FASTERR                  FLASH\_SR\_FASTERR\_Msk}}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Pos                (14U)}}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Msk                (0x1UL << FLASH\_SR\_RDERR\_Pos)        }}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR                    FLASH\_SR\_RDERR\_Msk}}
\DoxyCodeLine{4697 \textcolor{preprocessor}{\#define FLASH\_SR\_OPTVERR\_Pos              (15U)}}
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define FLASH\_SR\_OPTVERR\_Msk              (0x1UL << FLASH\_SR\_OPTVERR\_Pos)      }}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define FLASH\_SR\_OPTVERR                  FLASH\_SR\_OPTVERR\_Msk}}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Pos                  (16U)}}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Msk                  (0x1UL << FLASH\_SR\_BSY\_Pos)          }}
\DoxyCodeLine{4702 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                      FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{4703 }
\DoxyCodeLine{4704 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Pos                   (0U)}}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Msk                   (0x1UL << FLASH\_CR\_PG\_Pos)           }}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#define FLASH\_CR\_PG                       FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#define FLASH\_CR\_PER\_Pos                  (1U)}}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define FLASH\_CR\_PER\_Msk                  (0x1UL << FLASH\_CR\_PER\_Pos)          }}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define FLASH\_CR\_PER                      FLASH\_CR\_PER\_Msk}}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1\_Pos                 (2U)}}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1\_Msk                 (0x1UL << FLASH\_CR\_MER1\_Pos)         }}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1                     FLASH\_CR\_MER1\_Msk}}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#define FLASH\_CR\_PNB\_Pos                  (3U)}}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#define FLASH\_CR\_PNB\_Msk                  (0x3FUL << FLASH\_CR\_PNB\_Pos)         }}
\DoxyCodeLine{4716 \textcolor{preprocessor}{\#define FLASH\_CR\_PNB                      FLASH\_CR\_PNB\_Msk}}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Pos                 (16U)}}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Msk                 (0x1UL << FLASH\_CR\_STRT\_Pos)         }}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                     FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTSTRT\_Pos              (17U)}}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTSTRT\_Msk              (0x1UL << FLASH\_CR\_OPTSTRT\_Pos)      }}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTSTRT                  FLASH\_CR\_OPTSTRT\_Msk}}
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#define FLASH\_CR\_FSTPG\_Pos                (18U)}}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#define FLASH\_CR\_FSTPG\_Msk                (0x1UL << FLASH\_CR\_FSTPG\_Pos)        }}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define FLASH\_CR\_FSTPG                    FLASH\_CR\_FSTPG\_Msk}}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Pos                (24U)}}
\DoxyCodeLine{4727 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Msk                (0x1UL << FLASH\_CR\_EOPIE\_Pos)        }}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                    FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{4729 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Pos                (25U)}}
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE\_Msk                (0x1UL << FLASH\_CR\_ERRIE\_Pos)        }}
\DoxyCodeLine{4731 \textcolor{preprocessor}{\#define FLASH\_CR\_ERRIE                    FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE\_Pos              (26U)}}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE\_Msk              (0x1UL << FLASH\_CR\_RDERRIE\_Pos)      }}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#define FLASH\_CR\_RDERRIE                  FLASH\_CR\_RDERRIE\_Msk}}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#define FLASH\_CR\_OBL\_LAUNCH\_Pos           (27U)}}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define FLASH\_CR\_OBL\_LAUNCH\_Msk           (0x1UL << FLASH\_CR\_OBL\_LAUNCH\_Pos)   }}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define FLASH\_CR\_OBL\_LAUNCH               FLASH\_CR\_OBL\_LAUNCH\_Msk}}
\DoxyCodeLine{4738 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT1\_Pos            (28U)}}
\DoxyCodeLine{4739 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT1\_Msk            (0x1UL << FLASH\_CR\_SEC\_PROT1\_Pos)    }}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#define FLASH\_CR\_SEC\_PROT1                FLASH\_CR\_SEC\_PROT1\_Msk}}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTLOCK\_Pos              (30U)}}
\DoxyCodeLine{4742 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTLOCK\_Msk              (0x1UL << FLASH\_CR\_OPTLOCK\_Pos)      }}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define FLASH\_CR\_OPTLOCK                  FLASH\_CR\_OPTLOCK\_Msk}}
\DoxyCodeLine{4744 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Pos                 (31U)}}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Msk                 (0x1UL << FLASH\_CR\_LOCK\_Pos)         }}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                     FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{4747 }
\DoxyCodeLine{4748 \textcolor{comment}{/*******************  Bits definition for FLASH\_ECCR register  ***************/}}
\DoxyCodeLine{4749 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ADDR\_ECC\_Pos           (0U)}}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ADDR\_ECC\_Msk           (0x3FFFFUL << FLASH\_ECCR\_ADDR\_ECC\_Pos)}}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ADDR\_ECC               FLASH\_ECCR\_ADDR\_ECC\_Msk}}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#define FLASH\_ECCR\_SYSF\_ECC\_Pos           (22U)}}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define FLASH\_ECCR\_SYSF\_ECC\_Msk           (0x1UL << FLASH\_ECCR\_SYSF\_ECC\_Pos)   }}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#define FLASH\_ECCR\_SYSF\_ECC               FLASH\_ECCR\_SYSF\_ECC\_Msk}}
\DoxyCodeLine{4755 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCIE\_Pos              (24U)}}
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCIE\_Msk              (0x1UL << FLASH\_ECCR\_ECCIE\_Pos)      }}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCIE                  FLASH\_ECCR\_ECCIE\_Msk}}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC\_Pos               (30U)}}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC\_Msk               (0x1UL << FLASH\_ECCR\_ECCC\_Pos)       }}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCC                   FLASH\_ECCR\_ECCC\_Msk}}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD\_Pos               (31U)}}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD\_Msk               (0x1UL << FLASH\_ECCR\_ECCD\_Pos)       }}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define FLASH\_ECCR\_ECCD                   FLASH\_ECCR\_ECCD\_Msk}}
\DoxyCodeLine{4764 }
\DoxyCodeLine{4765 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTR register  ***************/}}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#define FLASH\_OPTR\_RDP\_Pos                (0U)}}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#define FLASH\_OPTR\_RDP\_Msk                (0xFFUL << FLASH\_OPTR\_RDP\_Pos)       }}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define FLASH\_OPTR\_RDP                    FLASH\_OPTR\_RDP\_Msk}}
\DoxyCodeLine{4769 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_Pos            (8U)}}
\DoxyCodeLine{4770 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_Msk            (0x7UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{4771 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV                FLASH\_OPTR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{4772 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_0              (0x0UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_1              (0x1UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_2              (0x2UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_3              (0x3UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#define FLASH\_OPTR\_BOR\_LEV\_4              (0x4UL << FLASH\_OPTR\_BOR\_LEV\_Pos)    }}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STOP\_Pos          (12U)}}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STOP\_Msk          (0x1UL << FLASH\_OPTR\_nRST\_STOP\_Pos)  }}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STOP              FLASH\_OPTR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STDBY\_Pos         (13U)}}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STDBY\_Msk         (0x1UL << FLASH\_OPTR\_nRST\_STDBY\_Pos) }}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_STDBY             FLASH\_OPTR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_SHDW\_Pos          (14U)}}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_SHDW\_Msk          (0x1UL << FLASH\_OPTR\_nRST\_SHDW\_Pos)  }}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nRST\_SHDW              FLASH\_OPTR\_nRST\_SHDW\_Msk}}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_SW\_Pos            (16U)}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_SW\_Msk            (0x1UL << FLASH\_OPTR\_IWDG\_SW\_Pos)    }}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_SW                FLASH\_OPTR\_IWDG\_SW\_Msk}}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STOP\_Pos          (17U)}}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STOP\_Msk          (0x1UL << FLASH\_OPTR\_IWDG\_STOP\_Pos)  }}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STOP              FLASH\_OPTR\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STDBY\_Pos         (18U)}}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STDBY\_Msk         (0x1UL << FLASH\_OPTR\_IWDG\_STDBY\_Pos) }}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IWDG\_STDBY             FLASH\_OPTR\_IWDG\_STDBY\_Msk}}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define FLASH\_OPTR\_WWDG\_SW\_Pos            (19U)}}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define FLASH\_OPTR\_WWDG\_SW\_Msk            (0x1UL << FLASH\_OPTR\_WWDG\_SW\_Pos)    }}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define FLASH\_OPTR\_WWDG\_SW                FLASH\_OPTR\_WWDG\_SW\_Msk}}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT1\_Pos             (23U)}}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT1\_Msk             (0x1UL << FLASH\_OPTR\_nBOOT1\_Pos)     }}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT1                 FLASH\_OPTR\_nBOOT1\_Msk}}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define FLASH\_OPTR\_SRAM\_PE\_Pos            (24U)}}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define FLASH\_OPTR\_SRAM\_PE\_Msk            (0x1UL << FLASH\_OPTR\_SRAM\_PE\_Pos)    }}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define FLASH\_OPTR\_SRAM\_PE                FLASH\_OPTR\_SRAM\_PE\_Msk}}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define FLASH\_OPTR\_CCMSRAM\_RST\_Pos        (25U)}}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define FLASH\_OPTR\_CCMSRAM\_RST\_Msk        (0x1UL << FLASH\_OPTR\_CCMSRAM\_RST\_Pos)}}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define FLASH\_OPTR\_CCMSRAM\_RST            FLASH\_OPTR\_CCMSRAM\_RST\_Msk}}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nSWBOOT0\_Pos           (26U)}}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nSWBOOT0\_Msk           (0x1UL << FLASH\_OPTR\_nSWBOOT0\_Pos)   }}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nSWBOOT0               FLASH\_OPTR\_nSWBOOT0\_Msk}}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT0\_Pos             (27U)}}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT0\_Msk             (0x1UL << FLASH\_OPTR\_nBOOT0\_Pos)     }}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define FLASH\_OPTR\_nBOOT0                 FLASH\_OPTR\_nBOOT0\_Msk}}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_Pos          (28U)}}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_Msk          (0x3UL << FLASH\_OPTR\_NRST\_MODE\_Pos)  }}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE              FLASH\_OPTR\_NRST\_MODE\_Msk}}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_0            (0x1UL << FLASH\_OPTR\_NRST\_MODE\_Pos)  }}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#define FLASH\_OPTR\_NRST\_MODE\_1            (0x2UL << FLASH\_OPTR\_NRST\_MODE\_Pos)  }}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IRHEN\_Pos              (30U)}}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IRHEN\_Msk              (0x1UL << FLASH\_OPTR\_IRHEN\_Pos)      }}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#define FLASH\_OPTR\_IRHEN                  FLASH\_OPTR\_IRHEN\_Msk}}
\DoxyCodeLine{4821 }
\DoxyCodeLine{4822 \textcolor{comment}{/******************  Bits definition for FLASH\_PCROP1SR register  **********/}}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos    (0U)}}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk    (0x3FFFUL << FLASH\_PCROP1SR\_PCROP1\_STRT\_Pos)}}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define FLASH\_PCROP1SR\_PCROP1\_STRT        FLASH\_PCROP1SR\_PCROP1\_STRT\_Msk}}
\DoxyCodeLine{4826 }
\DoxyCodeLine{4827 \textcolor{comment}{/******************  Bits definition for FLASH\_PCROP1ER register  ***********/}}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP1\_END\_Pos     (0U)}}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP1\_END\_Msk     (0x3FFFUL << FLASH\_PCROP1ER\_PCROP1\_END\_Pos)}}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP1\_END         FLASH\_PCROP1ER\_PCROP1\_END\_Msk}}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP\_RDP\_Pos      (31U)}}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP\_RDP\_Msk      (0x1UL << FLASH\_PCROP1ER\_PCROP\_RDP\_Pos)}}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define FLASH\_PCROP1ER\_PCROP\_RDP          FLASH\_PCROP1ER\_PCROP\_RDP\_Msk}}
\DoxyCodeLine{4834 }
\DoxyCodeLine{4835 \textcolor{comment}{/******************  Bits definition for FLASH\_WRP1AR register  ***************/}}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_STRT\_Pos       (0U)}}
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_STRT\_Msk       (0x3FUL << FLASH\_WRP1AR\_WRP1A\_STRT\_Pos)}}
\DoxyCodeLine{4838 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_STRT           FLASH\_WRP1AR\_WRP1A\_STRT\_Msk}}
\DoxyCodeLine{4839 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_END\_Pos        (16U)}}
\DoxyCodeLine{4840 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_END\_Msk        (0x3FUL << FLASH\_WRP1AR\_WRP1A\_END\_Pos)}}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define FLASH\_WRP1AR\_WRP1A\_END            FLASH\_WRP1AR\_WRP1A\_END\_Msk}}
\DoxyCodeLine{4842 }
\DoxyCodeLine{4843 \textcolor{comment}{/******************  Bits definition for FLASH\_WRPB1R register  ***************/}}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_STRT\_Pos       (0U)}}
\DoxyCodeLine{4845 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_STRT\_Msk       (0x3FUL << FLASH\_WRP1BR\_WRP1B\_STRT\_Pos)}}
\DoxyCodeLine{4846 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_STRT           FLASH\_WRP1BR\_WRP1B\_STRT\_Msk}}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_END\_Pos        (16U)}}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_END\_Msk        (0x3FUL << FLASH\_WRP1BR\_WRP1B\_END\_Pos)}}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define FLASH\_WRP1BR\_WRP1B\_END            FLASH\_WRP1BR\_WRP1B\_END\_Msk}}
\DoxyCodeLine{4850 }
\DoxyCodeLine{4851 }
\DoxyCodeLine{4852 \textcolor{comment}{/******************  Bits definition for FLASH\_SEC1R register  **************/}}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_SEC\_SIZE1\_Pos         (0U)}}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_SEC\_SIZE1\_Msk         (0x7FUL << FLASH\_SEC1R\_SEC\_SIZE1\_Pos)}}
\DoxyCodeLine{4855 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_SEC\_SIZE1             FLASH\_SEC1R\_SEC\_SIZE1\_Msk}}
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_BOOT\_LOCK\_Pos         (16U)}}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_BOOT\_LOCK\_Msk         (0x1UL << FLASH\_SEC1R\_BOOT\_LOCK\_Pos)}}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define FLASH\_SEC1R\_BOOT\_LOCK             FLASH\_SEC1R\_BOOT\_LOCK\_Msk}}
\DoxyCodeLine{4859 }
\DoxyCodeLine{4860 }
\DoxyCodeLine{4861 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4862 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4863 \textcolor{comment}{/*                Filter Mathematical ACcelerator unit (FMAC)                 */}}
\DoxyCodeLine{4864 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4865 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4866 \textcolor{comment}{/*****************  Bit definition for FMAC\_X1BUFCFG register  ****************/}}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE\_Pos     (0U)}}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE\_Msk     (0xFFUL << FMAC\_X1BUFCFG\_X1\_BASE\_Pos)    }}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE         FMAC\_X1BUFCFG\_X1\_BASE\_Msk                }}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos (8U)}}
\DoxyCodeLine{4871 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk (0xFFUL << FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE     FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk            }}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM\_Pos     (24U)}}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM\_Msk     (0x3UL  << FMAC\_X1BUFCFG\_FULL\_WM\_Pos)    }}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM         FMAC\_X1BUFCFG\_FULL\_WM\_Msk                }}
\DoxyCodeLine{4876 \textcolor{comment}{/*****************  Bit definition for FMAC\_X2BUFCFG register  ****************/}}
\DoxyCodeLine{4877 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE\_Pos     (0U)}}
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE\_Msk     (0xFFUL << FMAC\_X2BUFCFG\_X2\_BASE\_Pos)    }}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE         FMAC\_X2BUFCFG\_X2\_BASE\_Msk                }}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos (8U)}}
\DoxyCodeLine{4881 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk (0xFFUL << FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{4882 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE     FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk            }}
\DoxyCodeLine{4883 \textcolor{comment}{/*****************  Bit definition for FMAC\_YBUFCFG register  *****************/}}
\DoxyCodeLine{4884 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE\_Pos       (0U)}}
\DoxyCodeLine{4885 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE\_Msk       (0xFFUL << FMAC\_YBUFCFG\_Y\_BASE\_Pos)      }}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE           FMAC\_YBUFCFG\_Y\_BASE\_Msk                  }}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos   (8U)}}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk   (0xFFUL << FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos)  }}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE       FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk              }}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM\_Pos     (24U)}}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM\_Msk     (0x3UL  << FMAC\_YBUFCFG\_EMPTY\_WM\_Pos)    }}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM         FMAC\_YBUFCFG\_EMPTY\_WM\_Msk                }}
\DoxyCodeLine{4893 \textcolor{comment}{/******************  Bit definition for FMAC\_PARAM register  ******************/}}
\DoxyCodeLine{4894 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P\_Pos              (0U)}}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P\_Msk              (0xFFUL << FMAC\_PARAM\_P\_Pos)             }}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P                  FMAC\_PARAM\_P\_Msk                         }}
\DoxyCodeLine{4897 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q\_Pos              (8U)}}
\DoxyCodeLine{4898 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q\_Msk              (0xFFUL << FMAC\_PARAM\_Q\_Pos)             }}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q                  FMAC\_PARAM\_Q\_Msk                         }}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R\_Pos              (16U)}}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R\_Msk              (0xFFUL << FMAC\_PARAM\_R\_Pos)             }}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R                  FMAC\_PARAM\_R\_Msk                         }}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_Pos           (24U)}}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_Msk           (0x7FUL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC               FMAC\_PARAM\_FUNC\_Msk                      }}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_0             (0x1UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4907 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_1             (0x2UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_2             (0x4UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_3             (0x8UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_4             (0x10UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_5             (0x20UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_6             (0x40UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START\_Pos          (31U)}}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START\_Msk          (0x1UL  << FMAC\_PARAM\_START\_Pos)         }}
\DoxyCodeLine{4915 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START              FMAC\_PARAM\_START\_Msk                     }}
\DoxyCodeLine{4916 \textcolor{comment}{/********************  Bit definition for FMAC\_CR register  *******************/}}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN\_Pos              (0U)}}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN\_Msk              (0x1UL  << FMAC\_CR\_RIEN\_Pos)             }}
\DoxyCodeLine{4919 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN                  FMAC\_CR\_RIEN\_Msk                         }}
\DoxyCodeLine{4920 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN\_Pos              (1U)}}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN\_Msk              (0x1UL  << FMAC\_CR\_WIEN\_Pos)             }}
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN                  FMAC\_CR\_WIEN\_Msk                         }}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN\_Pos           (2U)}}
\DoxyCodeLine{4924 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN\_Msk           (0x1UL  << FMAC\_CR\_OVFLIEN\_Pos)          }}
\DoxyCodeLine{4925 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN               FMAC\_CR\_OVFLIEN\_Msk                      }}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN\_Pos           (3U)}}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN\_Msk           (0x1UL  << FMAC\_CR\_UNFLIEN\_Pos)          }}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN               FMAC\_CR\_UNFLIEN\_Msk                      }}
\DoxyCodeLine{4929 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN\_Pos            (4U)}}
\DoxyCodeLine{4930 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN\_Msk            (0x1UL  << FMAC\_CR\_SATIEN\_Pos)           }}
\DoxyCodeLine{4931 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN                FMAC\_CR\_SATIEN\_Msk                       }}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN\_Pos            (8U)}}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN\_Msk            (0x1UL  << FMAC\_CR\_DMAREN\_Pos)           }}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN                FMAC\_CR\_DMAREN\_Msk                       }}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN\_Pos            (9U)}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN\_Msk            (0x1UL  << FMAC\_CR\_DMAWEN\_Pos)           }}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN                FMAC\_CR\_DMAWEN\_Msk                       }}
\DoxyCodeLine{4938 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN\_Pos            (15U)}}
\DoxyCodeLine{4939 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN\_Msk            (0x1UL  << FMAC\_CR\_CLIPEN\_Pos)           }}
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN                FMAC\_CR\_CLIPEN\_Msk                       }}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET\_Pos             (16U)}}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET\_Msk             (0x1UL  << FMAC\_CR\_RESET\_Pos)            }}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET                 FMAC\_CR\_RESET\_Msk                        }}
\DoxyCodeLine{4944 \textcolor{comment}{/*******************  Bit definition for FMAC\_SR register  ********************/}}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY\_Pos            (0U)}}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY\_Msk            (0x1UL  << FMAC\_SR\_YEMPTY\_Pos)           }}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY                FMAC\_SR\_YEMPTY\_Msk                       }}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL\_Pos            (1U)}}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL\_Msk            (0x1UL  << FMAC\_SR\_X1FULL\_Pos)           }}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL                FMAC\_SR\_X1FULL\_Msk                       }}
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL\_Pos              (8U)}}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL\_Msk              (0x1UL  << FMAC\_SR\_OVFL\_Pos)             }}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL                  FMAC\_SR\_OVFL\_Msk                         }}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL\_Pos              (9U)}}
\DoxyCodeLine{4955 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL\_Msk              (0x1UL  << FMAC\_SR\_UNFL\_Pos)             }}
\DoxyCodeLine{4956 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL                  FMAC\_SR\_UNFL\_Msk                         }}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT\_Pos               (10U)}}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT\_Msk               (0x1UL  << FMAC\_SR\_SAT\_Pos)              }}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT                   FMAC\_SR\_SAT\_Msk                          }}
\DoxyCodeLine{4960 \textcolor{comment}{/******************  Bit definition for FMAC\_WDATA register  ******************/}}
\DoxyCodeLine{4961 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA\_Pos          (0U)}}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA\_Msk          (0xFFFFUL << FMAC\_WDATA\_WDATA\_Pos)       }}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA              FMAC\_WDATA\_WDATA\_Msk                     }}
\DoxyCodeLine{4964 \textcolor{comment}{/******************  Bit definition for FMACX\_RDATA register  *****************/}}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA\_Pos          (0U)}}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA\_Msk          (0xFFFFUL << FMAC\_RDATA\_RDATA\_Pos)       }}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA              FMAC\_RDATA\_RDATA\_Msk                     }}
\DoxyCodeLine{4970 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4971 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4972 \textcolor{comment}{/*                       General Purpose IOs (GPIO)                           */}}
\DoxyCodeLine{4973 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4974 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4975 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Pos           (0U)}}
\DoxyCodeLine{4977 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Msk           (0x3UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{4978 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0               GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_0             (0x1UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_1             (0x2UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Pos           (2U)}}
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Msk           (0x3UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1               GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_0             (0x1UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{4985 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_1             (0x2UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Pos           (4U)}}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Msk           (0x3UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{4988 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2               GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_0             (0x1UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_1             (0x2UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Pos           (6U)}}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Msk           (0x3UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3               GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_0             (0x1UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_1             (0x2UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{4996 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Pos           (8U)}}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Msk           (0x3UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4               GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_0             (0x1UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{5000 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_1             (0x2UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{5001 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Pos           (10U)}}
\DoxyCodeLine{5002 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Msk           (0x3UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5               GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{5004 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_0             (0x1UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{5005 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_1             (0x2UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Pos           (12U)}}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Msk           (0x3UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6               GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{5009 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_0             (0x1UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{5010 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_1             (0x2UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Pos           (14U)}}
\DoxyCodeLine{5012 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Msk           (0x3UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7               GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{5014 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_0             (0x1UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_1             (0x2UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{5016 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Pos           (16U)}}
\DoxyCodeLine{5017 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Msk           (0x3UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{5018 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8               GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{5019 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_0             (0x1UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_1             (0x2UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{5021 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Pos           (18U)}}
\DoxyCodeLine{5022 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Msk           (0x3UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{5023 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9               GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{5024 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_0             (0x1UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{5025 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_1             (0x2UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{5026 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Pos          (20U)}}
\DoxyCodeLine{5027 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Msk          (0x3UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10              GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_0            (0x1UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{5030 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_1            (0x2UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{5031 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Pos          (22U)}}
\DoxyCodeLine{5032 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Msk          (0x3UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{5033 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11              GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_0            (0x1UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{5035 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_1            (0x2UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Pos          (24U)}}
\DoxyCodeLine{5037 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Msk          (0x3UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12              GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{5039 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_0            (0x1UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{5040 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_1            (0x2UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{5041 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Pos          (26U)}}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Msk          (0x3UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13              GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_0            (0x1UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_1            (0x2UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Pos          (28U)}}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Msk          (0x3UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14              GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_0            (0x1UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{5050 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_1            (0x2UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{5051 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Pos          (30U)}}
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Msk          (0x3UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{5053 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15              GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{5054 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_0            (0x1UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{5055 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_1            (0x2UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{5057 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5058 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                   GPIO\_MODER\_MODE0}}
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0                 GPIO\_MODER\_MODE0\_0}}
\DoxyCodeLine{5060 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1                 GPIO\_MODER\_MODE0\_1}}
\DoxyCodeLine{5061 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                   GPIO\_MODER\_MODE1}}
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0                 GPIO\_MODER\_MODE1\_0}}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1                 GPIO\_MODER\_MODE1\_1}}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                   GPIO\_MODER\_MODE2}}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0                 GPIO\_MODER\_MODE2\_0}}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1                 GPIO\_MODER\_MODE2\_1}}
\DoxyCodeLine{5067 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                   GPIO\_MODER\_MODE3}}
\DoxyCodeLine{5068 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0                 GPIO\_MODER\_MODE3\_0}}
\DoxyCodeLine{5069 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1                 GPIO\_MODER\_MODE3\_1}}
\DoxyCodeLine{5070 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                   GPIO\_MODER\_MODE4}}
\DoxyCodeLine{5071 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0                 GPIO\_MODER\_MODE4\_0}}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1                 GPIO\_MODER\_MODE4\_1}}
\DoxyCodeLine{5073 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                   GPIO\_MODER\_MODE5}}
\DoxyCodeLine{5074 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0                 GPIO\_MODER\_MODE5\_0}}
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1                 GPIO\_MODER\_MODE5\_1}}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                   GPIO\_MODER\_MODE6}}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0                 GPIO\_MODER\_MODE6\_0}}
\DoxyCodeLine{5078 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1                 GPIO\_MODER\_MODE6\_1}}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                   GPIO\_MODER\_MODE7}}
\DoxyCodeLine{5080 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0                 GPIO\_MODER\_MODE7\_0}}
\DoxyCodeLine{5081 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1                 GPIO\_MODER\_MODE7\_1}}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                   GPIO\_MODER\_MODE8}}
\DoxyCodeLine{5083 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0                 GPIO\_MODER\_MODE8\_0}}
\DoxyCodeLine{5084 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1                 GPIO\_MODER\_MODE8\_1}}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                   GPIO\_MODER\_MODE9}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0                 GPIO\_MODER\_MODE9\_0}}
\DoxyCodeLine{5087 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1                 GPIO\_MODER\_MODE9\_1}}
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10                  GPIO\_MODER\_MODE10}}
\DoxyCodeLine{5089 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0                GPIO\_MODER\_MODE10\_0}}
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1                GPIO\_MODER\_MODE10\_1}}
\DoxyCodeLine{5091 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11                  GPIO\_MODER\_MODE11}}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0                GPIO\_MODER\_MODE11\_0}}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1                GPIO\_MODER\_MODE11\_1}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12                  GPIO\_MODER\_MODE12}}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0                GPIO\_MODER\_MODE12\_0}}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1                GPIO\_MODER\_MODE12\_1}}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13                  GPIO\_MODER\_MODE13}}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0                GPIO\_MODER\_MODE13\_0}}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1                GPIO\_MODER\_MODE13\_1}}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14                  GPIO\_MODER\_MODE14}}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0                GPIO\_MODER\_MODE14\_0}}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1                GPIO\_MODER\_MODE14\_1}}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15                  GPIO\_MODER\_MODE15}}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0                GPIO\_MODER\_MODE15\_0}}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1                GPIO\_MODER\_MODE15\_1}}
\DoxyCodeLine{5106 }
\DoxyCodeLine{5107 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Pos            (0U)}}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Msk            (0x1UL << GPIO\_OTYPER\_OT0\_Pos)          }}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0                GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Pos            (1U)}}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Msk            (0x1UL << GPIO\_OTYPER\_OT1\_Pos)          }}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1                GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Pos            (2U)}}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Msk            (0x1UL << GPIO\_OTYPER\_OT2\_Pos)          }}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2                GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Pos            (3U)}}
\DoxyCodeLine{5118 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Msk            (0x1UL << GPIO\_OTYPER\_OT3\_Pos)          }}
\DoxyCodeLine{5119 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3                GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Pos            (4U)}}
\DoxyCodeLine{5121 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Msk            (0x1UL << GPIO\_OTYPER\_OT4\_Pos)          }}
\DoxyCodeLine{5122 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4                GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{5123 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Pos            (5U)}}
\DoxyCodeLine{5124 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Msk            (0x1UL << GPIO\_OTYPER\_OT5\_Pos)          }}
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5                GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Pos            (6U)}}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Msk            (0x1UL << GPIO\_OTYPER\_OT6\_Pos)          }}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6                GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Pos            (7U)}}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Msk            (0x1UL << GPIO\_OTYPER\_OT7\_Pos)          }}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7                GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Pos            (8U)}}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Msk            (0x1UL << GPIO\_OTYPER\_OT8\_Pos)          }}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8                GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Pos            (9U)}}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Msk            (0x1UL << GPIO\_OTYPER\_OT9\_Pos)          }}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9                GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Pos           (10U)}}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Msk           (0x1UL << GPIO\_OTYPER\_OT10\_Pos)         }}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10               GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Pos           (11U)}}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Msk           (0x1UL << GPIO\_OTYPER\_OT11\_Pos)         }}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11               GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Pos           (12U)}}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Msk           (0x1UL << GPIO\_OTYPER\_OT12\_Pos)         }}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12               GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Pos           (13U)}}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Msk           (0x1UL << GPIO\_OTYPER\_OT13\_Pos)         }}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13               GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Pos           (14U)}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Msk           (0x1UL << GPIO\_OTYPER\_OT14\_Pos)         }}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14               GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{5153 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Pos           (15U)}}
\DoxyCodeLine{5154 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Msk           (0x1UL << GPIO\_OTYPER\_OT15\_Pos)         }}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15               GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{5156 }
\DoxyCodeLine{5157 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                    GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                    GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{5160 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                    GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                    GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                    GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                    GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                    GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                    GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                    GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                    GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                   GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{5169 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                   GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{5170 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                   GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                   GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                   GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                   GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{5174 }
\DoxyCodeLine{5175 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Pos       (0U)}}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0           GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Pos       (2U)}}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1           GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Pos       (4U)}}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2           GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{5189 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{5190 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Pos       (6U)}}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3           GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{5194 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{5195 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Pos       (8U)}}
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{5198 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4           GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{5199 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Pos       (10U)}}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5           GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{5204 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{5205 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{5206 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Pos       (12U)}}
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6           GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{5209 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{5210 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Pos       (14U)}}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7           GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{5214 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{5215 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Pos       (16U)}}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{5218 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8           GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{5219 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Pos       (18U)}}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9           GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{5225 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Pos      (20U)}}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{5228 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10          GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{5229 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{5230 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Pos      (22U)}}
\DoxyCodeLine{5232 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{5233 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11          GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{5234 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Pos      (24U)}}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12          GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{5239 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{5240 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Pos      (26U)}}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13          GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{5244 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Pos      (28U)}}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{5248 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14          GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{5249 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{5250 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Pos      (30U)}}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15          GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{5254 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{5255 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{5257 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5258 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0              GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{5259 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0            GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1            GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1              GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0            GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1            GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{5264 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2              GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0            GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1            GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3              GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0            GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{5269 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1            GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4              GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0            GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1            GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{5273 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5              GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{5274 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0            GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1            GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6              GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0            GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{5278 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1            GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{5279 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7              GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0            GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1            GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8              GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0            GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{5284 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1            GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9              GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0            GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1            GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10             GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0           GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1           GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11             GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0           GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1           GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12             GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0           GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1           GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13             GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0           GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1           GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{5300 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14             GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0           GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1           GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{5303 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15             GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0           GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1           GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{5306 }
\DoxyCodeLine{5307 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Pos           (0U)}}
\DoxyCodeLine{5309 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{5310 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0               GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_0             (0x1UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_1             (0x2UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Pos           (2U)}}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1               GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_0             (0x1UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_1             (0x2UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Pos           (4U)}}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2               GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_0             (0x1UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_1             (0x2UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Pos           (6U)}}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3               GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_0             (0x1UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_1             (0x2UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Pos           (8U)}}
\DoxyCodeLine{5329 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{5330 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4               GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_0             (0x1UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_1             (0x2UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Pos           (10U)}}
\DoxyCodeLine{5334 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{5335 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5               GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_0             (0x1UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_1             (0x2UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Pos           (12U)}}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6               GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_0             (0x1UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_1             (0x2UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Pos           (14U)}}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7               GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_0             (0x1UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_1             (0x2UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{5348 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Pos           (16U)}}
\DoxyCodeLine{5349 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{5350 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8               GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{5351 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_0             (0x1UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{5352 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_1             (0x2UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Pos           (18U)}}
\DoxyCodeLine{5354 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9               GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_0             (0x1UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_1             (0x2UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Pos          (20U)}}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10              GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_0            (0x1UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_1            (0x2UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Pos          (22U)}}
\DoxyCodeLine{5364 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11              GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_0            (0x1UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{5367 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_1            (0x2UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{5368 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Pos          (24U)}}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12              GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_0            (0x1UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_1            (0x2UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Pos          (26U)}}
\DoxyCodeLine{5374 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{5375 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13              GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_0            (0x1UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_1            (0x2UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Pos          (28U)}}
\DoxyCodeLine{5379 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{5380 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14              GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_0            (0x1UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_1            (0x2UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Pos          (30U)}}
\DoxyCodeLine{5384 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{5385 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15              GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{5386 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_0            (0x1UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_1            (0x2UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{5389 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                   GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0                 GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1                 GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                   GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0                 GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1                 GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                   GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0                 GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1                 GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                   GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{5400 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0                 GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1                 GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                   GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0                 GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{5404 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1                 GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{5405 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                   GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{5406 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0                 GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{5407 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1                 GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                   GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{5409 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0                 GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{5410 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1                 GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                   GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0                 GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1                 GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                   GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0                 GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1                 GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                   GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0                 GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1                 GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10                  GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0                GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1                GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11                  GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0                GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1                GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12                  GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0                GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1                GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13                  GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{5430 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0                GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1                GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14                  GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0                GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{5434 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1                GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{5435 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15                  GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{5436 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0                GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1                GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{5438 }
\DoxyCodeLine{5439 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Pos               (0U)}}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Msk               (0x1UL << GPIO\_IDR\_ID0\_Pos)             }}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0                   GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Pos               (1U)}}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Msk               (0x1UL << GPIO\_IDR\_ID1\_Pos)             }}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1                   GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Pos               (2U)}}
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Msk               (0x1UL << GPIO\_IDR\_ID2\_Pos)             }}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2                   GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Pos               (3U)}}
\DoxyCodeLine{5450 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Msk               (0x1UL << GPIO\_IDR\_ID3\_Pos)             }}
\DoxyCodeLine{5451 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3                   GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Pos               (4U)}}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Msk               (0x1UL << GPIO\_IDR\_ID4\_Pos)             }}
\DoxyCodeLine{5454 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4                   GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{5455 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Pos               (5U)}}
\DoxyCodeLine{5456 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Msk               (0x1UL << GPIO\_IDR\_ID5\_Pos)             }}
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5                   GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{5458 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Pos               (6U)}}
\DoxyCodeLine{5459 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Msk               (0x1UL << GPIO\_IDR\_ID6\_Pos)             }}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6                   GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Pos               (7U)}}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Msk               (0x1UL << GPIO\_IDR\_ID7\_Pos)             }}
\DoxyCodeLine{5463 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7                   GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{5464 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Pos               (8U)}}
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Msk               (0x1UL << GPIO\_IDR\_ID8\_Pos)             }}
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8                   GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Pos               (9U)}}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Msk               (0x1UL << GPIO\_IDR\_ID9\_Pos)             }}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9                   GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Pos              (10U)}}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Msk              (0x1UL << GPIO\_IDR\_ID10\_Pos)            }}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10                  GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Pos              (11U)}}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Msk              (0x1UL << GPIO\_IDR\_ID11\_Pos)            }}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11                  GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Pos              (12U)}}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Msk              (0x1UL << GPIO\_IDR\_ID12\_Pos)            }}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12                  GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Pos              (13U)}}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Msk              (0x1UL << GPIO\_IDR\_ID13\_Pos)            }}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13                  GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Pos              (14U)}}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Msk              (0x1UL << GPIO\_IDR\_ID14\_Pos)            }}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14                  GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Pos              (15U)}}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Msk              (0x1UL << GPIO\_IDR\_ID15\_Pos)            }}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15                  GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{5488 }
\DoxyCodeLine{5489 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                      GPIO\_IDR\_ID0}}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                      GPIO\_IDR\_ID1}}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                      GPIO\_IDR\_ID2}}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                      GPIO\_IDR\_ID3}}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                      GPIO\_IDR\_ID4}}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                      GPIO\_IDR\_ID5}}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                      GPIO\_IDR\_ID6}}
\DoxyCodeLine{5497 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                      GPIO\_IDR\_ID7}}
\DoxyCodeLine{5498 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                      GPIO\_IDR\_ID8}}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                      GPIO\_IDR\_ID9}}
\DoxyCodeLine{5500 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                     GPIO\_IDR\_ID10}}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                     GPIO\_IDR\_ID11}}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                     GPIO\_IDR\_ID12}}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                     GPIO\_IDR\_ID13}}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                     GPIO\_IDR\_ID14}}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                     GPIO\_IDR\_ID15}}
\DoxyCodeLine{5506 }
\DoxyCodeLine{5507 \textcolor{comment}{/* Old GPIO\_IDR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_0                   GPIO\_IDR\_ID0}}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_1                   GPIO\_IDR\_ID1}}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_2                   GPIO\_IDR\_ID2}}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_3                   GPIO\_IDR\_ID3}}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_4                   GPIO\_IDR\_ID4}}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_5                   GPIO\_IDR\_ID5}}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_6                   GPIO\_IDR\_ID6}}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_7                   GPIO\_IDR\_ID7}}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_8                   GPIO\_IDR\_ID8}}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_9                   GPIO\_IDR\_ID9}}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_10                  GPIO\_IDR\_ID10}}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_11                  GPIO\_IDR\_ID11}}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_12                  GPIO\_IDR\_ID12}}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_13                  GPIO\_IDR\_ID13}}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_14                  GPIO\_IDR\_ID14}}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_IDR\_15                  GPIO\_IDR\_ID15}}
\DoxyCodeLine{5524 }
\DoxyCodeLine{5525 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Pos               (0U)}}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Msk               (0x1UL << GPIO\_ODR\_OD0\_Pos)             }}
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0                   GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{5529 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Pos               (1U)}}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Msk               (0x1UL << GPIO\_ODR\_OD1\_Pos)             }}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1                   GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Pos               (2U)}}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Msk               (0x1UL << GPIO\_ODR\_OD2\_Pos)             }}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2                   GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{5535 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Pos               (3U)}}
\DoxyCodeLine{5536 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Msk               (0x1UL << GPIO\_ODR\_OD3\_Pos)             }}
\DoxyCodeLine{5537 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3                   GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Pos               (4U)}}
\DoxyCodeLine{5539 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Msk               (0x1UL << GPIO\_ODR\_OD4\_Pos)             }}
\DoxyCodeLine{5540 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4                   GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{5541 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Pos               (5U)}}
\DoxyCodeLine{5542 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Msk               (0x1UL << GPIO\_ODR\_OD5\_Pos)             }}
\DoxyCodeLine{5543 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5                   GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{5544 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Pos               (6U)}}
\DoxyCodeLine{5545 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Msk               (0x1UL << GPIO\_ODR\_OD6\_Pos)             }}
\DoxyCodeLine{5546 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6                   GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{5547 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Pos               (7U)}}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Msk               (0x1UL << GPIO\_ODR\_OD7\_Pos)             }}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7                   GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Pos               (8U)}}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Msk               (0x1UL << GPIO\_ODR\_OD8\_Pos)             }}
\DoxyCodeLine{5552 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8                   GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{5553 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Pos               (9U)}}
\DoxyCodeLine{5554 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Msk               (0x1UL << GPIO\_ODR\_OD9\_Pos)             }}
\DoxyCodeLine{5555 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9                   GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{5556 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Pos              (10U)}}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Msk              (0x1UL << GPIO\_ODR\_OD10\_Pos)            }}
\DoxyCodeLine{5558 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10                  GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Pos              (11U)}}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Msk              (0x1UL << GPIO\_ODR\_OD11\_Pos)            }}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11                  GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Pos              (12U)}}
\DoxyCodeLine{5563 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Msk              (0x1UL << GPIO\_ODR\_OD12\_Pos)            }}
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12                  GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Pos              (13U)}}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Msk              (0x1UL << GPIO\_ODR\_OD13\_Pos)            }}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13                  GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Pos              (14U)}}
\DoxyCodeLine{5569 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Msk              (0x1UL << GPIO\_ODR\_OD14\_Pos)            }}
\DoxyCodeLine{5570 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14                  GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Pos              (15U)}}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Msk              (0x1UL << GPIO\_ODR\_OD15\_Pos)            }}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15                  GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{5574 }
\DoxyCodeLine{5575 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5576 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                      GPIO\_ODR\_OD0}}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                      GPIO\_ODR\_OD1}}
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                      GPIO\_ODR\_OD2}}
\DoxyCodeLine{5579 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                      GPIO\_ODR\_OD3}}
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                      GPIO\_ODR\_OD4}}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                      GPIO\_ODR\_OD5}}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                      GPIO\_ODR\_OD6}}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                      GPIO\_ODR\_OD7}}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                      GPIO\_ODR\_OD8}}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                      GPIO\_ODR\_OD9}}
\DoxyCodeLine{5586 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                     GPIO\_ODR\_OD10}}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                     GPIO\_ODR\_OD11}}
\DoxyCodeLine{5588 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                     GPIO\_ODR\_OD12}}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                     GPIO\_ODR\_OD13}}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                     GPIO\_ODR\_OD14}}
\DoxyCodeLine{5591 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                     GPIO\_ODR\_OD15}}
\DoxyCodeLine{5592 }
\DoxyCodeLine{5593 \textcolor{comment}{/* Old GPIO\_ODR register bits definition, maintained for legacy purpose */}}
\DoxyCodeLine{5594 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_0                   GPIO\_ODR\_OD0}}
\DoxyCodeLine{5595 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_1                   GPIO\_ODR\_OD1}}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_2                   GPIO\_ODR\_OD2}}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_3                   GPIO\_ODR\_OD3}}
\DoxyCodeLine{5598 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_4                   GPIO\_ODR\_OD4}}
\DoxyCodeLine{5599 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_5                   GPIO\_ODR\_OD5}}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_6                   GPIO\_ODR\_OD6}}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_7                   GPIO\_ODR\_OD7}}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_8                   GPIO\_ODR\_OD8}}
\DoxyCodeLine{5603 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_9                   GPIO\_ODR\_OD9}}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_10                  GPIO\_ODR\_OD10}}
\DoxyCodeLine{5605 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_11                  GPIO\_ODR\_OD11}}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_12                  GPIO\_ODR\_OD12}}
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_13                  GPIO\_ODR\_OD13}}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_14                  GPIO\_ODR\_OD14}}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_ODR\_15                  GPIO\_ODR\_OD15}}
\DoxyCodeLine{5610 }
\DoxyCodeLine{5611 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{5612 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Pos              (0U)}}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Msk              (0x1UL << GPIO\_BSRR\_BS0\_Pos)            }}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0                  GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Pos              (1U)}}
\DoxyCodeLine{5616 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Msk              (0x1UL << GPIO\_BSRR\_BS1\_Pos)            }}
\DoxyCodeLine{5617 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1                  GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{5618 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Pos              (2U)}}
\DoxyCodeLine{5619 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Msk              (0x1UL << GPIO\_BSRR\_BS2\_Pos)            }}
\DoxyCodeLine{5620 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2                  GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{5621 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Pos              (3U)}}
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Msk              (0x1UL << GPIO\_BSRR\_BS3\_Pos)            }}
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3                  GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Pos              (4U)}}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Msk              (0x1UL << GPIO\_BSRR\_BS4\_Pos)            }}
\DoxyCodeLine{5626 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4                  GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Pos              (5U)}}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Msk              (0x1UL << GPIO\_BSRR\_BS5\_Pos)            }}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5                  GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Pos              (6U)}}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Msk              (0x1UL << GPIO\_BSRR\_BS6\_Pos)            }}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6                  GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Pos              (7U)}}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Msk              (0x1UL << GPIO\_BSRR\_BS7\_Pos)            }}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7                  GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Pos              (8U)}}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Msk              (0x1UL << GPIO\_BSRR\_BS8\_Pos)            }}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8                  GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Pos              (9U)}}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Msk              (0x1UL << GPIO\_BSRR\_BS9\_Pos)            }}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9                  GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{5642 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Pos             (10U)}}
\DoxyCodeLine{5643 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Msk             (0x1UL << GPIO\_BSRR\_BS10\_Pos)           }}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10                 GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Pos             (11U)}}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Msk             (0x1UL << GPIO\_BSRR\_BS11\_Pos)           }}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11                 GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{5648 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Pos             (12U)}}
\DoxyCodeLine{5649 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Msk             (0x1UL << GPIO\_BSRR\_BS12\_Pos)           }}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12                 GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Pos             (13U)}}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Msk             (0x1UL << GPIO\_BSRR\_BS13\_Pos)           }}
\DoxyCodeLine{5653 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13                 GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{5654 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Pos             (14U)}}
\DoxyCodeLine{5655 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Msk             (0x1UL << GPIO\_BSRR\_BS14\_Pos)           }}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14                 GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Pos             (15U)}}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Msk             (0x1UL << GPIO\_BSRR\_BS15\_Pos)           }}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15                 GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Pos              (16U)}}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Msk              (0x1UL << GPIO\_BSRR\_BR0\_Pos)            }}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0                  GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{5663 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Pos              (17U)}}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Msk              (0x1UL << GPIO\_BSRR\_BR1\_Pos)            }}
\DoxyCodeLine{5665 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1                  GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Pos              (18U)}}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Msk              (0x1UL << GPIO\_BSRR\_BR2\_Pos)            }}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2                  GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Pos              (19U)}}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Msk              (0x1UL << GPIO\_BSRR\_BR3\_Pos)            }}
\DoxyCodeLine{5671 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3                  GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Pos              (20U)}}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Msk              (0x1UL << GPIO\_BSRR\_BR4\_Pos)            }}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4                  GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Pos              (21U)}}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Msk              (0x1UL << GPIO\_BSRR\_BR5\_Pos)            }}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5                  GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Pos              (22U)}}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Msk              (0x1UL << GPIO\_BSRR\_BR6\_Pos)            }}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6                  GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Pos              (23U)}}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Msk              (0x1UL << GPIO\_BSRR\_BR7\_Pos)            }}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7                  GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Pos              (24U)}}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Msk              (0x1UL << GPIO\_BSRR\_BR8\_Pos)            }}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8                  GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Pos              (25U)}}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Msk              (0x1UL << GPIO\_BSRR\_BR9\_Pos)            }}
\DoxyCodeLine{5689 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9                  GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{5690 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Pos             (26U)}}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Msk             (0x1UL << GPIO\_BSRR\_BR10\_Pos)           }}
\DoxyCodeLine{5692 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10                 GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{5693 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Pos             (27U)}}
\DoxyCodeLine{5694 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Msk             (0x1UL << GPIO\_BSRR\_BR11\_Pos)           }}
\DoxyCodeLine{5695 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11                 GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{5696 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Pos             (28U)}}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Msk             (0x1UL << GPIO\_BSRR\_BR12\_Pos)           }}
\DoxyCodeLine{5698 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12                 GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Pos             (29U)}}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Msk             (0x1UL << GPIO\_BSRR\_BR13\_Pos)           }}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13                 GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Pos             (30U)}}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Msk             (0x1UL << GPIO\_BSRR\_BR14\_Pos)           }}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14                 GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Pos             (31U)}}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Msk             (0x1UL << GPIO\_BSRR\_BR15\_Pos)           }}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15                 GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{5708 }
\DoxyCodeLine{5709 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5710 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                      GPIO\_BSRR\_BS0}}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                      GPIO\_BSRR\_BS1}}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                      GPIO\_BSRR\_BS2}}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                      GPIO\_BSRR\_BS3}}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                      GPIO\_BSRR\_BS4}}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                      GPIO\_BSRR\_BS5}}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                      GPIO\_BSRR\_BS6}}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                      GPIO\_BSRR\_BS7}}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                      GPIO\_BSRR\_BS8}}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                      GPIO\_BSRR\_BS9}}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                     GPIO\_BSRR\_BS10}}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                     GPIO\_BSRR\_BS11}}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                     GPIO\_BSRR\_BS12}}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                     GPIO\_BSRR\_BS13}}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                     GPIO\_BSRR\_BS14}}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                     GPIO\_BSRR\_BS15}}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                      GPIO\_BSRR\_BR0}}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                      GPIO\_BSRR\_BR1}}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                      GPIO\_BSRR\_BR2}}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                      GPIO\_BSRR\_BR3}}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                      GPIO\_BSRR\_BR4}}
\DoxyCodeLine{5731 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                      GPIO\_BSRR\_BR5}}
\DoxyCodeLine{5732 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                      GPIO\_BSRR\_BR6}}
\DoxyCodeLine{5733 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                      GPIO\_BSRR\_BR7}}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                      GPIO\_BSRR\_BR8}}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                      GPIO\_BSRR\_BR9}}
\DoxyCodeLine{5736 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                     GPIO\_BSRR\_BR10}}
\DoxyCodeLine{5737 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                     GPIO\_BSRR\_BR11}}
\DoxyCodeLine{5738 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                     GPIO\_BSRR\_BR12}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                     GPIO\_BSRR\_BR13}}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                     GPIO\_BSRR\_BR14}}
\DoxyCodeLine{5741 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                     GPIO\_BSRR\_BR15}}
\DoxyCodeLine{5742 }
\DoxyCodeLine{5743 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register *********************/}}
\DoxyCodeLine{5744 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Pos             (0U)}}
\DoxyCodeLine{5745 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Msk             (0x1UL << GPIO\_LCKR\_LCK0\_Pos)           }}
\DoxyCodeLine{5746 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                 GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{5747 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Pos             (1U)}}
\DoxyCodeLine{5748 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Msk             (0x1UL << GPIO\_LCKR\_LCK1\_Pos)           }}
\DoxyCodeLine{5749 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                 GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{5750 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Pos             (2U)}}
\DoxyCodeLine{5751 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Msk             (0x1UL << GPIO\_LCKR\_LCK2\_Pos)           }}
\DoxyCodeLine{5752 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                 GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{5753 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Pos             (3U)}}
\DoxyCodeLine{5754 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Msk             (0x1UL << GPIO\_LCKR\_LCK3\_Pos)           }}
\DoxyCodeLine{5755 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                 GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{5756 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Pos             (4U)}}
\DoxyCodeLine{5757 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Msk             (0x1UL << GPIO\_LCKR\_LCK4\_Pos)           }}
\DoxyCodeLine{5758 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                 GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Pos             (5U)}}
\DoxyCodeLine{5760 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Msk             (0x1UL << GPIO\_LCKR\_LCK5\_Pos)           }}
\DoxyCodeLine{5761 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                 GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{5762 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Pos             (6U)}}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Msk             (0x1UL << GPIO\_LCKR\_LCK6\_Pos)           }}
\DoxyCodeLine{5764 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                 GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{5765 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Pos             (7U)}}
\DoxyCodeLine{5766 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Msk             (0x1UL << GPIO\_LCKR\_LCK7\_Pos)           }}
\DoxyCodeLine{5767 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                 GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{5768 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Pos             (8U)}}
\DoxyCodeLine{5769 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Msk             (0x1UL << GPIO\_LCKR\_LCK8\_Pos)           }}
\DoxyCodeLine{5770 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                 GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{5771 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Pos             (9U)}}
\DoxyCodeLine{5772 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Msk             (0x1UL << GPIO\_LCKR\_LCK9\_Pos)           }}
\DoxyCodeLine{5773 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                 GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Pos            (10U)}}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Msk            (0x1UL << GPIO\_LCKR\_LCK10\_Pos)          }}
\DoxyCodeLine{5776 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{5777 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Pos            (11U)}}
\DoxyCodeLine{5778 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Msk            (0x1UL << GPIO\_LCKR\_LCK11\_Pos)          }}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{5780 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Pos            (12U)}}
\DoxyCodeLine{5781 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Msk            (0x1UL << GPIO\_LCKR\_LCK12\_Pos)          }}
\DoxyCodeLine{5782 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Pos            (13U)}}
\DoxyCodeLine{5784 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Msk            (0x1UL << GPIO\_LCKR\_LCK13\_Pos)          }}
\DoxyCodeLine{5785 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{5786 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Pos            (14U)}}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Msk            (0x1UL << GPIO\_LCKR\_LCK14\_Pos)          }}
\DoxyCodeLine{5788 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{5789 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Pos            (15U)}}
\DoxyCodeLine{5790 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Msk            (0x1UL << GPIO\_LCKR\_LCK15\_Pos)          }}
\DoxyCodeLine{5791 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{5792 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Pos             (16U)}}
\DoxyCodeLine{5793 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Msk             (0x1UL << GPIO\_LCKR\_LCKK\_Pos)           }}
\DoxyCodeLine{5794 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                 GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{5795 }
\DoxyCodeLine{5796 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRL register *********************/}}
\DoxyCodeLine{5797 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Pos           (0U)}}
\DoxyCodeLine{5798 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0               GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_0             (0x1UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_1             (0x2UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{5802 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_2             (0x4UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{5803 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_3             (0x8UL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{5804 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Pos           (4U)}}
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{5806 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1               GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_0             (0x1UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_1             (0x2UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_2             (0x4UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_3             (0x8UL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Pos           (8U)}}
\DoxyCodeLine{5812 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{5813 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2               GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{5814 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_0             (0x1UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{5815 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_1             (0x2UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_2             (0x4UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_3             (0x8UL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Pos           (12U)}}
\DoxyCodeLine{5819 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{5820 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3               GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_0             (0x1UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{5822 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_1             (0x2UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_2             (0x4UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_3             (0x8UL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{5825 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Pos           (16U)}}
\DoxyCodeLine{5826 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{5827 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4               GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_0             (0x1UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_1             (0x2UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{5830 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_2             (0x4UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{5831 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_3             (0x8UL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{5832 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Pos           (20U)}}
\DoxyCodeLine{5833 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{5834 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5               GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{5835 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_0             (0x1UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_1             (0x2UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_2             (0x4UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_3             (0x8UL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Pos           (24U)}}
\DoxyCodeLine{5840 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6               GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{5842 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_0             (0x1UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{5843 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_1             (0x2UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_2             (0x4UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_3             (0x8UL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{5846 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Pos           (28U)}}
\DoxyCodeLine{5847 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7               GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_0             (0x1UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_1             (0x2UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{5851 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_2             (0x4UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_3             (0x8UL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{5854 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0                      GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1                      GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2                      GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3                      GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4                      GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{5860 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5                      GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{5861 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6                      GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{5862 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7                      GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{5863 }
\DoxyCodeLine{5864 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRH register *********************/}}
\DoxyCodeLine{5865 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Pos           (0U)}}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Msk           (0xFUL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8               GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_0             (0x1UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{5869 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_1             (0x2UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{5870 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_2             (0x4UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_3             (0x8UL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Pos           (4U)}}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Msk           (0xFUL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9               GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_0             (0x1UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_1             (0x2UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_2             (0x4UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_3             (0x8UL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{5879 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Pos          (8U)}}
\DoxyCodeLine{5880 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10              GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_0            (0x1UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_1            (0x2UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_2            (0x4UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_3            (0x8UL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{5886 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Pos          (12U)}}
\DoxyCodeLine{5887 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11              GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{5889 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_0            (0x1UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{5890 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_1            (0x2UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{5891 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_2            (0x4UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_3            (0x8UL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Pos          (16U)}}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12              GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_0            (0x1UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_1            (0x2UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_2            (0x4UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{5899 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_3            (0x8UL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Pos          (20U)}}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13              GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_0            (0x1UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_1            (0x2UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_2            (0x4UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_3            (0x8UL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Pos          (24U)}}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{5909 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14              GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{5910 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_0            (0x1UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_1            (0x2UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{5912 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_2            (0x4UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{5913 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_3            (0x8UL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{5914 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Pos          (28U)}}
\DoxyCodeLine{5915 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{5916 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15              GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_0            (0x1UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_1            (0x2UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_2            (0x4UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_3            (0x8UL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{5922 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5923 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0                      GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{5924 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1                      GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{5925 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2                      GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{5926 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3                      GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4                      GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5                      GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6                      GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7                      GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{5931 }
\DoxyCodeLine{5932 \textcolor{comment}{/******************  Bits definition for GPIO\_BRR register  ******************/}}
\DoxyCodeLine{5933 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Pos               (0U)}}
\DoxyCodeLine{5934 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Msk               (0x1UL << GPIO\_BRR\_BR0\_Pos)             }}
\DoxyCodeLine{5935 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0                   GPIO\_BRR\_BR0\_Msk}}
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Pos               (1U)}}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Msk               (0x1UL << GPIO\_BRR\_BR1\_Pos)             }}
\DoxyCodeLine{5938 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1                   GPIO\_BRR\_BR1\_Msk}}
\DoxyCodeLine{5939 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Pos               (2U)}}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Msk               (0x1UL << GPIO\_BRR\_BR2\_Pos)             }}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2                   GPIO\_BRR\_BR2\_Msk}}
\DoxyCodeLine{5942 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Pos               (3U)}}
\DoxyCodeLine{5943 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Msk               (0x1UL << GPIO\_BRR\_BR3\_Pos)             }}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3                   GPIO\_BRR\_BR3\_Msk}}
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Pos               (4U)}}
\DoxyCodeLine{5946 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Msk               (0x1UL << GPIO\_BRR\_BR4\_Pos)             }}
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4                   GPIO\_BRR\_BR4\_Msk}}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Pos               (5U)}}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Msk               (0x1UL << GPIO\_BRR\_BR5\_Pos)             }}
\DoxyCodeLine{5950 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5                   GPIO\_BRR\_BR5\_Msk}}
\DoxyCodeLine{5951 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Pos               (6U)}}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Msk               (0x1UL << GPIO\_BRR\_BR6\_Pos)             }}
\DoxyCodeLine{5953 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6                   GPIO\_BRR\_BR6\_Msk}}
\DoxyCodeLine{5954 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Pos               (7U)}}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Msk               (0x1UL << GPIO\_BRR\_BR7\_Pos)             }}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7                   GPIO\_BRR\_BR7\_Msk}}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Pos               (8U)}}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Msk               (0x1UL << GPIO\_BRR\_BR8\_Pos)             }}
\DoxyCodeLine{5959 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8                   GPIO\_BRR\_BR8\_Msk}}
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Pos               (9U)}}
\DoxyCodeLine{5961 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Msk               (0x1UL << GPIO\_BRR\_BR9\_Pos)             }}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9                   GPIO\_BRR\_BR9\_Msk}}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Pos              (10U)}}
\DoxyCodeLine{5964 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Msk              (0x1UL << GPIO\_BRR\_BR10\_Pos)            }}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10                  GPIO\_BRR\_BR10\_Msk}}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Pos              (11U)}}
\DoxyCodeLine{5967 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Msk              (0x1UL << GPIO\_BRR\_BR11\_Pos)            }}
\DoxyCodeLine{5968 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11                  GPIO\_BRR\_BR11\_Msk}}
\DoxyCodeLine{5969 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Pos              (12U)}}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Msk              (0x1UL << GPIO\_BRR\_BR12\_Pos)            }}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12                  GPIO\_BRR\_BR12\_Msk}}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Pos              (13U)}}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Msk              (0x1UL << GPIO\_BRR\_BR13\_Pos)            }}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13                  GPIO\_BRR\_BR13\_Msk}}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Pos              (14U)}}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Msk              (0x1UL << GPIO\_BRR\_BR14\_Pos)            }}
\DoxyCodeLine{5977 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14                  GPIO\_BRR\_BR14\_Msk}}
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Pos              (15U)}}
\DoxyCodeLine{5979 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Msk              (0x1UL << GPIO\_BRR\_BR15\_Pos)            }}
\DoxyCodeLine{5980 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15                  GPIO\_BRR\_BR15\_Msk}}
\DoxyCodeLine{5981 }
\DoxyCodeLine{5982 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_0                       GPIO\_BRR\_BR0}}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_1                       GPIO\_BRR\_BR1}}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_2                       GPIO\_BRR\_BR2}}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_3                       GPIO\_BRR\_BR3}}
\DoxyCodeLine{5987 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_4                       GPIO\_BRR\_BR4}}
\DoxyCodeLine{5988 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_5                       GPIO\_BRR\_BR5}}
\DoxyCodeLine{5989 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_6                       GPIO\_BRR\_BR6}}
\DoxyCodeLine{5990 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_7                       GPIO\_BRR\_BR7}}
\DoxyCodeLine{5991 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_8                       GPIO\_BRR\_BR8}}
\DoxyCodeLine{5992 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_9                       GPIO\_BRR\_BR9}}
\DoxyCodeLine{5993 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_10                      GPIO\_BRR\_BR10}}
\DoxyCodeLine{5994 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_11                      GPIO\_BRR\_BR11}}
\DoxyCodeLine{5995 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_12                      GPIO\_BRR\_BR12}}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_13                      GPIO\_BRR\_BR13}}
\DoxyCodeLine{5997 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_14                      GPIO\_BRR\_BR14}}
\DoxyCodeLine{5998 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR\_15                      GPIO\_BRR\_BR15}}
\DoxyCodeLine{5999 }
\DoxyCodeLine{6000 }
\DoxyCodeLine{6001 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6002 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6003 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface (I2C)              */}}
\DoxyCodeLine{6004 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6005 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6006 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  *******************/}}
\DoxyCodeLine{6007 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Pos               (0U)}}
\DoxyCodeLine{6008 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Msk               (0x1UL << I2C\_CR1\_PE\_Pos)                 }}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#define I2C\_CR1\_PE                   I2C\_CR1\_PE\_Msk                            }}
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Pos             (1U)}}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Msk             (0x1UL << I2C\_CR1\_TXIE\_Pos)               }}
\DoxyCodeLine{6012 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE                 I2C\_CR1\_TXIE\_Msk                          }}
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Pos             (2U)}}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Msk             (0x1UL << I2C\_CR1\_RXIE\_Pos)               }}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE                 I2C\_CR1\_RXIE\_Msk                          }}
\DoxyCodeLine{6016 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Pos           (3U)}}
\DoxyCodeLine{6017 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Msk           (0x1UL << I2C\_CR1\_ADDRIE\_Pos)             }}
\DoxyCodeLine{6018 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE               I2C\_CR1\_ADDRIE\_Msk                        }}
\DoxyCodeLine{6019 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Pos           (4U)}}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Msk           (0x1UL << I2C\_CR1\_NACKIE\_Pos)             }}
\DoxyCodeLine{6021 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE               I2C\_CR1\_NACKIE\_Msk                        }}
\DoxyCodeLine{6022 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Pos           (5U)}}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Msk           (0x1UL << I2C\_CR1\_STOPIE\_Pos)             }}
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE               I2C\_CR1\_STOPIE\_Msk                        }}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Pos             (6U)}}
\DoxyCodeLine{6026 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Msk             (0x1UL << I2C\_CR1\_TCIE\_Pos)               }}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE                 I2C\_CR1\_TCIE\_Msk                          }}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Pos            (7U)}}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Msk            (0x1UL << I2C\_CR1\_ERRIE\_Pos)              }}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE                I2C\_CR1\_ERRIE\_Msk                         }}
\DoxyCodeLine{6031 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Pos              (8U)}}
\DoxyCodeLine{6032 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Msk              (0xFUL << I2C\_CR1\_DNF\_Pos)                }}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF                  I2C\_CR1\_DNF\_Msk                           }}
\DoxyCodeLine{6034 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Pos           (12U)}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Msk           (0x1UL << I2C\_CR1\_ANFOFF\_Pos)             }}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF               I2C\_CR1\_ANFOFF\_Msk                        }}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Pos            (13U)}}
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Msk            (0x1UL << I2C\_CR1\_SWRST\_Pos)              }}
\DoxyCodeLine{6039 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST                I2C\_CR1\_SWRST\_Msk                         }}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Pos          (14U)}}
\DoxyCodeLine{6041 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Msk          (0x1UL << I2C\_CR1\_TXDMAEN\_Pos)            }}
\DoxyCodeLine{6042 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN              I2C\_CR1\_TXDMAEN\_Msk                       }}
\DoxyCodeLine{6043 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Pos          (15U)}}
\DoxyCodeLine{6044 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Msk          (0x1UL << I2C\_CR1\_RXDMAEN\_Pos)            }}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN              I2C\_CR1\_RXDMAEN\_Msk                       }}
\DoxyCodeLine{6046 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Pos              (16U)}}
\DoxyCodeLine{6047 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Msk              (0x1UL << I2C\_CR1\_SBC\_Pos)                }}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC                  I2C\_CR1\_SBC\_Msk                           }}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Pos        (17U)}}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Msk        (0x1UL << I2C\_CR1\_NOSTRETCH\_Pos)          }}
\DoxyCodeLine{6051 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH            I2C\_CR1\_NOSTRETCH\_Msk                     }}
\DoxyCodeLine{6052 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN\_Pos            (18U)}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN\_Msk            (0x1UL << I2C\_CR1\_WUPEN\_Pos)              }}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN                I2C\_CR1\_WUPEN\_Msk                         }}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Pos             (19U)}}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Msk             (0x1UL << I2C\_CR1\_GCEN\_Pos)               }}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN                 I2C\_CR1\_GCEN\_Msk                          }}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Pos           (20U)}}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Msk           (0x1UL << I2C\_CR1\_SMBHEN\_Pos)             }}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN               I2C\_CR1\_SMBHEN\_Msk                        }}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Pos           (21U)}}
\DoxyCodeLine{6062 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Msk           (0x1UL << I2C\_CR1\_SMBDEN\_Pos)             }}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN               I2C\_CR1\_SMBDEN\_Msk                        }}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Pos          (22U)}}
\DoxyCodeLine{6065 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Msk          (0x1UL << I2C\_CR1\_ALERTEN\_Pos)            }}
\DoxyCodeLine{6066 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN              I2C\_CR1\_ALERTEN\_Msk                       }}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Pos            (23U)}}
\DoxyCodeLine{6068 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Msk            (0x1UL << I2C\_CR1\_PECEN\_Pos)              }}
\DoxyCodeLine{6069 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN                I2C\_CR1\_PECEN\_Msk                         }}
\DoxyCodeLine{6071 \textcolor{comment}{/******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{6072 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Pos             (0U)}}
\DoxyCodeLine{6073 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Msk             (0x3FFUL << I2C\_CR2\_SADD\_Pos)             }}
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD                 I2C\_CR2\_SADD\_Msk                          }}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Pos           (10U)}}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Msk           (0x1UL << I2C\_CR2\_RD\_WRN\_Pos)             }}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN               I2C\_CR2\_RD\_WRN\_Msk                        }}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Pos            (11U)}}
\DoxyCodeLine{6079 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Msk            (0x1UL << I2C\_CR2\_ADD10\_Pos)              }}
\DoxyCodeLine{6080 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10                I2C\_CR2\_ADD10\_Msk                         }}
\DoxyCodeLine{6081 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Pos          (12U)}}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Msk          (0x1UL << I2C\_CR2\_HEAD10R\_Pos)            }}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R              I2C\_CR2\_HEAD10R\_Msk                       }}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Pos            (13U)}}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Msk            (0x1UL << I2C\_CR2\_START\_Pos)              }}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define I2C\_CR2\_START                I2C\_CR2\_START\_Msk                         }}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Pos             (14U)}}
\DoxyCodeLine{6088 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Msk             (0x1UL << I2C\_CR2\_STOP\_Pos)               }}
\DoxyCodeLine{6089 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP                 I2C\_CR2\_STOP\_Msk                          }}
\DoxyCodeLine{6090 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Pos             (15U)}}
\DoxyCodeLine{6091 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Msk             (0x1UL << I2C\_CR2\_NACK\_Pos)               }}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK                 I2C\_CR2\_NACK\_Msk                          }}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Pos           (16U)}}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Msk           (0xFFUL << I2C\_CR2\_NBYTES\_Pos)            }}
\DoxyCodeLine{6095 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES               I2C\_CR2\_NBYTES\_Msk                        }}
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Pos           (24U)}}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Msk           (0x1UL << I2C\_CR2\_RELOAD\_Pos)             }}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD               I2C\_CR2\_RELOAD\_Msk                        }}
\DoxyCodeLine{6099 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Pos          (25U)}}
\DoxyCodeLine{6100 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Msk          (0x1UL << I2C\_CR2\_AUTOEND\_Pos)            }}
\DoxyCodeLine{6101 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND              I2C\_CR2\_AUTOEND\_Msk                       }}
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Pos          (26U)}}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Msk          (0x1UL << I2C\_CR2\_PECBYTE\_Pos)            }}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE              I2C\_CR2\_PECBYTE\_Msk                       }}
\DoxyCodeLine{6106 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  ******************/}}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Pos             (0U)}}
\DoxyCodeLine{6108 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Msk             (0x3FFUL << I2C\_OAR1\_OA1\_Pos)             }}
\DoxyCodeLine{6109 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1                 I2C\_OAR1\_OA1\_Msk                          }}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Pos         (10U)}}
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Msk         (0x1UL << I2C\_OAR1\_OA1MODE\_Pos)           }}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE             I2C\_OAR1\_OA1MODE\_Msk                      }}
\DoxyCodeLine{6113 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Pos           (15U)}}
\DoxyCodeLine{6114 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Msk           (0x1UL << I2C\_OAR1\_OA1EN\_Pos)             }}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN               I2C\_OAR1\_OA1EN\_Msk                        }}
\DoxyCodeLine{6117 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  ******************/}}
\DoxyCodeLine{6118 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Pos             (1U)}}
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Msk             (0x7FUL << I2C\_OAR2\_OA2\_Pos)              }}
\DoxyCodeLine{6120 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2                 I2C\_OAR2\_OA2\_Msk                          }}
\DoxyCodeLine{6121 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Pos          (8U)}}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Msk          (0x7UL << I2C\_OAR2\_OA2MSK\_Pos)            }}
\DoxyCodeLine{6123 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK              I2C\_OAR2\_OA2MSK\_Msk                       }}
\DoxyCodeLine{6124 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2NOMASK           (0x00000000U)                             }}
\DoxyCodeLine{6125 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Pos       (8U)}}
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK01\_Pos)         }}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01           I2C\_OAR2\_OA2MASK01\_Msk                    }}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Pos       (9U)}}
\DoxyCodeLine{6129 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK02\_Pos)         }}
\DoxyCodeLine{6130 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02           I2C\_OAR2\_OA2MASK02\_Msk                    }}
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Pos       (8U)}}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK03\_Pos)         }}
\DoxyCodeLine{6133 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03           I2C\_OAR2\_OA2MASK03\_Msk                    }}
\DoxyCodeLine{6134 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Pos       (10U)}}
\DoxyCodeLine{6135 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK04\_Pos)         }}
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04           I2C\_OAR2\_OA2MASK04\_Msk                    }}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Pos       (8U)}}
\DoxyCodeLine{6138 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Msk       (0x5UL << I2C\_OAR2\_OA2MASK05\_Pos)         }}
\DoxyCodeLine{6139 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05           I2C\_OAR2\_OA2MASK05\_Msk                    }}
\DoxyCodeLine{6140 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Pos       (9U)}}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK06\_Pos)         }}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06           I2C\_OAR2\_OA2MASK06\_Msk                    }}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Pos       (8U)}}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Msk       (0x7UL << I2C\_OAR2\_OA2MASK07\_Pos)         }}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07           I2C\_OAR2\_OA2MASK07\_Msk                    }}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Pos           (15U)}}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Msk           (0x1UL << I2C\_OAR2\_OA2EN\_Pos)             }}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN               I2C\_OAR2\_OA2EN\_Msk                        }}
\DoxyCodeLine{6150 \textcolor{comment}{/*******************  Bit definition for I2C\_TIMINGR register *******************/}}
\DoxyCodeLine{6151 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Pos         (0U)}}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLL\_Pos)          }}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL             I2C\_TIMINGR\_SCLL\_Msk                      }}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Pos         (8U)}}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLH\_Pos)          }}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH             I2C\_TIMINGR\_SCLH\_Msk                      }}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Pos       (16U)}}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Msk       (0xFUL << I2C\_TIMINGR\_SDADEL\_Pos)         }}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL           I2C\_TIMINGR\_SDADEL\_Msk                    }}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Pos       (20U)}}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Msk       (0xFUL << I2C\_TIMINGR\_SCLDEL\_Pos)         }}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL           I2C\_TIMINGR\_SCLDEL\_Msk                    }}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Pos        (28U)}}
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Msk        (0xFUL << I2C\_TIMINGR\_PRESC\_Pos)          }}
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC            I2C\_TIMINGR\_PRESC\_Msk                     }}
\DoxyCodeLine{6167 \textcolor{comment}{/******************* Bit definition for I2C\_TIMEOUTR register *******************/}}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Pos    (0U)}}
\DoxyCodeLine{6169 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTA\_Pos)    }}
\DoxyCodeLine{6170 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA        I2C\_TIMEOUTR\_TIMEOUTA\_Msk                 }}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Pos       (12U)}}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Msk       (0x1UL << I2C\_TIMEOUTR\_TIDLE\_Pos)         }}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE           I2C\_TIMEOUTR\_TIDLE\_Msk                    }}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Pos    (15U)}}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Msk    (0x1UL << I2C\_TIMEOUTR\_TIMOUTEN\_Pos)      }}
\DoxyCodeLine{6176 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN        I2C\_TIMEOUTR\_TIMOUTEN\_Msk                 }}
\DoxyCodeLine{6177 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Pos    (16U)}}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTB\_Pos)    }}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB        I2C\_TIMEOUTR\_TIMEOUTB\_Msk                 }}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Pos      (31U)}}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Msk      (0x1UL << I2C\_TIMEOUTR\_TEXTEN\_Pos)        }}
\DoxyCodeLine{6182 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN          I2C\_TIMEOUTR\_TEXTEN\_Msk                   }}
\DoxyCodeLine{6184 \textcolor{comment}{/******************  Bit definition for I2C\_ISR register  *********************/}}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Pos              (0U)}}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Msk              (0x1UL << I2C\_ISR\_TXE\_Pos)                }}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE                  I2C\_ISR\_TXE\_Msk                           }}
\DoxyCodeLine{6188 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Pos             (1U)}}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Msk             (0x1UL << I2C\_ISR\_TXIS\_Pos)               }}
\DoxyCodeLine{6190 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS                 I2C\_ISR\_TXIS\_Msk                          }}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Pos             (2U)}}
\DoxyCodeLine{6192 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Msk             (0x1UL << I2C\_ISR\_RXNE\_Pos)               }}
\DoxyCodeLine{6193 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE                 I2C\_ISR\_RXNE\_Msk                          }}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Pos             (3U)}}
\DoxyCodeLine{6195 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Msk             (0x1UL << I2C\_ISR\_ADDR\_Pos)               }}
\DoxyCodeLine{6196 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR                 I2C\_ISR\_ADDR\_Msk                          }}
\DoxyCodeLine{6197 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Pos            (4U)}}
\DoxyCodeLine{6198 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Msk            (0x1UL << I2C\_ISR\_NACKF\_Pos)              }}
\DoxyCodeLine{6199 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF                I2C\_ISR\_NACKF\_Msk                         }}
\DoxyCodeLine{6200 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Pos            (5U)}}
\DoxyCodeLine{6201 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Msk            (0x1UL << I2C\_ISR\_STOPF\_Pos)              }}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF                I2C\_ISR\_STOPF\_Msk                         }}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Pos               (6U)}}
\DoxyCodeLine{6204 \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Msk               (0x1UL << I2C\_ISR\_TC\_Pos)                 }}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#define I2C\_ISR\_TC                   I2C\_ISR\_TC\_Msk                            }}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Pos              (7U)}}
\DoxyCodeLine{6207 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Msk              (0x1UL << I2C\_ISR\_TCR\_Pos)                }}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR                  I2C\_ISR\_TCR\_Msk                           }}
\DoxyCodeLine{6209 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Pos             (8U)}}
\DoxyCodeLine{6210 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Msk             (0x1UL << I2C\_ISR\_BERR\_Pos)               }}
\DoxyCodeLine{6211 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR                 I2C\_ISR\_BERR\_Msk                          }}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Pos             (9U)}}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Msk             (0x1UL << I2C\_ISR\_ARLO\_Pos)               }}
\DoxyCodeLine{6214 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO                 I2C\_ISR\_ARLO\_Msk                          }}
\DoxyCodeLine{6215 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Pos              (10U)}}
\DoxyCodeLine{6216 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Msk              (0x1UL << I2C\_ISR\_OVR\_Pos)                }}
\DoxyCodeLine{6217 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR                  I2C\_ISR\_OVR\_Msk                           }}
\DoxyCodeLine{6218 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Pos           (11U)}}
\DoxyCodeLine{6219 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Msk           (0x1UL << I2C\_ISR\_PECERR\_Pos)             }}
\DoxyCodeLine{6220 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR               I2C\_ISR\_PECERR\_Msk                        }}
\DoxyCodeLine{6221 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Pos          (12U)}}
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Msk          (0x1UL << I2C\_ISR\_TIMEOUT\_Pos)            }}
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT              I2C\_ISR\_TIMEOUT\_Msk                       }}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Pos            (13U)}}
\DoxyCodeLine{6225 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Msk            (0x1UL << I2C\_ISR\_ALERT\_Pos)              }}
\DoxyCodeLine{6226 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT                I2C\_ISR\_ALERT\_Msk                         }}
\DoxyCodeLine{6227 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Pos             (15U)}}
\DoxyCodeLine{6228 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Msk             (0x1UL << I2C\_ISR\_BUSY\_Pos)               }}
\DoxyCodeLine{6229 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY                 I2C\_ISR\_BUSY\_Msk                          }}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Pos              (16U)}}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Msk              (0x1UL << I2C\_ISR\_DIR\_Pos)                }}
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR                  I2C\_ISR\_DIR\_Msk                           }}
\DoxyCodeLine{6233 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Pos          (17U)}}
\DoxyCodeLine{6234 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Msk          (0x7FUL << I2C\_ISR\_ADDCODE\_Pos)           }}
\DoxyCodeLine{6235 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE              I2C\_ISR\_ADDCODE\_Msk                       }}
\DoxyCodeLine{6237 \textcolor{comment}{/******************  Bit definition for I2C\_ICR register  *********************/}}
\DoxyCodeLine{6238 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Pos           (3U)}}
\DoxyCodeLine{6239 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Msk           (0x1UL << I2C\_ICR\_ADDRCF\_Pos)             }}
\DoxyCodeLine{6240 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF               I2C\_ICR\_ADDRCF\_Msk                        }}
\DoxyCodeLine{6241 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Pos           (4U)}}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Msk           (0x1UL << I2C\_ICR\_NACKCF\_Pos)             }}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF               I2C\_ICR\_NACKCF\_Msk                        }}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Pos           (5U)}}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Msk           (0x1UL << I2C\_ICR\_STOPCF\_Pos)             }}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF               I2C\_ICR\_STOPCF\_Msk                        }}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Pos           (8U)}}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Msk           (0x1UL << I2C\_ICR\_BERRCF\_Pos)             }}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF               I2C\_ICR\_BERRCF\_Msk                        }}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Pos           (9U)}}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Msk           (0x1UL << I2C\_ICR\_ARLOCF\_Pos)             }}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF               I2C\_ICR\_ARLOCF\_Msk                        }}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Pos            (10U)}}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Msk            (0x1UL << I2C\_ICR\_OVRCF\_Pos)              }}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF                I2C\_ICR\_OVRCF\_Msk                         }}
\DoxyCodeLine{6256 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Pos            (11U)}}
\DoxyCodeLine{6257 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Msk            (0x1UL << I2C\_ICR\_PECCF\_Pos)              }}
\DoxyCodeLine{6258 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF                I2C\_ICR\_PECCF\_Msk                         }}
\DoxyCodeLine{6259 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Pos         (12U)}}
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Msk         (0x1UL << I2C\_ICR\_TIMOUTCF\_Pos)           }}
\DoxyCodeLine{6261 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF             I2C\_ICR\_TIMOUTCF\_Msk                      }}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Pos          (13U)}}
\DoxyCodeLine{6263 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Msk          (0x1UL << I2C\_ICR\_ALERTCF\_Pos)            }}
\DoxyCodeLine{6264 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF              I2C\_ICR\_ALERTCF\_Msk                       }}
\DoxyCodeLine{6266 \textcolor{comment}{/******************  Bit definition for I2C\_PECR register  *********************/}}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Pos             (0U)}}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Msk             (0xFFUL << I2C\_PECR\_PEC\_Pos)              }}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC                 I2C\_PECR\_PEC\_Msk                          }}
\DoxyCodeLine{6271 \textcolor{comment}{/******************  Bit definition for I2C\_RXDR register  *********************/}}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Pos          (0U)}}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Msk          (0xFFUL << I2C\_RXDR\_RXDATA\_Pos)           }}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA              I2C\_RXDR\_RXDATA\_Msk                       }}
\DoxyCodeLine{6276 \textcolor{comment}{/******************  Bit definition for I2C\_TXDR register  *********************/}}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Pos          (0U)}}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Msk          (0xFFUL << I2C\_TXDR\_TXDATA\_Pos)           }}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA              I2C\_TXDR\_TXDATA\_Msk                       }}
\DoxyCodeLine{6281 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6282 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6283 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{6284 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6285 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6286 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{6287 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Pos      (0U)}}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Msk      (0xFFFFUL << IWDG\_KR\_KEY\_Pos)                     }}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY          IWDG\_KR\_KEY\_Msk                                   }}
\DoxyCodeLine{6291 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Pos       (0U)}}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Msk       (0x7UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{6294 \textcolor{preprocessor}{\#define IWDG\_PR\_PR           IWDG\_PR\_PR\_Msk                                    }}
\DoxyCodeLine{6295 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_0         (0x1UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_1         (0x2UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{6297 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_2         (0x4UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{6299 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{6300 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Pos      (0U)}}
\DoxyCodeLine{6301 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Msk      (0xFFFUL << IWDG\_RLR\_RL\_Pos)                      }}
\DoxyCodeLine{6302 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL          IWDG\_RLR\_RL\_Msk                                   }}
\DoxyCodeLine{6304 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Pos      (0U)}}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Msk      (0x1UL << IWDG\_SR\_PVU\_Pos)                        }}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU          IWDG\_SR\_PVU\_Msk                                   }}
\DoxyCodeLine{6308 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Pos      (1U)}}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Msk      (0x1UL << IWDG\_SR\_RVU\_Pos)                        }}
\DoxyCodeLine{6310 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU          IWDG\_SR\_RVU\_Msk                                   }}
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Pos      (2U)}}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Msk      (0x1UL << IWDG\_SR\_WVU\_Pos)                        }}
\DoxyCodeLine{6313 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU          IWDG\_SR\_WVU\_Msk                                   }}
\DoxyCodeLine{6315 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Pos    (0U)}}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Msk    (0xFFFUL << IWDG\_WINR\_WIN\_Pos)                    }}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN        IWDG\_WINR\_WIN\_Msk                                 }}
\DoxyCodeLine{6320 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6321 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6322 \textcolor{comment}{/*                         Operational Amplifier (OPAMP)                      */}}
\DoxyCodeLine{6323 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6324 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6325 \textcolor{comment}{/*********************  Bit definition for OPAMPx\_CSR register  ***************/}}
\DoxyCodeLine{6326 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN\_Pos       (0U)}}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN\_Msk       (0x1UL << OPAMP\_CSR\_OPAMPxEN\_Pos)         }}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN           OPAMP\_CSR\_OPAMPxEN\_Msk                    }}
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP\_Pos        (1U)}}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP\_Msk        (0x1UL << OPAMP\_CSR\_FORCEVP\_Pos)          }}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP            OPAMP\_CSR\_FORCEVP\_Msk                     }}
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_Pos          (2U)}}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_Msk          (0x3UL << OPAMP\_CSR\_VPSEL\_Pos)            }}
\DoxyCodeLine{6334 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL              OPAMP\_CSR\_VPSEL\_Msk                       }}
\DoxyCodeLine{6335 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_0            (0x1UL << OPAMP\_CSR\_VPSEL\_Pos)            }}
\DoxyCodeLine{6336 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_1            (0x2UL << OPAMP\_CSR\_VPSEL\_Pos)            }}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM\_Pos       (4U)}}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM\_Msk       (0x1UL << OPAMP\_CSR\_USERTRIM\_Pos)         }}
\DoxyCodeLine{6339 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM           OPAMP\_CSR\_USERTRIM\_Msk                    }}
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_Pos          (5U)}}
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_Msk          (0x3UL << OPAMP\_CSR\_VMSEL\_Pos)            }}
\DoxyCodeLine{6342 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL              OPAMP\_CSR\_VMSEL\_Msk                       }}
\DoxyCodeLine{6343 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_0            (0x1UL << OPAMP\_CSR\_VMSEL\_Pos)            }}
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_1            (0x2UL << OPAMP\_CSR\_VMSEL\_Pos)            }}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#define OPAMP\_CSR\_HIGHSPEEDEN\_Pos    (7U)}}
\DoxyCodeLine{6346 \textcolor{preprocessor}{\#define OPAMP\_CSR\_HIGHSPEEDEN\_Msk    (0x1UL << OPAMP\_CSR\_HIGHSPEEDEN\_Pos)      }}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define OPAMP\_CSR\_HIGHSPEEDEN        OPAMP\_CSR\_HIGHSPEEDEN\_Msk                 }}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPINTEN\_Pos     (8U)}}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPINTEN\_Msk     (0x1UL << OPAMP\_CSR\_OPAMPINTEN\_Pos)       }}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPINTEN         OPAMP\_CSR\_OPAMPINTEN\_Msk                  }}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON\_Pos          (11U)}}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON\_Msk          (0x1UL << OPAMP\_CSR\_CALON\_Pos)            }}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON              OPAMP\_CSR\_CALON\_Msk                       }}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_Pos         (12U)}}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_Msk         (0x3UL << OPAMP\_CSR\_CALSEL\_Pos)           }}
\DoxyCodeLine{6356 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL             OPAMP\_CSR\_CALSEL\_Msk                      }}
\DoxyCodeLine{6357 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_0           (0x1UL << OPAMP\_CSR\_CALSEL\_Pos)           }}
\DoxyCodeLine{6358 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_1           (0x2UL << OPAMP\_CSR\_CALSEL\_Pos)           }}
\DoxyCodeLine{6359 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_Pos         (14U)}}
\DoxyCodeLine{6360 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_Msk         (0x1FUL << OPAMP\_CSR\_PGGAIN\_Pos)          }}
\DoxyCodeLine{6361 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN             OPAMP\_CSR\_PGGAIN\_Msk                      }}
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_0           (0x1UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_1           (0x2UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_2           (0x4UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_3           (0x8UL << OPAMP\_CSR\_PGGAIN\_Pos)           }}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_4           (0x10UL << OPAMP\_CSR\_PGGAIN\_Pos)          }}
\DoxyCodeLine{6367 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETP\_Pos    (19U)}}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETP\_Msk    (0x1FUL << OPAMP\_CSR\_TRIMOFFSETP\_Pos)     }}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETP        OPAMP\_CSR\_TRIMOFFSETP\_Msk                 }}
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETN\_Pos    (24U)}}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETN\_Msk    (0x1FUL << OPAMP\_CSR\_TRIMOFFSETN\_Pos)     }}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TRIMOFFSETN        OPAMP\_CSR\_TRIMOFFSETN\_Msk                 }}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OUTCAL\_Pos         (30U)}}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OUTCAL\_Msk         (0x1UL << OPAMP\_CSR\_OUTCAL\_Pos)           }}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OUTCAL             OPAMP\_CSR\_OUTCAL\_Msk                      }}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#define OPAMP\_CSR\_LOCK\_Pos           (31U)}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define OPAMP\_CSR\_LOCK\_Msk           (0x1UL << OPAMP\_CSR\_LOCK\_Pos)             }}
\DoxyCodeLine{6378 \textcolor{preprocessor}{\#define OPAMP\_CSR\_LOCK               OPAMP\_CSR\_LOCK\_Msk                        }}
\DoxyCodeLine{6380 \textcolor{comment}{/*********************  Bit definition for OPAMPx\_TCMR register  ***************/}}
\DoxyCodeLine{6381 }
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VMSSEL\_Pos        (0U)}}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VMSSEL\_Msk        (0x1UL << OPAMP\_TCMR\_VMSSEL\_Pos)          }}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VMSSEL            OPAMP\_TCMR\_VMSSEL\_Msk                     }}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_Pos        (1U)}}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_Msk        (0x3UL << OPAMP\_TCMR\_VPSSEL\_Pos)          }}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL            OPAMP\_TCMR\_VPSSEL\_Msk                     }}
\DoxyCodeLine{6388 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_0          (0x1UL << OPAMP\_TCMR\_VPSSEL\_Pos)          }}
\DoxyCodeLine{6389 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_VPSSEL\_1          (0x2UL << OPAMP\_TCMR\_VPSSEL\_Pos)          }}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T1CMEN\_Pos        (3U)}}
\DoxyCodeLine{6391 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T1CMEN\_Msk        (0x1UL << OPAMP\_TCMR\_T1CMEN\_Pos)          }}
\DoxyCodeLine{6392 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T1CMEN            OPAMP\_TCMR\_T1CMEN\_Msk                     }}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T8CMEN\_Pos        (4U)}}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T8CMEN\_Msk        (0x1UL << OPAMP\_TCMR\_T8CMEN\_Pos)          }}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T8CMEN            OPAMP\_TCMR\_T8CMEN\_Msk                     }}
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T20CMEN\_Pos       (5U)}}
\DoxyCodeLine{6397 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T20CMEN\_Msk       (0x1UL << OPAMP\_TCMR\_T20CMEN\_Pos)         }}
\DoxyCodeLine{6398 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_T20CMEN           OPAMP\_TCMR\_T20CMEN\_Msk                    }}
\DoxyCodeLine{6399 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_LOCK\_Pos          (31U)}}
\DoxyCodeLine{6400 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_LOCK\_Msk          (0x1UL << OPAMP\_TCMR\_LOCK\_Pos)            }}
\DoxyCodeLine{6401 \textcolor{preprocessor}{\#define OPAMP\_TCMR\_LOCK              OPAMP\_TCMR\_LOCK\_Msk                       }}
\DoxyCodeLine{6404 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6405 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6406 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{6407 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6408 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6409 }
\DoxyCodeLine{6410 \textcolor{comment}{/********************  Bit definition for PWR\_CR1 register  ********************/}}
\DoxyCodeLine{6411 }
\DoxyCodeLine{6412 \textcolor{preprocessor}{\#define PWR\_CR1\_LPR\_Pos              (14U)}}
\DoxyCodeLine{6413 \textcolor{preprocessor}{\#define PWR\_CR1\_LPR\_Msk              (0x1UL << PWR\_CR1\_LPR\_Pos)                }}
\DoxyCodeLine{6414 \textcolor{preprocessor}{\#define PWR\_CR1\_LPR                  PWR\_CR1\_LPR\_Msk                           }}
\DoxyCodeLine{6415 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_Pos              (9U)}}
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_Msk              (0x3UL << PWR\_CR1\_VOS\_Pos)                }}
\DoxyCodeLine{6417 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS                  PWR\_CR1\_VOS\_Msk                           }}
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_0                (0x1UL << PWR\_CR1\_VOS\_Pos)                }}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define PWR\_CR1\_VOS\_1                (0x2UL << PWR\_CR1\_VOS\_Pos)                }}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Pos              (8U)}}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Msk              (0x1UL << PWR\_CR1\_DBP\_Pos)                }}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP                  PWR\_CR1\_DBP\_Msk                           }}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_Pos             (0U)}}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_Msk             (0x7UL << PWR\_CR1\_LPMS\_Pos)               }}
\DoxyCodeLine{6425 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS                 PWR\_CR1\_LPMS\_Msk                          }}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP0           (0x00000000U)                             }}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP1\_Pos       (0U)}}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP1\_Msk       (0x1UL << PWR\_CR1\_LPMS\_STOP1\_Pos)         }}
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STOP1           PWR\_CR1\_LPMS\_STOP1\_Msk                    }}
\DoxyCodeLine{6430 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STANDBY\_Pos     (0U)}}
\DoxyCodeLine{6431 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STANDBY\_Msk     (0x3UL << PWR\_CR1\_LPMS\_STANDBY\_Pos)       }}
\DoxyCodeLine{6432 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_STANDBY         PWR\_CR1\_LPMS\_STANDBY\_Msk                  }}
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_SHUTDOWN\_Pos    (2U)}}
\DoxyCodeLine{6434 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_SHUTDOWN\_Msk    (0x1UL << PWR\_CR1\_LPMS\_SHUTDOWN\_Pos)      }}
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define PWR\_CR1\_LPMS\_SHUTDOWN        PWR\_CR1\_LPMS\_SHUTDOWN\_Msk                 }}
\DoxyCodeLine{6438 \textcolor{comment}{/********************  Bit definition for PWR\_CR2 register  ********************/}}
\DoxyCodeLine{6439 }
\DoxyCodeLine{6441 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME\_Pos             (4U)}}
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME\_Msk             (0xFUL << PWR\_CR2\_PVME\_Pos)               }}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME                 PWR\_CR2\_PVME\_Msk                          }}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME4\_Pos            (7U)}}
\DoxyCodeLine{6445 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME4\_Msk            (0x1UL << PWR\_CR2\_PVME4\_Pos)              }}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME4                PWR\_CR2\_PVME4\_Msk                         }}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME3\_Pos            (6U)}}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME3\_Msk            (0x1UL << PWR\_CR2\_PVME3\_Pos)              }}
\DoxyCodeLine{6449 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME3                PWR\_CR2\_PVME3\_Msk                         }}
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME2\_Pos            (5U)}}
\DoxyCodeLine{6451 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME2\_Msk            (0x1UL << PWR\_CR2\_PVME2\_Pos)              }}
\DoxyCodeLine{6452 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME2                PWR\_CR2\_PVME2\_Msk                         }}
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME1\_Pos            (4U)}}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME1\_Msk            (0x1UL << PWR\_CR2\_PVME1\_Pos)              }}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define PWR\_CR2\_PVME1                PWR\_CR2\_PVME1\_Msk                         }}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_Pos              (1U)}}
\DoxyCodeLine{6459 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_Msk              (0x7UL << PWR\_CR2\_PLS\_Pos)                }}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS                  PWR\_CR2\_PLS\_Msk                           }}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV0             (0x00000000U)                             }}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV1\_Pos         (1U)}}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV1\_Msk         (0x1UL << PWR\_CR2\_PLS\_LEV1\_Pos)           }}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV1             PWR\_CR2\_PLS\_LEV1\_Msk                      }}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV2\_Pos         (2U)}}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV2\_Msk         (0x1UL << PWR\_CR2\_PLS\_LEV2\_Pos)           }}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV2             PWR\_CR2\_PLS\_LEV2\_Msk                      }}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV3\_Pos         (1U)}}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV3\_Msk         (0x3UL << PWR\_CR2\_PLS\_LEV3\_Pos)           }}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV3             PWR\_CR2\_PLS\_LEV3\_Msk                      }}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV4\_Pos         (3U)}}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV4\_Msk         (0x1UL << PWR\_CR2\_PLS\_LEV4\_Pos)           }}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV4             PWR\_CR2\_PLS\_LEV4\_Msk                      }}
\DoxyCodeLine{6474 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV5\_Pos         (1U)}}
\DoxyCodeLine{6475 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV5\_Msk         (0x5UL << PWR\_CR2\_PLS\_LEV5\_Pos)           }}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV5             PWR\_CR2\_PLS\_LEV5\_Msk                      }}
\DoxyCodeLine{6477 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV6\_Pos         (2U)}}
\DoxyCodeLine{6478 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV6\_Msk         (0x3UL << PWR\_CR2\_PLS\_LEV6\_Pos)           }}
\DoxyCodeLine{6479 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV6             PWR\_CR2\_PLS\_LEV6\_Msk                      }}
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV7\_Pos         (1U)}}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV7\_Msk         (0x7UL << PWR\_CR2\_PLS\_LEV7\_Pos)           }}
\DoxyCodeLine{6482 \textcolor{preprocessor}{\#define PWR\_CR2\_PLS\_LEV7             PWR\_CR2\_PLS\_LEV7\_Msk                      }}
\DoxyCodeLine{6483 \textcolor{preprocessor}{\#define PWR\_CR2\_PVDE\_Pos             (0U)}}
\DoxyCodeLine{6484 \textcolor{preprocessor}{\#define PWR\_CR2\_PVDE\_Msk             (0x1UL << PWR\_CR2\_PVDE\_Pos)               }}
\DoxyCodeLine{6485 \textcolor{preprocessor}{\#define PWR\_CR2\_PVDE                 PWR\_CR2\_PVDE\_Msk                          }}
\DoxyCodeLine{6487 \textcolor{comment}{/********************  Bit definition for PWR\_CR3 register  ********************/}}
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define PWR\_CR3\_EIWF\_Pos             (15U)}}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define PWR\_CR3\_EIWF\_Msk             (0x1UL << PWR\_CR3\_EIWF\_Pos)               }}
\DoxyCodeLine{6490 \textcolor{preprocessor}{\#define PWR\_CR3\_EIWF                 PWR\_CR3\_EIWF\_Msk                          }}
\DoxyCodeLine{6491 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_DBDIS\_Pos       (14U)}}
\DoxyCodeLine{6492 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_DBDIS\_Msk       (0x1UL << PWR\_CR3\_UCPD\_DBDIS\_Pos)         }}
\DoxyCodeLine{6493 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_DBDIS           PWR\_CR3\_UCPD\_DBDIS\_Msk                    }}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_STDBY\_Pos       (13U)}}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_STDBY\_Msk       (0x1UL << PWR\_CR3\_UCPD\_STDBY\_Pos)         }}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define PWR\_CR3\_UCPD\_STDBY           PWR\_CR3\_UCPD\_STDBY\_Msk                    }}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define PWR\_CR3\_APC\_Pos              (10U)}}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define PWR\_CR3\_APC\_Msk              (0x1UL << PWR\_CR3\_APC\_Pos)                }}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define PWR\_CR3\_APC                  PWR\_CR3\_APC\_Msk                           }}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define PWR\_CR3\_RRS\_Pos              (8U)}}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define PWR\_CR3\_RRS\_Msk              (0x1UL << PWR\_CR3\_RRS\_Pos)                }}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define PWR\_CR3\_RRS                  PWR\_CR3\_RRS\_Msk                           }}
\DoxyCodeLine{6503 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP5\_Pos            (4U)}}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP5\_Msk            (0x1UL << PWR\_CR3\_EWUP5\_Pos)              }}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP5                PWR\_CR3\_EWUP5\_Msk                         }}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP4\_Pos            (3U)}}
\DoxyCodeLine{6507 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP4\_Msk            (0x1UL << PWR\_CR3\_EWUP4\_Pos)              }}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP4                PWR\_CR3\_EWUP4\_Msk                         }}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP3\_Pos            (2U)}}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP3\_Msk            (0x1UL << PWR\_CR3\_EWUP3\_Pos)              }}
\DoxyCodeLine{6511 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP3                PWR\_CR3\_EWUP3\_Msk                         }}
\DoxyCodeLine{6512 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP2\_Pos            (1U)}}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP2\_Msk            (0x1UL << PWR\_CR3\_EWUP2\_Pos)              }}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP2                PWR\_CR3\_EWUP2\_Msk                         }}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP1\_Pos            (0U)}}
\DoxyCodeLine{6516 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP1\_Msk            (0x1UL << PWR\_CR3\_EWUP1\_Pos)              }}
\DoxyCodeLine{6517 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP1                PWR\_CR3\_EWUP1\_Msk                         }}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP\_Pos             (0U)}}
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP\_Msk             (0x1FUL << PWR\_CR3\_EWUP\_Pos)              }}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define PWR\_CR3\_EWUP                 PWR\_CR3\_EWUP\_Msk                          }}
\DoxyCodeLine{6522 \textcolor{comment}{/********************  Bit definition for PWR\_CR4 register  ********************/}}
\DoxyCodeLine{6523 \textcolor{preprocessor}{\#define PWR\_CR4\_VBRS\_Pos             (9U)}}
\DoxyCodeLine{6524 \textcolor{preprocessor}{\#define PWR\_CR4\_VBRS\_Msk             (0x1UL << PWR\_CR4\_VBRS\_Pos)               }}
\DoxyCodeLine{6525 \textcolor{preprocessor}{\#define PWR\_CR4\_VBRS                 PWR\_CR4\_VBRS\_Msk                          }}
\DoxyCodeLine{6526 \textcolor{preprocessor}{\#define PWR\_CR4\_VBE\_Pos              (8U)}}
\DoxyCodeLine{6527 \textcolor{preprocessor}{\#define PWR\_CR4\_VBE\_Msk              (0x1UL << PWR\_CR4\_VBE\_Pos)                }}
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define PWR\_CR4\_VBE                  PWR\_CR4\_VBE\_Msk                           }}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define PWR\_CR4\_WP5\_Pos              (4U)}}
\DoxyCodeLine{6530 \textcolor{preprocessor}{\#define PWR\_CR4\_WP5\_Msk              (0x1UL << PWR\_CR4\_WP5\_Pos)                }}
\DoxyCodeLine{6531 \textcolor{preprocessor}{\#define PWR\_CR4\_WP5                  PWR\_CR4\_WP5\_Msk                           }}
\DoxyCodeLine{6532 \textcolor{preprocessor}{\#define PWR\_CR4\_WP4\_Pos              (3U)}}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define PWR\_CR4\_WP4\_Msk              (0x1UL << PWR\_CR4\_WP4\_Pos)                }}
\DoxyCodeLine{6534 \textcolor{preprocessor}{\#define PWR\_CR4\_WP4                  PWR\_CR4\_WP4\_Msk                           }}
\DoxyCodeLine{6535 \textcolor{preprocessor}{\#define PWR\_CR4\_WP3\_Pos              (2U)}}
\DoxyCodeLine{6536 \textcolor{preprocessor}{\#define PWR\_CR4\_WP3\_Msk              (0x1UL << PWR\_CR4\_WP3\_Pos)                }}
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define PWR\_CR4\_WP3                  PWR\_CR4\_WP3\_Msk                           }}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define PWR\_CR4\_WP2\_Pos              (1U)}}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define PWR\_CR4\_WP2\_Msk              (0x1UL << PWR\_CR4\_WP2\_Pos)                }}
\DoxyCodeLine{6540 \textcolor{preprocessor}{\#define PWR\_CR4\_WP2                  PWR\_CR4\_WP2\_Msk                           }}
\DoxyCodeLine{6541 \textcolor{preprocessor}{\#define PWR\_CR4\_WP1\_Pos              (0U)}}
\DoxyCodeLine{6542 \textcolor{preprocessor}{\#define PWR\_CR4\_WP1\_Msk              (0x1UL << PWR\_CR4\_WP1\_Pos)                }}
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define PWR\_CR4\_WP1                  PWR\_CR4\_WP1\_Msk                           }}
\DoxyCodeLine{6545 \textcolor{comment}{/********************  Bit definition for PWR\_SR1 register  ********************/}}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define PWR\_SR1\_WUFI\_Pos             (15U)}}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define PWR\_SR1\_WUFI\_Msk             (0x1UL << PWR\_SR1\_WUFI\_Pos)               }}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define PWR\_SR1\_WUFI                 PWR\_SR1\_WUFI\_Msk                          }}
\DoxyCodeLine{6549 \textcolor{preprocessor}{\#define PWR\_SR1\_SBF\_Pos              (8U)}}
\DoxyCodeLine{6550 \textcolor{preprocessor}{\#define PWR\_SR1\_SBF\_Msk              (0x1UL << PWR\_SR1\_SBF\_Pos)                }}
\DoxyCodeLine{6551 \textcolor{preprocessor}{\#define PWR\_SR1\_SBF                  PWR\_SR1\_SBF\_Msk                           }}
\DoxyCodeLine{6552 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF\_Pos              (0U)}}
\DoxyCodeLine{6553 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF\_Msk              (0x1FUL << PWR\_SR1\_WUF\_Pos)               }}
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF                  PWR\_SR1\_WUF\_Msk                           }}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF5\_Pos             (4U)}}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF5\_Msk             (0x1UL << PWR\_SR1\_WUF5\_Pos)               }}
\DoxyCodeLine{6557 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF5                 PWR\_SR1\_WUF5\_Msk                          }}
\DoxyCodeLine{6558 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF4\_Pos             (3U)}}
\DoxyCodeLine{6559 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF4\_Msk             (0x1UL << PWR\_SR1\_WUF4\_Pos)               }}
\DoxyCodeLine{6560 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF4                 PWR\_SR1\_WUF4\_Msk                          }}
\DoxyCodeLine{6561 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF3\_Pos             (2U)}}
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF3\_Msk             (0x1UL << PWR\_SR1\_WUF3\_Pos)               }}
\DoxyCodeLine{6563 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF3                 PWR\_SR1\_WUF3\_Msk                          }}
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF2\_Pos             (1U)}}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF2\_Msk             (0x1UL << PWR\_SR1\_WUF2\_Pos)               }}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF2                 PWR\_SR1\_WUF2\_Msk                          }}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF1\_Pos             (0U)}}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF1\_Msk             (0x1UL << PWR\_SR1\_WUF1\_Pos)               }}
\DoxyCodeLine{6569 \textcolor{preprocessor}{\#define PWR\_SR1\_WUF1                 PWR\_SR1\_WUF1\_Msk                          }}
\DoxyCodeLine{6571 \textcolor{comment}{/********************  Bit definition for PWR\_SR2 register  ********************/}}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO4\_Pos            (15U)}}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO4\_Msk            (0x1UL << PWR\_SR2\_PVMO4\_Pos)              }}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO4                PWR\_SR2\_PVMO4\_Msk                         }}
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO3\_Pos            (14U)}}
\DoxyCodeLine{6576 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO3\_Msk            (0x1UL << PWR\_SR2\_PVMO3\_Pos)              }}
\DoxyCodeLine{6577 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO3                PWR\_SR2\_PVMO3\_Msk                         }}
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO2\_Pos            (13U)}}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO2\_Msk            (0x1UL << PWR\_SR2\_PVMO2\_Pos)              }}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO2                PWR\_SR2\_PVMO2\_Msk                         }}
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO1\_Pos            (12U)}}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO1\_Msk            (0x1UL << PWR\_SR2\_PVMO1\_Pos)              }}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define PWR\_SR2\_PVMO1                PWR\_SR2\_PVMO1\_Msk                         }}
\DoxyCodeLine{6584 \textcolor{preprocessor}{\#define PWR\_SR2\_PVDO\_Pos             (11U)}}
\DoxyCodeLine{6585 \textcolor{preprocessor}{\#define PWR\_SR2\_PVDO\_Msk             (0x1UL << PWR\_SR2\_PVDO\_Pos)               }}
\DoxyCodeLine{6586 \textcolor{preprocessor}{\#define PWR\_SR2\_PVDO                 PWR\_SR2\_PVDO\_Msk                          }}
\DoxyCodeLine{6587 \textcolor{preprocessor}{\#define PWR\_SR2\_VOSF\_Pos             (10U)}}
\DoxyCodeLine{6588 \textcolor{preprocessor}{\#define PWR\_SR2\_VOSF\_Msk             (0x1UL << PWR\_SR2\_VOSF\_Pos)               }}
\DoxyCodeLine{6589 \textcolor{preprocessor}{\#define PWR\_SR2\_VOSF                 PWR\_SR2\_VOSF\_Msk                          }}
\DoxyCodeLine{6590 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPF\_Pos           (9U)}}
\DoxyCodeLine{6591 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPF\_Msk           (0x1UL << PWR\_SR2\_REGLPF\_Pos)             }}
\DoxyCodeLine{6592 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPF               PWR\_SR2\_REGLPF\_Msk                        }}
\DoxyCodeLine{6593 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPS\_Pos           (8U)}}
\DoxyCodeLine{6594 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPS\_Msk           (0x1UL << PWR\_SR2\_REGLPS\_Pos)             }}
\DoxyCodeLine{6595 \textcolor{preprocessor}{\#define PWR\_SR2\_REGLPS               PWR\_SR2\_REGLPS\_Msk                        }}
\DoxyCodeLine{6597 \textcolor{comment}{/********************  Bit definition for PWR\_SCR register  ********************/}}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define PWR\_SCR\_CSBF\_Pos             (8U)}}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define PWR\_SCR\_CSBF\_Msk             (0x1UL << PWR\_SCR\_CSBF\_Pos)               }}
\DoxyCodeLine{6600 \textcolor{preprocessor}{\#define PWR\_SCR\_CSBF                 PWR\_SCR\_CSBF\_Msk                          }}
\DoxyCodeLine{6601 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF\_Pos             (0U)}}
\DoxyCodeLine{6602 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF\_Msk             (0x1FUL << PWR\_SCR\_CWUF\_Pos)              }}
\DoxyCodeLine{6603 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF                 PWR\_SCR\_CWUF\_Msk                          }}
\DoxyCodeLine{6604 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF5\_Pos            (4U)}}
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF5\_Msk            (0x1UL << PWR\_SCR\_CWUF5\_Pos)              }}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF5                PWR\_SCR\_CWUF5\_Msk                         }}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF4\_Pos            (3U)}}
\DoxyCodeLine{6608 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF4\_Msk            (0x1UL << PWR\_SCR\_CWUF4\_Pos)              }}
\DoxyCodeLine{6609 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF4                PWR\_SCR\_CWUF4\_Msk                         }}
\DoxyCodeLine{6610 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF3\_Pos            (2U)}}
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF3\_Msk            (0x1UL << PWR\_SCR\_CWUF3\_Pos)              }}
\DoxyCodeLine{6612 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF3                PWR\_SCR\_CWUF3\_Msk                         }}
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF2\_Pos            (1U)}}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF2\_Msk            (0x1UL << PWR\_SCR\_CWUF2\_Pos)              }}
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF2                PWR\_SCR\_CWUF2\_Msk                         }}
\DoxyCodeLine{6616 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF1\_Pos            (0U)}}
\DoxyCodeLine{6617 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF1\_Msk            (0x1UL << PWR\_SCR\_CWUF1\_Pos)              }}
\DoxyCodeLine{6618 \textcolor{preprocessor}{\#define PWR\_SCR\_CWUF1                PWR\_SCR\_CWUF1\_Msk                         }}
\DoxyCodeLine{6620 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRA register  ********************/}}
\DoxyCodeLine{6621 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA15\_Pos           (15U)}}
\DoxyCodeLine{6622 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA15\_Msk           (0x1UL << PWR\_PUCRA\_PA15\_Pos)             }}
\DoxyCodeLine{6623 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA15               PWR\_PUCRA\_PA15\_Msk                        }}
\DoxyCodeLine{6624 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA13\_Pos           (13U)}}
\DoxyCodeLine{6625 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA13\_Msk           (0x1UL << PWR\_PUCRA\_PA13\_Pos)             }}
\DoxyCodeLine{6626 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA13               PWR\_PUCRA\_PA13\_Msk                        }}
\DoxyCodeLine{6627 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA12\_Pos           (12U)}}
\DoxyCodeLine{6628 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA12\_Msk           (0x1UL << PWR\_PUCRA\_PA12\_Pos)             }}
\DoxyCodeLine{6629 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA12               PWR\_PUCRA\_PA12\_Msk                        }}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA11\_Pos           (11U)}}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA11\_Msk           (0x1UL << PWR\_PUCRA\_PA11\_Pos)             }}
\DoxyCodeLine{6632 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA11               PWR\_PUCRA\_PA11\_Msk                        }}
\DoxyCodeLine{6633 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA10\_Pos           (10U)}}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA10\_Msk           (0x1UL << PWR\_PUCRA\_PA10\_Pos)             }}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA10               PWR\_PUCRA\_PA10\_Msk                        }}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA9\_Pos            (9U)}}
\DoxyCodeLine{6637 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA9\_Msk            (0x1UL << PWR\_PUCRA\_PA9\_Pos)              }}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA9                PWR\_PUCRA\_PA9\_Msk                         }}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA8\_Pos            (8U)}}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA8\_Msk            (0x1UL << PWR\_PUCRA\_PA8\_Pos)              }}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA8                PWR\_PUCRA\_PA8\_Msk                         }}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA7\_Pos            (7U)}}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA7\_Msk            (0x1UL << PWR\_PUCRA\_PA7\_Pos)              }}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA7                PWR\_PUCRA\_PA7\_Msk                         }}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA6\_Pos            (6U)}}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA6\_Msk            (0x1UL << PWR\_PUCRA\_PA6\_Pos)              }}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA6                PWR\_PUCRA\_PA6\_Msk                         }}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA5\_Pos            (5U)}}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA5\_Msk            (0x1UL << PWR\_PUCRA\_PA5\_Pos)              }}
\DoxyCodeLine{6650 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA5                PWR\_PUCRA\_PA5\_Msk                         }}
\DoxyCodeLine{6651 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA4\_Pos            (4U)}}
\DoxyCodeLine{6652 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA4\_Msk            (0x1UL << PWR\_PUCRA\_PA4\_Pos)              }}
\DoxyCodeLine{6653 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA4                PWR\_PUCRA\_PA4\_Msk                         }}
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA3\_Pos            (3U)}}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA3\_Msk            (0x1UL << PWR\_PUCRA\_PA3\_Pos)              }}
\DoxyCodeLine{6656 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA3                PWR\_PUCRA\_PA3\_Msk                         }}
\DoxyCodeLine{6657 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA2\_Pos            (2U)}}
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA2\_Msk            (0x1UL << PWR\_PUCRA\_PA2\_Pos)              }}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA2                PWR\_PUCRA\_PA2\_Msk                         }}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA1\_Pos            (1U)}}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA1\_Msk            (0x1UL << PWR\_PUCRA\_PA1\_Pos)              }}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA1                PWR\_PUCRA\_PA1\_Msk                         }}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA0\_Pos            (0U)}}
\DoxyCodeLine{6664 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA0\_Msk            (0x1UL << PWR\_PUCRA\_PA0\_Pos)              }}
\DoxyCodeLine{6665 \textcolor{preprocessor}{\#define PWR\_PUCRA\_PA0                PWR\_PUCRA\_PA0\_Msk                         }}
\DoxyCodeLine{6667 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRA register  ********************/}}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA14\_Pos           (14U)}}
\DoxyCodeLine{6669 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA14\_Msk           (0x1UL << PWR\_PDCRA\_PA14\_Pos)             }}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA14               PWR\_PDCRA\_PA14\_Msk                        }}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA12\_Pos           (12U)}}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA12\_Msk           (0x1UL << PWR\_PDCRA\_PA12\_Pos)             }}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA12               PWR\_PDCRA\_PA12\_Msk                        }}
\DoxyCodeLine{6674 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA11\_Pos           (11U)}}
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA11\_Msk           (0x1UL << PWR\_PDCRA\_PA11\_Pos)             }}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA11               PWR\_PDCRA\_PA11\_Msk                        }}
\DoxyCodeLine{6677 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA10\_Pos           (10U)}}
\DoxyCodeLine{6678 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA10\_Msk           (0x1UL << PWR\_PDCRA\_PA10\_Pos)             }}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA10               PWR\_PDCRA\_PA10\_Msk                        }}
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA9\_Pos            (9U)}}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA9\_Msk            (0x1UL << PWR\_PDCRA\_PA9\_Pos)              }}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA9                PWR\_PDCRA\_PA9\_Msk                         }}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA8\_Pos            (8U)}}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA8\_Msk            (0x1UL << PWR\_PDCRA\_PA8\_Pos)              }}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA8                PWR\_PDCRA\_PA8\_Msk                         }}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA7\_Pos            (7U)}}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA7\_Msk            (0x1UL << PWR\_PDCRA\_PA7\_Pos)              }}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA7                PWR\_PDCRA\_PA7\_Msk                         }}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA6\_Pos            (6U)}}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA6\_Msk            (0x1UL << PWR\_PDCRA\_PA6\_Pos)              }}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA6                PWR\_PDCRA\_PA6\_Msk                         }}
\DoxyCodeLine{6692 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA5\_Pos            (5U)}}
\DoxyCodeLine{6693 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA5\_Msk            (0x1UL << PWR\_PDCRA\_PA5\_Pos)              }}
\DoxyCodeLine{6694 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA5                PWR\_PDCRA\_PA5\_Msk                         }}
\DoxyCodeLine{6695 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA4\_Pos            (4U)}}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA4\_Msk            (0x1UL << PWR\_PDCRA\_PA4\_Pos)              }}
\DoxyCodeLine{6697 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA4                PWR\_PDCRA\_PA4\_Msk                         }}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA3\_Pos            (3U)}}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA3\_Msk            (0x1UL << PWR\_PDCRA\_PA3\_Pos)              }}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA3                PWR\_PDCRA\_PA3\_Msk                         }}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA2\_Pos            (2U)}}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA2\_Msk            (0x1UL << PWR\_PDCRA\_PA2\_Pos)              }}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA2                PWR\_PDCRA\_PA2\_Msk                         }}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA1\_Pos            (1U)}}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA1\_Msk            (0x1UL << PWR\_PDCRA\_PA1\_Pos)              }}
\DoxyCodeLine{6706 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA1                PWR\_PDCRA\_PA1\_Msk                         }}
\DoxyCodeLine{6707 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA0\_Pos            (0U)}}
\DoxyCodeLine{6708 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA0\_Msk            (0x1UL << PWR\_PDCRA\_PA0\_Pos)              }}
\DoxyCodeLine{6709 \textcolor{preprocessor}{\#define PWR\_PDCRA\_PA0                PWR\_PDCRA\_PA0\_Msk                         }}
\DoxyCodeLine{6711 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRB register  ********************/}}
\DoxyCodeLine{6712 }
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB15\_Pos           (15U)}}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB15\_Msk           (0x1UL << PWR\_PUCRB\_PB15\_Pos)             }}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB15               PWR\_PUCRB\_PB15\_Msk                        }}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB14\_Pos           (14U)}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB14\_Msk           (0x1UL << PWR\_PUCRB\_PB14\_Pos)             }}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB14               PWR\_PUCRB\_PB14\_Msk                        }}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB13\_Pos           (13U)}}
\DoxyCodeLine{6720 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB13\_Msk           (0x1UL << PWR\_PUCRB\_PB13\_Pos)             }}
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB13               PWR\_PUCRB\_PB13\_Msk                        }}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB12\_Pos           (12U)}}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB12\_Msk           (0x1UL << PWR\_PUCRB\_PB12\_Pos)             }}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB12               PWR\_PUCRB\_PB12\_Msk                        }}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB11\_Pos           (11U)}}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB11\_Msk           (0x1UL << PWR\_PUCRB\_PB11\_Pos)             }}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB11               PWR\_PUCRB\_PB11\_Msk                        }}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB10\_Pos           (10U)}}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB10\_Msk           (0x1UL << PWR\_PUCRB\_PB10\_Pos)             }}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB10               PWR\_PUCRB\_PB10\_Msk                        }}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB9\_Pos            (9U)}}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB9\_Msk            (0x1UL << PWR\_PUCRB\_PB9\_Pos)              }}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB9                PWR\_PUCRB\_PB9\_Msk                         }}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB8\_Pos            (8U)}}
\DoxyCodeLine{6735 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB8\_Msk            (0x1UL << PWR\_PUCRB\_PB8\_Pos)              }}
\DoxyCodeLine{6736 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB8                PWR\_PUCRB\_PB8\_Msk                         }}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB7\_Pos            (7U)}}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB7\_Msk            (0x1UL << PWR\_PUCRB\_PB7\_Pos)              }}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB7                PWR\_PUCRB\_PB7\_Msk                         }}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB6\_Pos            (6U)}}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB6\_Msk            (0x1UL << PWR\_PUCRB\_PB6\_Pos)              }}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB6                PWR\_PUCRB\_PB6\_Msk                         }}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB5\_Pos            (5U)}}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB5\_Msk            (0x1UL << PWR\_PUCRB\_PB5\_Pos)              }}
\DoxyCodeLine{6745 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB5                PWR\_PUCRB\_PB5\_Msk                         }}
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB4\_Pos            (4U)}}
\DoxyCodeLine{6747 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB4\_Msk            (0x1UL << PWR\_PUCRB\_PB4\_Pos)              }}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB4                PWR\_PUCRB\_PB4\_Msk                         }}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB3\_Pos            (3U)}}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB3\_Msk            (0x1UL << PWR\_PUCRB\_PB3\_Pos)              }}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB3                PWR\_PUCRB\_PB3\_Msk                         }}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB2\_Pos            (2U)}}
\DoxyCodeLine{6753 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB2\_Msk            (0x1UL << PWR\_PUCRB\_PB2\_Pos)              }}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB2                PWR\_PUCRB\_PB2\_Msk                         }}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB1\_Pos            (1U)}}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB1\_Msk            (0x1UL << PWR\_PUCRB\_PB1\_Pos)              }}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB1                PWR\_PUCRB\_PB1\_Msk                         }}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB0\_Pos            (0U)}}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB0\_Msk            (0x1UL << PWR\_PUCRB\_PB0\_Pos)              }}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define PWR\_PUCRB\_PB0                PWR\_PUCRB\_PB0\_Msk                         }}
\DoxyCodeLine{6762 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRB register  ********************/}}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB15\_Pos           (15U)}}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB15\_Msk           (0x1UL << PWR\_PDCRB\_PB15\_Pos)             }}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB15               PWR\_PDCRB\_PB15\_Msk                        }}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB14\_Pos           (14U)}}
\DoxyCodeLine{6767 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB14\_Msk           (0x1UL << PWR\_PDCRB\_PB14\_Pos)             }}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB14               PWR\_PDCRB\_PB14\_Msk                        }}
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB13\_Pos           (13U)}}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB13\_Msk           (0x1UL << PWR\_PDCRB\_PB13\_Pos)             }}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB13               PWR\_PDCRB\_PB13\_Msk                        }}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB12\_Pos           (12U)}}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB12\_Msk           (0x1UL << PWR\_PDCRB\_PB12\_Pos)             }}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB12               PWR\_PDCRB\_PB12\_Msk                        }}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB11\_Pos           (11U)}}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB11\_Msk           (0x1UL << PWR\_PDCRB\_PB11\_Pos)             }}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB11               PWR\_PDCRB\_PB11\_Msk                        }}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB10\_Pos           (10U)}}
\DoxyCodeLine{6779 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB10\_Msk           (0x1UL << PWR\_PDCRB\_PB10\_Pos)             }}
\DoxyCodeLine{6780 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB10               PWR\_PDCRB\_PB10\_Msk                        }}
\DoxyCodeLine{6781 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB9\_Pos            (9U)}}
\DoxyCodeLine{6782 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB9\_Msk            (0x1UL << PWR\_PDCRB\_PB9\_Pos)              }}
\DoxyCodeLine{6783 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB9                PWR\_PDCRB\_PB9\_Msk                         }}
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB8\_Pos            (8U)}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB8\_Msk            (0x1UL << PWR\_PDCRB\_PB8\_Pos)              }}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB8                PWR\_PDCRB\_PB8\_Msk                         }}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB7\_Pos            (7U)}}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB7\_Msk            (0x1UL << PWR\_PDCRB\_PB7\_Pos)              }}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB7                PWR\_PDCRB\_PB7\_Msk                         }}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB6\_Pos            (6U)}}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB6\_Msk            (0x1UL << PWR\_PDCRB\_PB6\_Pos)              }}
\DoxyCodeLine{6792 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB6                PWR\_PDCRB\_PB6\_Msk                         }}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB5\_Pos            (5U)}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB5\_Msk            (0x1UL << PWR\_PDCRB\_PB5\_Pos)              }}
\DoxyCodeLine{6795 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB5                PWR\_PDCRB\_PB5\_Msk                         }}
\DoxyCodeLine{6796 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB3\_Pos            (3U)}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB3\_Msk            (0x1UL << PWR\_PDCRB\_PB3\_Pos)              }}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB3                PWR\_PDCRB\_PB3\_Msk                         }}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB2\_Pos            (2U)}}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB2\_Msk            (0x1UL << PWR\_PDCRB\_PB2\_Pos)              }}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB2                PWR\_PDCRB\_PB2\_Msk                         }}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB1\_Pos            (1U)}}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB1\_Msk            (0x1UL << PWR\_PDCRB\_PB1\_Pos)              }}
\DoxyCodeLine{6804 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB1                PWR\_PDCRB\_PB1\_Msk                         }}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB0\_Pos            (0U)}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB0\_Msk            (0x1UL << PWR\_PDCRB\_PB0\_Pos)              }}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define PWR\_PDCRB\_PB0                PWR\_PDCRB\_PB0\_Msk                         }}
\DoxyCodeLine{6809 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRC register  ********************/}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC15\_Pos           (15U)}}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC15\_Msk           (0x1UL << PWR\_PUCRC\_PC15\_Pos)             }}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC15               PWR\_PUCRC\_PC15\_Msk                        }}
\DoxyCodeLine{6813 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC14\_Pos           (14U)}}
\DoxyCodeLine{6814 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC14\_Msk           (0x1UL << PWR\_PUCRC\_PC14\_Pos)             }}
\DoxyCodeLine{6815 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC14               PWR\_PUCRC\_PC14\_Msk                        }}
\DoxyCodeLine{6816 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC13\_Pos           (13U)}}
\DoxyCodeLine{6817 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC13\_Msk           (0x1UL << PWR\_PUCRC\_PC13\_Pos)             }}
\DoxyCodeLine{6818 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC13               PWR\_PUCRC\_PC13\_Msk                        }}
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC12\_Pos           (12U)}}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC12\_Msk           (0x1UL << PWR\_PUCRC\_PC12\_Pos)             }}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC12               PWR\_PUCRC\_PC12\_Msk                        }}
\DoxyCodeLine{6822 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC11\_Pos           (11U)}}
\DoxyCodeLine{6823 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC11\_Msk           (0x1UL << PWR\_PUCRC\_PC11\_Pos)             }}
\DoxyCodeLine{6824 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC11               PWR\_PUCRC\_PC11\_Msk                        }}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC10\_Pos           (10U)}}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC10\_Msk           (0x1UL << PWR\_PUCRC\_PC10\_Pos)             }}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC10               PWR\_PUCRC\_PC10\_Msk                        }}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC9\_Pos            (9U)}}
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC9\_Msk            (0x1UL << PWR\_PUCRC\_PC9\_Pos)              }}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC9                PWR\_PUCRC\_PC9\_Msk                         }}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC8\_Pos            (8U)}}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC8\_Msk            (0x1UL << PWR\_PUCRC\_PC8\_Pos)              }}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC8                PWR\_PUCRC\_PC8\_Msk                         }}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC7\_Pos            (7U)}}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC7\_Msk            (0x1UL << PWR\_PUCRC\_PC7\_Pos)              }}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC7                PWR\_PUCRC\_PC7\_Msk                         }}
\DoxyCodeLine{6837 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC6\_Pos            (6U)}}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC6\_Msk            (0x1UL << PWR\_PUCRC\_PC6\_Pos)              }}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC6                PWR\_PUCRC\_PC6\_Msk                         }}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC5\_Pos            (5U)}}
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC5\_Msk            (0x1UL << PWR\_PUCRC\_PC5\_Pos)              }}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC5                PWR\_PUCRC\_PC5\_Msk                         }}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC4\_Pos            (4U)}}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC4\_Msk            (0x1UL << PWR\_PUCRC\_PC4\_Pos)              }}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC4                PWR\_PUCRC\_PC4\_Msk                         }}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC3\_Pos            (3U)}}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC3\_Msk            (0x1UL << PWR\_PUCRC\_PC3\_Pos)              }}
\DoxyCodeLine{6848 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC3                PWR\_PUCRC\_PC3\_Msk                         }}
\DoxyCodeLine{6849 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC2\_Pos            (2U)}}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC2\_Msk            (0x1UL << PWR\_PUCRC\_PC2\_Pos)              }}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC2                PWR\_PUCRC\_PC2\_Msk                         }}
\DoxyCodeLine{6852 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC1\_Pos            (1U)}}
\DoxyCodeLine{6853 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC1\_Msk            (0x1UL << PWR\_PUCRC\_PC1\_Pos)              }}
\DoxyCodeLine{6854 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC1                PWR\_PUCRC\_PC1\_Msk                         }}
\DoxyCodeLine{6855 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC0\_Pos            (0U)}}
\DoxyCodeLine{6856 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC0\_Msk            (0x1UL << PWR\_PUCRC\_PC0\_Pos)              }}
\DoxyCodeLine{6857 \textcolor{preprocessor}{\#define PWR\_PUCRC\_PC0                PWR\_PUCRC\_PC0\_Msk                         }}
\DoxyCodeLine{6859 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRC register  ********************/}}
\DoxyCodeLine{6860 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC15\_Pos           (15U)}}
\DoxyCodeLine{6861 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC15\_Msk           (0x1UL << PWR\_PDCRC\_PC15\_Pos)             }}
\DoxyCodeLine{6862 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC15               PWR\_PDCRC\_PC15\_Msk                        }}
\DoxyCodeLine{6863 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC14\_Pos           (14U)}}
\DoxyCodeLine{6864 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC14\_Msk           (0x1UL << PWR\_PDCRC\_PC14\_Pos)             }}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC14               PWR\_PDCRC\_PC14\_Msk                        }}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC13\_Pos           (13U)}}
\DoxyCodeLine{6867 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC13\_Msk           (0x1UL << PWR\_PDCRC\_PC13\_Pos)             }}
\DoxyCodeLine{6868 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC13               PWR\_PDCRC\_PC13\_Msk                        }}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC12\_Pos           (12U)}}
\DoxyCodeLine{6870 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC12\_Msk           (0x1UL << PWR\_PDCRC\_PC12\_Pos)             }}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC12               PWR\_PDCRC\_PC12\_Msk                        }}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC11\_Pos           (11U)}}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC11\_Msk           (0x1UL << PWR\_PDCRC\_PC11\_Pos)             }}
\DoxyCodeLine{6874 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC11               PWR\_PDCRC\_PC11\_Msk                        }}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC10\_Pos           (10U)}}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC10\_Msk           (0x1UL << PWR\_PDCRC\_PC10\_Pos)             }}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC10               PWR\_PDCRC\_PC10\_Msk                        }}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC9\_Pos            (9U)}}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC9\_Msk            (0x1UL << PWR\_PDCRC\_PC9\_Pos)              }}
\DoxyCodeLine{6880 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC9                PWR\_PDCRC\_PC9\_Msk                         }}
\DoxyCodeLine{6881 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC8\_Pos            (8U)}}
\DoxyCodeLine{6882 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC8\_Msk            (0x1UL << PWR\_PDCRC\_PC8\_Pos)              }}
\DoxyCodeLine{6883 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC8                PWR\_PDCRC\_PC8\_Msk                         }}
\DoxyCodeLine{6884 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC7\_Pos            (7U)}}
\DoxyCodeLine{6885 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC7\_Msk            (0x1UL << PWR\_PDCRC\_PC7\_Pos)              }}
\DoxyCodeLine{6886 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC7                PWR\_PDCRC\_PC7\_Msk                         }}
\DoxyCodeLine{6887 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC6\_Pos            (6U)}}
\DoxyCodeLine{6888 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC6\_Msk            (0x1UL << PWR\_PDCRC\_PC6\_Pos)              }}
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC6                PWR\_PDCRC\_PC6\_Msk                         }}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC5\_Pos            (5U)}}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC5\_Msk            (0x1UL << PWR\_PDCRC\_PC5\_Pos)              }}
\DoxyCodeLine{6892 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC5                PWR\_PDCRC\_PC5\_Msk                         }}
\DoxyCodeLine{6893 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC4\_Pos            (4U)}}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC4\_Msk            (0x1UL << PWR\_PDCRC\_PC4\_Pos)              }}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC4                PWR\_PDCRC\_PC4\_Msk                         }}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC3\_Pos            (3U)}}
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC3\_Msk            (0x1UL << PWR\_PDCRC\_PC3\_Pos)              }}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC3                PWR\_PDCRC\_PC3\_Msk                         }}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC2\_Pos            (2U)}}
\DoxyCodeLine{6900 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC2\_Msk            (0x1UL << PWR\_PDCRC\_PC2\_Pos)              }}
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC2                PWR\_PDCRC\_PC2\_Msk                         }}
\DoxyCodeLine{6902 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC1\_Pos            (1U)}}
\DoxyCodeLine{6903 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC1\_Msk            (0x1UL << PWR\_PDCRC\_PC1\_Pos)              }}
\DoxyCodeLine{6904 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC1                PWR\_PDCRC\_PC1\_Msk                         }}
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC0\_Pos            (0U)}}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC0\_Msk            (0x1UL << PWR\_PDCRC\_PC0\_Pos)              }}
\DoxyCodeLine{6907 \textcolor{preprocessor}{\#define PWR\_PDCRC\_PC0                PWR\_PDCRC\_PC0\_Msk                         }}
\DoxyCodeLine{6909 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRD register  ********************/}}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD15\_Pos           (15U)}}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD15\_Msk           (0x1UL << PWR\_PUCRD\_PD15\_Pos)             }}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD15               PWR\_PUCRD\_PD15\_Msk                        }}
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD14\_Pos           (14U)}}
\DoxyCodeLine{6914 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD14\_Msk           (0x1UL << PWR\_PUCRD\_PD14\_Pos)             }}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD14               PWR\_PUCRD\_PD14\_Msk                        }}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD13\_Pos           (13U)}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD13\_Msk           (0x1UL << PWR\_PUCRD\_PD13\_Pos)             }}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD13               PWR\_PUCRD\_PD13\_Msk                        }}
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD12\_Pos           (12U)}}
\DoxyCodeLine{6920 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD12\_Msk           (0x1UL << PWR\_PUCRD\_PD12\_Pos)             }}
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD12               PWR\_PUCRD\_PD12\_Msk                        }}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD11\_Pos           (11U)}}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD11\_Msk           (0x1UL << PWR\_PUCRD\_PD11\_Pos)             }}
\DoxyCodeLine{6924 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD11               PWR\_PUCRD\_PD11\_Msk                        }}
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD10\_Pos           (10U)}}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD10\_Msk           (0x1UL << PWR\_PUCRD\_PD10\_Pos)             }}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD10               PWR\_PUCRD\_PD10\_Msk                        }}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD9\_Pos            (9U)}}
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD9\_Msk            (0x1UL << PWR\_PUCRD\_PD9\_Pos)              }}
\DoxyCodeLine{6930 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD9                PWR\_PUCRD\_PD9\_Msk                         }}
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD8\_Pos            (8U)}}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD8\_Msk            (0x1UL << PWR\_PUCRD\_PD8\_Pos)              }}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD8                PWR\_PUCRD\_PD8\_Msk                         }}
\DoxyCodeLine{6934 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD7\_Pos            (7U)}}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD7\_Msk            (0x1UL << PWR\_PUCRD\_PD7\_Pos)              }}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD7                PWR\_PUCRD\_PD7\_Msk                         }}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD6\_Pos            (6U)}}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD6\_Msk            (0x1UL << PWR\_PUCRD\_PD6\_Pos)              }}
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD6                PWR\_PUCRD\_PD6\_Msk                         }}
\DoxyCodeLine{6940 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD5\_Pos            (5U)}}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD5\_Msk            (0x1UL << PWR\_PUCRD\_PD5\_Pos)              }}
\DoxyCodeLine{6942 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD5                PWR\_PUCRD\_PD5\_Msk                         }}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD4\_Pos            (4U)}}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD4\_Msk            (0x1UL << PWR\_PUCRD\_PD4\_Pos)              }}
\DoxyCodeLine{6945 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD4                PWR\_PUCRD\_PD4\_Msk                         }}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD3\_Pos            (3U)}}
\DoxyCodeLine{6947 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD3\_Msk            (0x1UL << PWR\_PUCRD\_PD3\_Pos)              }}
\DoxyCodeLine{6948 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD3                PWR\_PUCRD\_PD3\_Msk                         }}
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD2\_Pos            (2U)}}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD2\_Msk            (0x1UL << PWR\_PUCRD\_PD2\_Pos)              }}
\DoxyCodeLine{6951 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD2                PWR\_PUCRD\_PD2\_Msk                         }}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD1\_Pos            (1U)}}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD1\_Msk            (0x1UL << PWR\_PUCRD\_PD1\_Pos)              }}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD1                PWR\_PUCRD\_PD1\_Msk                         }}
\DoxyCodeLine{6955 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD0\_Pos            (0U)}}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD0\_Msk            (0x1UL << PWR\_PUCRD\_PD0\_Pos)              }}
\DoxyCodeLine{6957 \textcolor{preprocessor}{\#define PWR\_PUCRD\_PD0                PWR\_PUCRD\_PD0\_Msk                         }}
\DoxyCodeLine{6959 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRD register  ********************/}}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD15\_Pos           (15U)}}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD15\_Msk           (0x1UL << PWR\_PDCRD\_PD15\_Pos)             }}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD15               PWR\_PDCRD\_PD15\_Msk                        }}
\DoxyCodeLine{6963 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD14\_Pos           (14U)}}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD14\_Msk           (0x1UL << PWR\_PDCRD\_PD14\_Pos)             }}
\DoxyCodeLine{6965 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD14               PWR\_PDCRD\_PD14\_Msk                        }}
\DoxyCodeLine{6966 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD13\_Pos           (13U)}}
\DoxyCodeLine{6967 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD13\_Msk           (0x1UL << PWR\_PDCRD\_PD13\_Pos)             }}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD13               PWR\_PDCRD\_PD13\_Msk                        }}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD12\_Pos           (12U)}}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD12\_Msk           (0x1UL << PWR\_PDCRD\_PD12\_Pos)             }}
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD12               PWR\_PDCRD\_PD12\_Msk                        }}
\DoxyCodeLine{6972 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD11\_Pos           (11U)}}
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD11\_Msk           (0x1UL << PWR\_PDCRD\_PD11\_Pos)             }}
\DoxyCodeLine{6974 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD11               PWR\_PDCRD\_PD11\_Msk                        }}
\DoxyCodeLine{6975 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD10\_Pos           (10U)}}
\DoxyCodeLine{6976 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD10\_Msk           (0x1UL << PWR\_PDCRD\_PD10\_Pos)             }}
\DoxyCodeLine{6977 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD10               PWR\_PDCRD\_PD10\_Msk                        }}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD9\_Pos            (9U)}}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD9\_Msk            (0x1UL << PWR\_PDCRD\_PD9\_Pos)              }}
\DoxyCodeLine{6980 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD9                PWR\_PDCRD\_PD9\_Msk                         }}
\DoxyCodeLine{6981 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD8\_Pos            (8U)}}
\DoxyCodeLine{6982 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD8\_Msk            (0x1UL << PWR\_PDCRD\_PD8\_Pos)              }}
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD8                PWR\_PDCRD\_PD8\_Msk                         }}
\DoxyCodeLine{6984 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD7\_Pos            (7U)}}
\DoxyCodeLine{6985 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD7\_Msk            (0x1UL << PWR\_PDCRD\_PD7\_Pos)              }}
\DoxyCodeLine{6986 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD7                PWR\_PDCRD\_PD7\_Msk                         }}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD6\_Pos            (6U)}}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD6\_Msk            (0x1UL << PWR\_PDCRD\_PD6\_Pos)              }}
\DoxyCodeLine{6989 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD6                PWR\_PDCRD\_PD6\_Msk                         }}
\DoxyCodeLine{6990 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD5\_Pos            (5U)}}
\DoxyCodeLine{6991 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD5\_Msk            (0x1UL << PWR\_PDCRD\_PD5\_Pos)              }}
\DoxyCodeLine{6992 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD5                PWR\_PDCRD\_PD5\_Msk                         }}
\DoxyCodeLine{6993 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD4\_Pos            (4U)}}
\DoxyCodeLine{6994 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD4\_Msk            (0x1UL << PWR\_PDCRD\_PD4\_Pos)              }}
\DoxyCodeLine{6995 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD4                PWR\_PDCRD\_PD4\_Msk                         }}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD3\_Pos            (3U)}}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD3\_Msk            (0x1UL << PWR\_PDCRD\_PD3\_Pos)              }}
\DoxyCodeLine{6998 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD3                PWR\_PDCRD\_PD3\_Msk                         }}
\DoxyCodeLine{6999 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD2\_Pos            (2U)}}
\DoxyCodeLine{7000 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD2\_Msk            (0x1UL << PWR\_PDCRD\_PD2\_Pos)              }}
\DoxyCodeLine{7001 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD2                PWR\_PDCRD\_PD2\_Msk                         }}
\DoxyCodeLine{7002 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD1\_Pos            (1U)}}
\DoxyCodeLine{7003 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD1\_Msk            (0x1UL << PWR\_PDCRD\_PD1\_Pos)              }}
\DoxyCodeLine{7004 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD1                PWR\_PDCRD\_PD1\_Msk                         }}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD0\_Pos            (0U)}}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD0\_Msk            (0x1UL << PWR\_PDCRD\_PD0\_Pos)              }}
\DoxyCodeLine{7007 \textcolor{preprocessor}{\#define PWR\_PDCRD\_PD0                PWR\_PDCRD\_PD0\_Msk                         }}
\DoxyCodeLine{7009 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRE register  ********************/}}
\DoxyCodeLine{7010 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE15\_Pos           (15U)}}
\DoxyCodeLine{7011 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE15\_Msk           (0x1UL << PWR\_PUCRE\_PE15\_Pos)             }}
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE15               PWR\_PUCRE\_PE15\_Msk                        }}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE14\_Pos           (14U)}}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE14\_Msk           (0x1UL << PWR\_PUCRE\_PE14\_Pos)             }}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE14               PWR\_PUCRE\_PE14\_Msk                        }}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE13\_Pos           (13U)}}
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE13\_Msk           (0x1UL << PWR\_PUCRE\_PE13\_Pos)             }}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE13               PWR\_PUCRE\_PE13\_Msk                        }}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE12\_Pos           (12U)}}
\DoxyCodeLine{7020 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE12\_Msk           (0x1UL << PWR\_PUCRE\_PE12\_Pos)             }}
\DoxyCodeLine{7021 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE12               PWR\_PUCRE\_PE12\_Msk                        }}
\DoxyCodeLine{7022 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE11\_Pos           (11U)}}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE11\_Msk           (0x1UL << PWR\_PUCRE\_PE11\_Pos)             }}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE11               PWR\_PUCRE\_PE11\_Msk                        }}
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE10\_Pos           (10U)}}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE10\_Msk           (0x1UL << PWR\_PUCRE\_PE10\_Pos)             }}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE10               PWR\_PUCRE\_PE10\_Msk                        }}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE9\_Pos            (9U)}}
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE9\_Msk            (0x1UL << PWR\_PUCRE\_PE9\_Pos)              }}
\DoxyCodeLine{7030 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE9                PWR\_PUCRE\_PE9\_Msk                         }}
\DoxyCodeLine{7031 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE8\_Pos            (8U)}}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE8\_Msk            (0x1UL << PWR\_PUCRE\_PE8\_Pos)              }}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE8                PWR\_PUCRE\_PE8\_Msk                         }}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE7\_Pos            (7U)}}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE7\_Msk            (0x1UL << PWR\_PUCRE\_PE7\_Pos)              }}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE7                PWR\_PUCRE\_PE7\_Msk                         }}
\DoxyCodeLine{7037 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE6\_Pos            (6U)}}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE6\_Msk            (0x1UL << PWR\_PUCRE\_PE6\_Pos)              }}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE6                PWR\_PUCRE\_PE6\_Msk                         }}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE5\_Pos            (5U)}}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE5\_Msk            (0x1UL << PWR\_PUCRE\_PE5\_Pos)              }}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE5                PWR\_PUCRE\_PE5\_Msk                         }}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE4\_Pos            (4U)}}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE4\_Msk            (0x1UL << PWR\_PUCRE\_PE4\_Pos)              }}
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE4                PWR\_PUCRE\_PE4\_Msk                         }}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE3\_Pos            (3U)}}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE3\_Msk            (0x1UL << PWR\_PUCRE\_PE3\_Pos)              }}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE3                PWR\_PUCRE\_PE3\_Msk                         }}
\DoxyCodeLine{7049 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE2\_Pos            (2U)}}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE2\_Msk            (0x1UL << PWR\_PUCRE\_PE2\_Pos)              }}
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE2                PWR\_PUCRE\_PE2\_Msk                         }}
\DoxyCodeLine{7052 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE1\_Pos            (1U)}}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE1\_Msk            (0x1UL << PWR\_PUCRE\_PE1\_Pos)              }}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE1                PWR\_PUCRE\_PE1\_Msk                         }}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE0\_Pos            (0U)}}
\DoxyCodeLine{7056 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE0\_Msk            (0x1UL << PWR\_PUCRE\_PE0\_Pos)              }}
\DoxyCodeLine{7057 \textcolor{preprocessor}{\#define PWR\_PUCRE\_PE0                PWR\_PUCRE\_PE0\_Msk                         }}
\DoxyCodeLine{7059 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRE register  ********************/}}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE15\_Pos           (15U)}}
\DoxyCodeLine{7061 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE15\_Msk           (0x1UL << PWR\_PDCRE\_PE15\_Pos)             }}
\DoxyCodeLine{7062 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE15               PWR\_PDCRE\_PE15\_Msk                        }}
\DoxyCodeLine{7063 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE14\_Pos           (14U)}}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE14\_Msk           (0x1UL << PWR\_PDCRE\_PE14\_Pos)             }}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE14               PWR\_PDCRE\_PE14\_Msk                        }}
\DoxyCodeLine{7066 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE13\_Pos           (13U)}}
\DoxyCodeLine{7067 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE13\_Msk           (0x1UL << PWR\_PDCRE\_PE13\_Pos)             }}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE13               PWR\_PDCRE\_PE13\_Msk                        }}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE12\_Pos           (12U)}}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE12\_Msk           (0x1UL << PWR\_PDCRE\_PE12\_Pos)             }}
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE12               PWR\_PDCRE\_PE12\_Msk                        }}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE11\_Pos           (11U)}}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE11\_Msk           (0x1UL << PWR\_PDCRE\_PE11\_Pos)             }}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE11               PWR\_PDCRE\_PE11\_Msk                        }}
\DoxyCodeLine{7075 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE10\_Pos           (10U)}}
\DoxyCodeLine{7076 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE10\_Msk           (0x1UL << PWR\_PDCRE\_PE10\_Pos)             }}
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE10               PWR\_PDCRE\_PE10\_Msk                        }}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE9\_Pos            (9U)}}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE9\_Msk            (0x1UL << PWR\_PDCRE\_PE9\_Pos)              }}
\DoxyCodeLine{7080 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE9                PWR\_PDCRE\_PE9\_Msk                         }}
\DoxyCodeLine{7081 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE8\_Pos            (8U)}}
\DoxyCodeLine{7082 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE8\_Msk            (0x1UL << PWR\_PDCRE\_PE8\_Pos)              }}
\DoxyCodeLine{7083 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE8                PWR\_PDCRE\_PE8\_Msk                         }}
\DoxyCodeLine{7084 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE7\_Pos            (7U)}}
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE7\_Msk            (0x1UL << PWR\_PDCRE\_PE7\_Pos)              }}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE7                PWR\_PDCRE\_PE7\_Msk                         }}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE6\_Pos            (6U)}}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE6\_Msk            (0x1UL << PWR\_PDCRE\_PE6\_Pos)              }}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE6                PWR\_PDCRE\_PE6\_Msk                         }}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE5\_Pos            (5U)}}
\DoxyCodeLine{7091 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE5\_Msk            (0x1UL << PWR\_PDCRE\_PE5\_Pos)              }}
\DoxyCodeLine{7092 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE5                PWR\_PDCRE\_PE5\_Msk                         }}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE4\_Pos            (4U)}}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE4\_Msk            (0x1UL << PWR\_PDCRE\_PE4\_Pos)              }}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE4                PWR\_PDCRE\_PE4\_Msk                         }}
\DoxyCodeLine{7096 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE3\_Pos            (3U)}}
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE3\_Msk            (0x1UL << PWR\_PDCRE\_PE3\_Pos)              }}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE3                PWR\_PDCRE\_PE3\_Msk                         }}
\DoxyCodeLine{7099 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE2\_Pos            (2U)}}
\DoxyCodeLine{7100 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE2\_Msk            (0x1UL << PWR\_PDCRE\_PE2\_Pos)              }}
\DoxyCodeLine{7101 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE2                PWR\_PDCRE\_PE2\_Msk                         }}
\DoxyCodeLine{7102 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE1\_Pos            (1U)}}
\DoxyCodeLine{7103 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE1\_Msk            (0x1UL << PWR\_PDCRE\_PE1\_Pos)              }}
\DoxyCodeLine{7104 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE1                PWR\_PDCRE\_PE1\_Msk                         }}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE0\_Pos            (0U)}}
\DoxyCodeLine{7106 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE0\_Msk            (0x1UL << PWR\_PDCRE\_PE0\_Pos)              }}
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#define PWR\_PDCRE\_PE0                PWR\_PDCRE\_PE0\_Msk                         }}
\DoxyCodeLine{7109 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRF register  ********************/}}
\DoxyCodeLine{7110 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF15\_Pos           (15U)}}
\DoxyCodeLine{7111 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF15\_Msk           (0x1UL << PWR\_PUCRF\_PF15\_Pos)             }}
\DoxyCodeLine{7112 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF15               PWR\_PUCRF\_PF15\_Msk                        }}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF14\_Pos           (14U)}}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF14\_Msk           (0x1UL << PWR\_PUCRF\_PF14\_Pos)             }}
\DoxyCodeLine{7115 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF14               PWR\_PUCRF\_PF14\_Msk                        }}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF13\_Pos           (13U)}}
\DoxyCodeLine{7117 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF13\_Msk           (0x1UL << PWR\_PUCRF\_PF13\_Pos)             }}
\DoxyCodeLine{7118 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF13               PWR\_PUCRF\_PF13\_Msk                        }}
\DoxyCodeLine{7119 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF12\_Pos           (12U)}}
\DoxyCodeLine{7120 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF12\_Msk           (0x1UL << PWR\_PUCRF\_PF12\_Pos)             }}
\DoxyCodeLine{7121 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF12               PWR\_PUCRF\_PF12\_Msk                        }}
\DoxyCodeLine{7122 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF11\_Pos           (11U)}}
\DoxyCodeLine{7123 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF11\_Msk           (0x1UL << PWR\_PUCRF\_PF11\_Pos)             }}
\DoxyCodeLine{7124 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF11               PWR\_PUCRF\_PF11\_Msk                        }}
\DoxyCodeLine{7125 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF10\_Pos           (10U)}}
\DoxyCodeLine{7126 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF10\_Msk           (0x1UL << PWR\_PUCRF\_PF10\_Pos)             }}
\DoxyCodeLine{7127 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF10               PWR\_PUCRF\_PF10\_Msk                        }}
\DoxyCodeLine{7128 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF9\_Pos            (9U)}}
\DoxyCodeLine{7129 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF9\_Msk            (0x1UL << PWR\_PUCRF\_PF9\_Pos)              }}
\DoxyCodeLine{7130 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF9                PWR\_PUCRF\_PF9\_Msk                         }}
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF8\_Pos            (8U)}}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF8\_Msk            (0x1UL << PWR\_PUCRF\_PF8\_Pos)              }}
\DoxyCodeLine{7133 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF8                PWR\_PUCRF\_PF8\_Msk                         }}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF7\_Pos            (7U)}}
\DoxyCodeLine{7135 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF7\_Msk            (0x1UL << PWR\_PUCRF\_PF7\_Pos)              }}
\DoxyCodeLine{7136 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF7                PWR\_PUCRF\_PF7\_Msk                         }}
\DoxyCodeLine{7137 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF6\_Pos            (6U)}}
\DoxyCodeLine{7138 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF6\_Msk            (0x1UL << PWR\_PUCRF\_PF6\_Pos)              }}
\DoxyCodeLine{7139 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF6                PWR\_PUCRF\_PF6\_Msk                         }}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF5\_Pos            (5U)}}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF5\_Msk            (0x1UL << PWR\_PUCRF\_PF5\_Pos)              }}
\DoxyCodeLine{7142 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF5                PWR\_PUCRF\_PF5\_Msk                         }}
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF4\_Pos            (4U)}}
\DoxyCodeLine{7144 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF4\_Msk            (0x1UL << PWR\_PUCRF\_PF4\_Pos)              }}
\DoxyCodeLine{7145 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF4                PWR\_PUCRF\_PF4\_Msk                         }}
\DoxyCodeLine{7146 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF3\_Pos            (3U)}}
\DoxyCodeLine{7147 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF3\_Msk            (0x1UL << PWR\_PUCRF\_PF3\_Pos)              }}
\DoxyCodeLine{7148 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF3                PWR\_PUCRF\_PF3\_Msk                         }}
\DoxyCodeLine{7149 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF2\_Pos            (2U)}}
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF2\_Msk            (0x1UL << PWR\_PUCRF\_PF2\_Pos)              }}
\DoxyCodeLine{7151 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF2                PWR\_PUCRF\_PF2\_Msk                         }}
\DoxyCodeLine{7152 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF1\_Pos            (1U)}}
\DoxyCodeLine{7153 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF1\_Msk            (0x1UL << PWR\_PUCRF\_PF1\_Pos)              }}
\DoxyCodeLine{7154 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF1                PWR\_PUCRF\_PF1\_Msk                         }}
\DoxyCodeLine{7155 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF0\_Pos            (0U)}}
\DoxyCodeLine{7156 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF0\_Msk            (0x1UL << PWR\_PUCRF\_PF0\_Pos)              }}
\DoxyCodeLine{7157 \textcolor{preprocessor}{\#define PWR\_PUCRF\_PF0                PWR\_PUCRF\_PF0\_Msk                         }}
\DoxyCodeLine{7159 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRF register  ********************/}}
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF10\_Pos           (10U)}}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF10\_Msk           (0x1UL << PWR\_PDCRF\_PF10\_Pos)             }}
\DoxyCodeLine{7162 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF10               PWR\_PDCRF\_PF10\_Msk                        }}
\DoxyCodeLine{7163 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF9\_Pos            (9U)}}
\DoxyCodeLine{7164 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF9\_Msk            (0x1UL << PWR\_PDCRF\_PF9\_Pos)              }}
\DoxyCodeLine{7165 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF9                PWR\_PDCRF\_PF9\_Msk                         }}
\DoxyCodeLine{7166 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF2\_Pos            (2U)}}
\DoxyCodeLine{7167 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF2\_Msk            (0x1UL << PWR\_PDCRF\_PF2\_Pos)              }}
\DoxyCodeLine{7168 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF2                PWR\_PDCRF\_PF2\_Msk                         }}
\DoxyCodeLine{7169 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF1\_Pos            (1U)}}
\DoxyCodeLine{7170 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF1\_Msk            (0x1UL << PWR\_PDCRF\_PF1\_Pos)              }}
\DoxyCodeLine{7171 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF1                PWR\_PDCRF\_PF1\_Msk                         }}
\DoxyCodeLine{7172 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF0\_Pos            (0U)}}
\DoxyCodeLine{7173 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF0\_Msk            (0x1UL << PWR\_PDCRF\_PF0\_Pos)              }}
\DoxyCodeLine{7174 \textcolor{preprocessor}{\#define PWR\_PDCRF\_PF0                PWR\_PDCRF\_PF0\_Msk                         }}
\DoxyCodeLine{7176 \textcolor{comment}{/********************  Bit definition for PWR\_PUCRG register  ********************/}}
\DoxyCodeLine{7177 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG10\_Pos           (10U)}}
\DoxyCodeLine{7178 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG10\_Msk           (0x1UL << PWR\_PUCRG\_PG10\_Pos)             }}
\DoxyCodeLine{7179 \textcolor{preprocessor}{\#define PWR\_PUCRG\_PG10               PWR\_PUCRG\_PG10\_Msk                        }}
\DoxyCodeLine{7181 \textcolor{comment}{/********************  Bit definition for PWR\_PDCRG register  ********************/}}
\DoxyCodeLine{7182 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG10\_Pos           (10U)}}
\DoxyCodeLine{7183 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG10\_Msk           (0x1UL << PWR\_PDCRG\_PG10\_Pos)             }}
\DoxyCodeLine{7184 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG10               PWR\_PDCRG\_PG10\_Msk                        }}
\DoxyCodeLine{7185 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG9\_Pos            (9U)}}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG9\_Msk            (0x1UL << PWR\_PDCRG\_PG9\_Pos)              }}
\DoxyCodeLine{7187 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG9                PWR\_PDCRG\_PG9\_Msk                         }}
\DoxyCodeLine{7188 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG8\_Pos            (8U)}}
\DoxyCodeLine{7189 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG8\_Msk            (0x1UL << PWR\_PDCRG\_PG8\_Pos)              }}
\DoxyCodeLine{7190 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG8                PWR\_PDCRG\_PG8\_Msk                         }}
\DoxyCodeLine{7191 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG7\_Pos            (7U)}}
\DoxyCodeLine{7192 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG7\_Msk            (0x1UL << PWR\_PDCRG\_PG7\_Pos)              }}
\DoxyCodeLine{7193 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG7                PWR\_PDCRG\_PG7\_Msk                         }}
\DoxyCodeLine{7194 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG6\_Pos            (6U)}}
\DoxyCodeLine{7195 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG6\_Msk            (0x1UL << PWR\_PDCRG\_PG6\_Pos)              }}
\DoxyCodeLine{7196 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG6                PWR\_PDCRG\_PG6\_Msk                         }}
\DoxyCodeLine{7197 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG5\_Pos            (5U)}}
\DoxyCodeLine{7198 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG5\_Msk            (0x1UL << PWR\_PDCRG\_PG5\_Pos)              }}
\DoxyCodeLine{7199 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG5                PWR\_PDCRG\_PG5\_Msk                         }}
\DoxyCodeLine{7200 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG4\_Pos            (4U)}}
\DoxyCodeLine{7201 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG4\_Msk            (0x1UL << PWR\_PDCRG\_PG4\_Pos)              }}
\DoxyCodeLine{7202 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG4                PWR\_PDCRG\_PG4\_Msk                         }}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG3\_Pos            (3U)}}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG3\_Msk            (0x1UL << PWR\_PDCRG\_PG3\_Pos)              }}
\DoxyCodeLine{7205 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG3                PWR\_PDCRG\_PG3\_Msk                         }}
\DoxyCodeLine{7206 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG2\_Pos            (2U)}}
\DoxyCodeLine{7207 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG2\_Msk            (0x1UL << PWR\_PDCRG\_PG2\_Pos)              }}
\DoxyCodeLine{7208 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG2                PWR\_PDCRG\_PG2\_Msk                         }}
\DoxyCodeLine{7209 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG1\_Pos            (1U)}}
\DoxyCodeLine{7210 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG1\_Msk            (0x1UL << PWR\_PDCRG\_PG1\_Pos)              }}
\DoxyCodeLine{7211 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG1                PWR\_PDCRG\_PG1\_Msk                         }}
\DoxyCodeLine{7212 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG0\_Pos            (0U)}}
\DoxyCodeLine{7213 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG0\_Msk            (0x1UL << PWR\_PDCRG\_PG0\_Pos)              }}
\DoxyCodeLine{7214 \textcolor{preprocessor}{\#define PWR\_PDCRG\_PG0                PWR\_PDCRG\_PG0\_Msk                         }}
\DoxyCodeLine{7216 \textcolor{comment}{/********************  Bit definition for PWR\_CR5 register  ********************/}}
\DoxyCodeLine{7217 \textcolor{preprocessor}{\#define PWR\_CR5\_R1MODE\_Pos           (8U)}}
\DoxyCodeLine{7218 \textcolor{preprocessor}{\#define PWR\_CR5\_R1MODE\_Msk           (0x1U << PWR\_CR5\_R1MODE\_Pos)              }}
\DoxyCodeLine{7219 \textcolor{preprocessor}{\#define PWR\_CR5\_R1MODE               PWR\_CR5\_R1MODE\_Msk                        }}
\DoxyCodeLine{7222 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{7223 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{7224 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{7225 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{7226 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{7227 \textcolor{comment}{/*}}
\DoxyCodeLine{7228 \textcolor{comment}{* @brief Specific device feature definitions  (not present on all devices in the STM32G4 serie)}}
\DoxyCodeLine{7229 \textcolor{comment}{*/}}
\DoxyCodeLine{7230 }
\DoxyCodeLine{7231 \textcolor{preprocessor}{\#define RCC\_HSI48\_SUPPORT}}
\DoxyCodeLine{7232 \textcolor{preprocessor}{\#define RCC\_PLLP\_DIV\_2\_31\_SUPPORT}}
\DoxyCodeLine{7233 }
\DoxyCodeLine{7234 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{7235 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Pos                     (8U)}}
\DoxyCodeLine{7236 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Msk                     (0x1UL << RCC\_CR\_HSION\_Pos)       }}
\DoxyCodeLine{7237 \textcolor{preprocessor}{\#define RCC\_CR\_HSION                         RCC\_CR\_HSION\_Msk                  }}
\DoxyCodeLine{7238 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON\_Pos                  (9U)}}
\DoxyCodeLine{7239 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON\_Msk                  (0x1UL << RCC\_CR\_HSIKERON\_Pos)    }}
\DoxyCodeLine{7240 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON                      RCC\_CR\_HSIKERON\_Msk               }}
\DoxyCodeLine{7241 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Pos                    (10U)}}
\DoxyCodeLine{7242 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Msk                    (0x1UL << RCC\_CR\_HSIRDY\_Pos)      }}
\DoxyCodeLine{7243 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY                        RCC\_CR\_HSIRDY\_Msk                 }}
\DoxyCodeLine{7245 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Pos                     (16U)}}
\DoxyCodeLine{7246 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Msk                     (0x1UL << RCC\_CR\_HSEON\_Pos)       }}
\DoxyCodeLine{7247 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON                         RCC\_CR\_HSEON\_Msk                  }}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Pos                    (17U)}}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Msk                    (0x1UL << RCC\_CR\_HSERDY\_Pos)      }}
\DoxyCodeLine{7250 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY                        RCC\_CR\_HSERDY\_Msk                 }}
\DoxyCodeLine{7251 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Pos                    (18U)}}
\DoxyCodeLine{7252 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Msk                    (0x1UL << RCC\_CR\_HSEBYP\_Pos)      }}
\DoxyCodeLine{7253 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP                        RCC\_CR\_HSEBYP\_Msk                 }}
\DoxyCodeLine{7254 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Pos                     (19U)}}
\DoxyCodeLine{7255 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Msk                     (0x1UL << RCC\_CR\_CSSON\_Pos)       }}
\DoxyCodeLine{7256 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON                         RCC\_CR\_CSSON\_Msk                  }}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Pos                     (24U)}}
\DoxyCodeLine{7259 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Msk                     (0x1UL << RCC\_CR\_PLLON\_Pos)       }}
\DoxyCodeLine{7260 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON                         RCC\_CR\_PLLON\_Msk                  }}
\DoxyCodeLine{7261 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Pos                    (25U)}}
\DoxyCodeLine{7262 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Msk                    (0x1UL << RCC\_CR\_PLLRDY\_Pos)      }}
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY                        RCC\_CR\_PLLRDY\_Msk                 }}
\DoxyCodeLine{7265 \textcolor{comment}{/********************  Bit definition for RCC\_ICSCR register  ***************/}}
\DoxyCodeLine{7267 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_Pos                 (16U)}}
\DoxyCodeLine{7268 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_Msk                 (0xFFUL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7269 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL                     RCC\_ICSCR\_HSICAL\_Msk              }}
\DoxyCodeLine{7270 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_0                   (0x01UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7271 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_1                   (0x02UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7272 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_2                   (0x04UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7273 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_3                   (0x08UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7274 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_4                   (0x10UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_5                   (0x20UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_6                   (0x40UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7277 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSICAL\_7                   (0x80UL << RCC\_ICSCR\_HSICAL\_Pos)  }}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_Pos                (24U)}}
\DoxyCodeLine{7281 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_Msk                (0x7FUL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7282 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM                    RCC\_ICSCR\_HSITRIM\_Msk             }}
\DoxyCodeLine{7283 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_0                  (0x01UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_1                  (0x02UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_2                  (0x04UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7286 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_3                  (0x08UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7287 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_4                  (0x10UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7288 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_5                  (0x20UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7289 \textcolor{preprocessor}{\#define RCC\_ICSCR\_HSITRIM\_6                  (0x40UL << RCC\_ICSCR\_HSITRIM\_Pos) }}
\DoxyCodeLine{7291 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{7293 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Pos                      (0U)}}
\DoxyCodeLine{7294 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Msk                      (0x3UL << RCC\_CFGR\_SW\_Pos)        }}
\DoxyCodeLine{7295 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW                          RCC\_CFGR\_SW\_Msk                   }}
\DoxyCodeLine{7296 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_0                        (0x1UL << RCC\_CFGR\_SW\_Pos)        }}
\DoxyCodeLine{7297 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_1                        (0x2UL << RCC\_CFGR\_SW\_Pos)        }}
\DoxyCodeLine{7299 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSI                      (0x00000001U)                     }}
\DoxyCodeLine{7300 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSE                      (0x00000002U)                     }}
\DoxyCodeLine{7301 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_PLL                      (0x00000003U)                     }}
\DoxyCodeLine{7304 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Pos                     (2U)}}
\DoxyCodeLine{7305 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Msk                     (0x3UL << RCC\_CFGR\_SWS\_Pos)       }}
\DoxyCodeLine{7306 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS                         RCC\_CFGR\_SWS\_Msk                  }}
\DoxyCodeLine{7307 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_0                       (0x1UL << RCC\_CFGR\_SWS\_Pos)       }}
\DoxyCodeLine{7308 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_1                       (0x2UL << RCC\_CFGR\_SWS\_Pos)       }}
\DoxyCodeLine{7310 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSI                     (0x00000004U)                     }}
\DoxyCodeLine{7311 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSE                     (0x00000008U)                     }}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_PLL                     (0x0000000CU)                     }}
\DoxyCodeLine{7315 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Pos                    (4U)}}
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Msk                    (0xFUL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE                        RCC\_CFGR\_HPRE\_Msk                 }}
\DoxyCodeLine{7318 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_0                      (0x1UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{7319 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_1                      (0x2UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_2                      (0x4UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{7321 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_3                      (0x8UL << RCC\_CFGR\_HPRE\_Pos)      }}
\DoxyCodeLine{7323 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV1                   (0x00000000U)                     }}
\DoxyCodeLine{7324 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV2                   (0x00000080U)                     }}
\DoxyCodeLine{7325 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV4                   (0x00000090U)                     }}
\DoxyCodeLine{7326 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV8                   (0x000000A0U)                     }}
\DoxyCodeLine{7327 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV16                  (0x000000B0U)                     }}
\DoxyCodeLine{7328 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV64                  (0x000000C0U)                     }}
\DoxyCodeLine{7329 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV128                 (0x000000D0U)                     }}
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV256                 (0x000000E0U)                     }}
\DoxyCodeLine{7331 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV512                 (0x000000F0U)                     }}
\DoxyCodeLine{7334 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Pos                   (8U)}}
\DoxyCodeLine{7335 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Msk                   (0x7UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{7336 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1                       RCC\_CFGR\_PPRE1\_Msk                }}
\DoxyCodeLine{7337 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_0                     (0x1UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_1                     (0x2UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_2                     (0x4UL << RCC\_CFGR\_PPRE1\_Pos)     }}
\DoxyCodeLine{7341 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV1                  (0x00000000U)                     }}
\DoxyCodeLine{7342 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV2                  (0x00000400U)                     }}
\DoxyCodeLine{7343 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV4                  (0x00000500U)                     }}
\DoxyCodeLine{7344 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV8                  (0x00000600U)                     }}
\DoxyCodeLine{7345 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV16                 (0x00000700U)                     }}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Pos                   (11U)}}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Msk                   (0x7UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{7350 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2                       RCC\_CFGR\_PPRE2\_Msk                }}
\DoxyCodeLine{7351 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_0                     (0x1UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{7352 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_1                     (0x2UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{7353 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_2                     (0x4UL << RCC\_CFGR\_PPRE2\_Pos)     }}
\DoxyCodeLine{7355 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV1                  (0x00000000U)                     }}
\DoxyCodeLine{7356 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV2                  (0x00002000U)                     }}
\DoxyCodeLine{7357 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV4                  (0x00002800U)                     }}
\DoxyCodeLine{7358 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV8                  (0x00003000U)                     }}
\DoxyCodeLine{7359 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV16                 (0x00003800U)                     }}
\DoxyCodeLine{7362 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_Pos                  (24U)}}
\DoxyCodeLine{7363 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_Msk                  (0xFUL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{7364 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL                      RCC\_CFGR\_MCOSEL\_Msk               }}
\DoxyCodeLine{7365 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_0                    (0x1UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_1                    (0x2UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{7367 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_2                    (0x4UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{7368 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOSEL\_3                    (0x8UL << RCC\_CFGR\_MCOSEL\_Pos)    }}
\DoxyCodeLine{7370 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_Pos                  (28U)}}
\DoxyCodeLine{7371 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_Msk                  (0x7UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{7372 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE                      RCC\_CFGR\_MCOPRE\_Msk               }}
\DoxyCodeLine{7373 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_0                    (0x1UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_1                    (0x2UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{7375 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_2                    (0x4UL << RCC\_CFGR\_MCOPRE\_Pos)    }}
\DoxyCodeLine{7377 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV1                 (0x00000000U)                     }}
\DoxyCodeLine{7378 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV2                 (0x10000000U)                     }}
\DoxyCodeLine{7379 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV4                 (0x20000000U)                     }}
\DoxyCodeLine{7380 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV8                 (0x30000000U)                     }}
\DoxyCodeLine{7381 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCOPRE\_DIV16                (0x40000000U)                     }}
\DoxyCodeLine{7383 \textcolor{comment}{/* Legacy aliases */}}
\DoxyCodeLine{7384 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE                     RCC\_CFGR\_MCOPRE}}
\DoxyCodeLine{7385 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_1                   RCC\_CFGR\_MCOPRE\_DIV1}}
\DoxyCodeLine{7386 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_2                   RCC\_CFGR\_MCOPRE\_DIV2}}
\DoxyCodeLine{7387 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_4                   RCC\_CFGR\_MCOPRE\_DIV4}}
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_8                   RCC\_CFGR\_MCOPRE\_DIV8}}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO\_PRE\_16                  RCC\_CFGR\_MCOPRE\_DIV16}}
\DoxyCodeLine{7390 }
\DoxyCodeLine{7391 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{7392 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Pos               (0U)}}
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Msk               (0x3UL << RCC\_PLLCFGR\_PLLSRC\_Pos) }}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC                   RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{7395 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_0                 (0x1UL << RCC\_PLLCFGR\_PLLSRC\_Pos) }}
\DoxyCodeLine{7396 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_1                 (0x2UL << RCC\_PLLCFGR\_PLLSRC\_Pos) }}
\DoxyCodeLine{7398 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos           (1U)}}
\DoxyCodeLine{7399 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk           (0x1UL << RCC\_PLLCFGR\_PLLSRC\_HSI\_Pos)}}
\DoxyCodeLine{7400 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI               RCC\_PLLCFGR\_PLLSRC\_HSI\_Msk        }}
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos           (0U)}}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk           (0x3UL << RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)}}
\DoxyCodeLine{7403 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE               RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk        }}
\DoxyCodeLine{7405 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Pos                 (4U)}}
\DoxyCodeLine{7406 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Msk                 (0xFUL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{7407 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM                     RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{7408 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_0                   (0x1UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{7409 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_1                   (0x2UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{7410 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_2                   (0x4UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{7411 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_3                   (0x8UL << RCC\_PLLCFGR\_PLLM\_Pos)   }}
\DoxyCodeLine{7413 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Pos                 (8U)}}
\DoxyCodeLine{7414 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Msk                 (0x7FUL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7415 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN                     RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{7416 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_0                   (0x01UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7417 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_1                   (0x02UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_2                   (0x04UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_3                   (0x08UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_4                   (0x10UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7421 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_5                   (0x20UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7422 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_6                   (0x40UL << RCC\_PLLCFGR\_PLLN\_Pos)  }}
\DoxyCodeLine{7424 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPEN\_Pos               (16U)}}
\DoxyCodeLine{7425 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPEN\_Msk               (0x1UL << RCC\_PLLCFGR\_PLLPEN\_Pos) }}
\DoxyCodeLine{7426 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPEN                   RCC\_PLLCFGR\_PLLPEN\_Msk}}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Pos                 (17U)}}
\DoxyCodeLine{7428 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Msk                 (0x1UL << RCC\_PLLCFGR\_PLLP\_Pos)   }}
\DoxyCodeLine{7429 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP                     RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{7430 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQEN\_Pos               (20U)}}
\DoxyCodeLine{7431 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQEN\_Msk               (0x1UL << RCC\_PLLCFGR\_PLLQEN\_Pos) }}
\DoxyCodeLine{7432 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQEN                   RCC\_PLLCFGR\_PLLQEN\_Msk}}
\DoxyCodeLine{7433 }
\DoxyCodeLine{7434 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Pos                 (21U)}}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Msk                 (0x3UL << RCC\_PLLCFGR\_PLLQ\_Pos)   }}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ                     RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{7437 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_0                   (0x1UL << RCC\_PLLCFGR\_PLLQ\_Pos)   }}
\DoxyCodeLine{7438 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_1                   (0x2UL << RCC\_PLLCFGR\_PLLQ\_Pos)   }}
\DoxyCodeLine{7440 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLREN\_Pos               (24U)}}
\DoxyCodeLine{7441 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLREN\_Msk               (0x1UL << RCC\_PLLCFGR\_PLLREN\_Pos) }}
\DoxyCodeLine{7442 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLREN                   RCC\_PLLCFGR\_PLLREN\_Msk}}
\DoxyCodeLine{7443 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_Pos                 (25U)}}
\DoxyCodeLine{7444 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_Msk                 (0x3UL << RCC\_PLLCFGR\_PLLR\_Pos)   }}
\DoxyCodeLine{7445 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR                     RCC\_PLLCFGR\_PLLR\_Msk}}
\DoxyCodeLine{7446 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_0                   (0x1UL << RCC\_PLLCFGR\_PLLR\_Pos)   }}
\DoxyCodeLine{7447 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLR\_1                   (0x2UL << RCC\_PLLCFGR\_PLLR\_Pos)   }}
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_Pos              (27U)}}
\DoxyCodeLine{7450 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_Msk              (0x1FUL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{7451 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV                  RCC\_PLLCFGR\_PLLPDIV\_Msk}}
\DoxyCodeLine{7452 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_0                (0x01UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{7453 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_1                (0x02UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{7454 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_2                (0x04UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{7455 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_3                (0x08UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{7456 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLPDIV\_4                (0x10UL << RCC\_PLLCFGR\_PLLPDIV\_Pos)}}
\DoxyCodeLine{7458 \textcolor{comment}{/********************  Bit definition for RCC\_CIER register  ******************/}}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE\_Pos                (0U)}}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE\_Msk                (0x1UL << RCC\_CIER\_LSIRDYIE\_Pos)  }}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE                    RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE\_Pos                (1U)}}
\DoxyCodeLine{7463 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE\_Msk                (0x1UL << RCC\_CIER\_LSERDYIE\_Pos)  }}
\DoxyCodeLine{7464 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE                    RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{7465 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE\_Pos                (3U)}}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE\_Msk                (0x1UL << RCC\_CIER\_HSIRDYIE\_Pos)  }}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE                    RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{7468 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE\_Pos                (4U)}}
\DoxyCodeLine{7469 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE\_Msk                (0x1UL << RCC\_CIER\_HSERDYIE\_Pos)  }}
\DoxyCodeLine{7470 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE                    RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{7471 \textcolor{preprocessor}{\#define RCC\_CIER\_PLLRDYIE\_Pos                (5U)}}
\DoxyCodeLine{7472 \textcolor{preprocessor}{\#define RCC\_CIER\_PLLRDYIE\_Msk                (0x1UL << RCC\_CIER\_PLLRDYIE\_Pos)  }}
\DoxyCodeLine{7473 \textcolor{preprocessor}{\#define RCC\_CIER\_PLLRDYIE                    RCC\_CIER\_PLLRDYIE\_Msk}}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE\_Pos                (9U)}}
\DoxyCodeLine{7475 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE\_Msk                (0x1UL << RCC\_CIER\_LSECSSIE\_Pos)  }}
\DoxyCodeLine{7476 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE                    RCC\_CIER\_LSECSSIE\_Msk}}
\DoxyCodeLine{7477 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE\_Pos              (10U)}}
\DoxyCodeLine{7478 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE\_Msk              (0x1UL << RCC\_CIER\_HSI48RDYIE\_Pos)}}
\DoxyCodeLine{7479 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE                  RCC\_CIER\_HSI48RDYIE\_Msk}}
\DoxyCodeLine{7480 }
\DoxyCodeLine{7481 \textcolor{comment}{/********************  Bit definition for RCC\_CIFR register  ******************/}}
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF\_Pos                 (0U)}}
\DoxyCodeLine{7483 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF\_Msk                 (0x1UL << RCC\_CIFR\_LSIRDYF\_Pos)   }}
\DoxyCodeLine{7484 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF                     RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{7485 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF\_Pos                 (1U)}}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF\_Msk                 (0x1UL << RCC\_CIFR\_LSERDYF\_Pos)   }}
\DoxyCodeLine{7487 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF                     RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{7488 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF\_Pos                 (3U)}}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF\_Msk                 (0x1UL << RCC\_CIFR\_HSIRDYF\_Pos)   }}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF                     RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF\_Pos                 (4U)}}
\DoxyCodeLine{7492 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF\_Msk                 (0x1UL << RCC\_CIFR\_HSERDYF\_Pos)   }}
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF                     RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{7494 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF\_Pos                 (5U)}}
\DoxyCodeLine{7495 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF\_Msk                 (0x1UL << RCC\_CIFR\_PLLRDYF\_Pos)   }}
\DoxyCodeLine{7496 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF                     RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSSF\_Pos                    (8U)}}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSSF\_Msk                    (0x1UL << RCC\_CIFR\_CSSF\_Pos)      }}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSSF                        RCC\_CIFR\_CSSF\_Msk}}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF\_Pos                 (9U)}}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF\_Msk                 (0x1UL << RCC\_CIFR\_LSECSSF\_Pos)   }}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF                     RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{7503 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF\_Pos               (10U)}}
\DoxyCodeLine{7504 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF\_Msk               (0x1UL << RCC\_CIFR\_HSI48RDYF\_Pos) }}
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF                   RCC\_CIFR\_HSI48RDYF\_Msk}}
\DoxyCodeLine{7506 }
\DoxyCodeLine{7507 \textcolor{comment}{/********************  Bit definition for RCC\_CICR register  ******************/}}
\DoxyCodeLine{7508 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC\_Pos                 (0U)}}
\DoxyCodeLine{7509 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC\_Msk                 (0x1UL << RCC\_CICR\_LSIRDYC\_Pos)   }}
\DoxyCodeLine{7510 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC                     RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{7511 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC\_Pos                 (1U)}}
\DoxyCodeLine{7512 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC\_Msk                 (0x1UL << RCC\_CICR\_LSERDYC\_Pos)   }}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC                     RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{7514 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC\_Pos                 (3U)}}
\DoxyCodeLine{7515 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC\_Msk                 (0x1UL << RCC\_CICR\_HSIRDYC\_Pos)   }}
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC                     RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{7517 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC\_Pos                 (4U)}}
\DoxyCodeLine{7518 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC\_Msk                 (0x1UL << RCC\_CICR\_HSERDYC\_Pos)   }}
\DoxyCodeLine{7519 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC                     RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{7520 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC\_Pos                 (5U)}}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC\_Msk                 (0x1UL << RCC\_CICR\_PLLRDYC\_Pos)   }}
\DoxyCodeLine{7522 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC                     RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{7523 \textcolor{preprocessor}{\#define RCC\_CICR\_CSSC\_Pos                    (8U)}}
\DoxyCodeLine{7524 \textcolor{preprocessor}{\#define RCC\_CICR\_CSSC\_Msk                    (0x1UL << RCC\_CICR\_CSSC\_Pos)      }}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define RCC\_CICR\_CSSC                        RCC\_CICR\_CSSC\_Msk}}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC\_Pos                 (9U)}}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC\_Msk                 (0x1UL << RCC\_CICR\_LSECSSC\_Pos)   }}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC                     RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC\_Pos               (10U)}}
\DoxyCodeLine{7530 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC\_Msk               (0x1UL << RCC\_CICR\_HSI48RDYC\_Pos) }}
\DoxyCodeLine{7531 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC                   RCC\_CICR\_HSI48RDYC\_Msk}}
\DoxyCodeLine{7532 }
\DoxyCodeLine{7533 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{7534 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Pos             (0U)}}
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Msk             (0x1UL << RCC\_AHB1RSTR\_DMA1RST\_Pos)}}
\DoxyCodeLine{7536 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST                 RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{7537 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Pos             (1U)}}
\DoxyCodeLine{7538 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Msk             (0x1UL << RCC\_AHB1RSTR\_DMA2RST\_Pos)}}
\DoxyCodeLine{7539 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST                 RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{7540 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMAMUX1RST\_Pos          (2U)}}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMAMUX1RST\_Msk          (0x1UL << RCC\_AHB1RSTR\_DMAMUX1RST\_Pos)}}
\DoxyCodeLine{7542 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMAMUX1RST              RCC\_AHB1RSTR\_DMAMUX1RST\_Msk}}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CORDICRST\_Pos           (3U)}}
\DoxyCodeLine{7544 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CORDICRST\_Msk           (0x1UL << RCC\_AHB1RSTR\_CORDICRST\_Pos)}}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CORDICRST               RCC\_AHB1RSTR\_CORDICRST\_Msk}}
\DoxyCodeLine{7546 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FMACRST\_Pos             (4U)}}
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FMACRST\_Msk             (0x1UL << RCC\_AHB1RSTR\_FMACRST\_Pos)  }}
\DoxyCodeLine{7548 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FMACRST                 RCC\_AHB1RSTR\_FMACRST\_Msk}}
\DoxyCodeLine{7549 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FLASHRST\_Pos            (8U)}}
\DoxyCodeLine{7550 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FLASHRST\_Msk            (0x1UL << RCC\_AHB1RSTR\_FLASHRST\_Pos)}}
\DoxyCodeLine{7551 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_FLASHRST                RCC\_AHB1RSTR\_FLASHRST\_Msk}}
\DoxyCodeLine{7552 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Pos              (12U)}}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Msk              (0x1UL << RCC\_AHB1RSTR\_CRCRST\_Pos)}}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST                  RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{7555 }
\DoxyCodeLine{7556 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{7557 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOARST\_Pos            (0U)}}
\DoxyCodeLine{7558 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOARST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOARST\_Pos)}}
\DoxyCodeLine{7559 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOARST                RCC\_AHB2RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{7560 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOBRST\_Pos            (1U)}}
\DoxyCodeLine{7561 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOBRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOBRST\_Pos)}}
\DoxyCodeLine{7562 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOBRST                RCC\_AHB2RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{7563 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOCRST\_Pos            (2U)}}
\DoxyCodeLine{7564 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOCRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOCRST\_Pos)}}
\DoxyCodeLine{7565 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOCRST                RCC\_AHB2RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{7566 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIODRST\_Pos            (3U)}}
\DoxyCodeLine{7567 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIODRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIODRST\_Pos)}}
\DoxyCodeLine{7568 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIODRST                RCC\_AHB2RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{7569 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOERST\_Pos            (4U)}}
\DoxyCodeLine{7570 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOERST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOERST\_Pos)}}
\DoxyCodeLine{7571 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOERST                RCC\_AHB2RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{7572 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOFRST\_Pos            (5U)}}
\DoxyCodeLine{7573 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOFRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOFRST\_Pos)}}
\DoxyCodeLine{7574 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOFRST                RCC\_AHB2RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{7575 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOGRST\_Pos            (6U)}}
\DoxyCodeLine{7576 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOGRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_GPIOGRST\_Pos)}}
\DoxyCodeLine{7577 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_GPIOGRST                RCC\_AHB2RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{7578 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC12RST\_Pos            (13U)}}
\DoxyCodeLine{7579 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC12RST\_Msk            (0x1UL << RCC\_AHB2RSTR\_ADC12RST\_Pos)}}
\DoxyCodeLine{7580 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_ADC12RST                RCC\_AHB2RSTR\_ADC12RST\_Msk}}
\DoxyCodeLine{7581 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC1RST\_Pos             (16U)}}
\DoxyCodeLine{7582 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC1RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_DAC1RST\_Pos)}}
\DoxyCodeLine{7583 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC1RST                 RCC\_AHB2RSTR\_DAC1RST\_Msk}}
\DoxyCodeLine{7584 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC3RST\_Pos             (18U)}}
\DoxyCodeLine{7585 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC3RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_DAC3RST\_Pos)}}
\DoxyCodeLine{7586 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DAC3RST                 RCC\_AHB2RSTR\_DAC3RST\_Msk}}
\DoxyCodeLine{7587 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Pos              (26U)}}
\DoxyCodeLine{7588 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Msk              (0x1UL << RCC\_AHB2RSTR\_RNGRST\_Pos)}}
\DoxyCodeLine{7589 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST                  RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{7590 }
\DoxyCodeLine{7591 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{7592 }
\DoxyCodeLine{7593 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR1 register  **************/}}
\DoxyCodeLine{7594 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM2RST\_Pos            (0U)}}
\DoxyCodeLine{7595 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM2RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM2RST\_Pos)}}
\DoxyCodeLine{7596 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM2RST                RCC\_APB1RSTR1\_TIM2RST\_Msk}}
\DoxyCodeLine{7597 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM3RST\_Pos            (1U)}}
\DoxyCodeLine{7598 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM3RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM3RST\_Pos)}}
\DoxyCodeLine{7599 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM3RST                RCC\_APB1RSTR1\_TIM3RST\_Msk}}
\DoxyCodeLine{7600 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM4RST\_Pos            (2U)}}
\DoxyCodeLine{7601 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM4RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM4RST\_Pos)}}
\DoxyCodeLine{7602 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM4RST                RCC\_APB1RSTR1\_TIM4RST\_Msk}}
\DoxyCodeLine{7603 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM6RST\_Pos            (4U)}}
\DoxyCodeLine{7604 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM6RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM6RST\_Pos)}}
\DoxyCodeLine{7605 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM6RST                RCC\_APB1RSTR1\_TIM6RST\_Msk}}
\DoxyCodeLine{7606 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM7RST\_Pos            (5U)}}
\DoxyCodeLine{7607 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM7RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_TIM7RST\_Pos)}}
\DoxyCodeLine{7608 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_TIM7RST                RCC\_APB1RSTR1\_TIM7RST\_Msk}}
\DoxyCodeLine{7609 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_CRSRST\_Pos             (8U)}}
\DoxyCodeLine{7610 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_CRSRST\_Msk             (0x1UL << RCC\_APB1RSTR1\_CRSRST\_Pos)}}
\DoxyCodeLine{7611 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_CRSRST                 RCC\_APB1RSTR1\_CRSRST\_Msk}}
\DoxyCodeLine{7612 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI2RST\_Pos            (14U)}}
\DoxyCodeLine{7613 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI2RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_SPI2RST\_Pos)}}
\DoxyCodeLine{7614 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI2RST                RCC\_APB1RSTR1\_SPI2RST\_Msk}}
\DoxyCodeLine{7615 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI3RST\_Pos            (15U)}}
\DoxyCodeLine{7616 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI3RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_SPI3RST\_Pos)}}
\DoxyCodeLine{7617 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_SPI3RST                RCC\_APB1RSTR1\_SPI3RST\_Msk}}
\DoxyCodeLine{7618 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART2RST\_Pos          (17U)}}
\DoxyCodeLine{7619 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART2RST\_Msk          (0x1UL << RCC\_APB1RSTR1\_USART2RST\_Pos)}}
\DoxyCodeLine{7620 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART2RST              RCC\_APB1RSTR1\_USART2RST\_Msk}}
\DoxyCodeLine{7621 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART3RST\_Pos          (18U)}}
\DoxyCodeLine{7622 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART3RST\_Msk          (0x1UL << RCC\_APB1RSTR1\_USART3RST\_Pos)}}
\DoxyCodeLine{7623 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USART3RST              RCC\_APB1RSTR1\_USART3RST\_Msk}}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART4RST\_Pos           (19U)}}
\DoxyCodeLine{7625 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART4RST\_Msk           (0x1UL << RCC\_APB1RSTR1\_UART4RST\_Pos)}}
\DoxyCodeLine{7626 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_UART4RST               RCC\_APB1RSTR1\_UART4RST\_Msk}}
\DoxyCodeLine{7627 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C1RST\_Pos            (21U)}}
\DoxyCodeLine{7628 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C1RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_I2C1RST\_Pos)}}
\DoxyCodeLine{7629 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C1RST                RCC\_APB1RSTR1\_I2C1RST\_Msk}}
\DoxyCodeLine{7630 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C2RST\_Pos            (22U)}}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C2RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_I2C2RST\_Pos)}}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C2RST                RCC\_APB1RSTR1\_I2C2RST\_Msk}}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USBRST\_Pos             (23U)}}
\DoxyCodeLine{7634 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USBRST\_Msk             (0x1UL << RCC\_APB1RSTR1\_USBRST\_Pos)}}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_USBRST                 RCC\_APB1RSTR1\_USBRST\_Msk}}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_FDCANRST\_Pos           (25U)}}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_FDCANRST\_Msk           (0x1UL << RCC\_APB1RSTR1\_FDCANRST\_Pos)}}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_FDCANRST               RCC\_APB1RSTR1\_FDCANRST\_Msk}}
\DoxyCodeLine{7639 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_PWRRST\_Pos             (28U)}}
\DoxyCodeLine{7640 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_PWRRST\_Msk             (0x1UL << RCC\_APB1RSTR1\_PWRRST\_Pos)}}
\DoxyCodeLine{7641 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_PWRRST                 RCC\_APB1RSTR1\_PWRRST\_Msk}}
\DoxyCodeLine{7642 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C3RST\_Pos            (30U)}}
\DoxyCodeLine{7643 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C3RST\_Msk            (0x1UL << RCC\_APB1RSTR1\_I2C3RST\_Pos)}}
\DoxyCodeLine{7644 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_I2C3RST                RCC\_APB1RSTR1\_I2C3RST\_Msk}}
\DoxyCodeLine{7645 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_LPTIM1RST\_Pos          (31U)}}
\DoxyCodeLine{7646 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_LPTIM1RST\_Msk          (0x1UL << RCC\_APB1RSTR1\_LPTIM1RST\_Pos)}}
\DoxyCodeLine{7647 \textcolor{preprocessor}{\#define RCC\_APB1RSTR1\_LPTIM1RST              RCC\_APB1RSTR1\_LPTIM1RST\_Msk}}
\DoxyCodeLine{7648 }
\DoxyCodeLine{7649 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR2 register  **************/}}
\DoxyCodeLine{7650 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_LPUART1RST\_Pos         (0U)}}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_LPUART1RST\_Msk         (0x1UL << RCC\_APB1RSTR2\_LPUART1RST\_Pos)}}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_LPUART1RST             RCC\_APB1RSTR2\_LPUART1RST\_Msk}}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_UCPD1RST\_Pos           (8U)}}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_UCPD1RST\_Msk           (0x1UL << RCC\_APB1RSTR2\_UCPD1RST\_Pos)}}
\DoxyCodeLine{7655 \textcolor{preprocessor}{\#define RCC\_APB1RSTR2\_UCPD1RST               RCC\_APB1RSTR2\_UCPD1RST\_Msk}}
\DoxyCodeLine{7656 }
\DoxyCodeLine{7657 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{7658 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Pos           (0U)}}
\DoxyCodeLine{7659 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Msk           (0x1UL << RCC\_APB2RSTR\_SYSCFGRST\_Pos)}}
\DoxyCodeLine{7660 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST               RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{7661 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Pos             (11U)}}
\DoxyCodeLine{7662 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_TIM1RST\_Pos)}}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST                 RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Pos             (12U)}}
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_SPI1RST\_Pos)}}
\DoxyCodeLine{7666 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST                 RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{7667 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Pos             (13U)}}
\DoxyCodeLine{7668 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Msk             (0x1UL << RCC\_APB2RSTR\_TIM8RST\_Pos)}}
\DoxyCodeLine{7669 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST                 RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{7670 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Pos           (14U)}}
\DoxyCodeLine{7671 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_USART1RST\_Pos)}}
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST               RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST\_Pos            (16U)}}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM15RST\_Pos)}}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST                RCC\_APB2RSTR\_TIM15RST\_Msk}}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST\_Pos            (17U)}}
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM16RST\_Pos)}}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST                RCC\_APB2RSTR\_TIM16RST\_Msk}}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST\_Pos            (18U)}}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST\_Msk            (0x1UL << RCC\_APB2RSTR\_TIM17RST\_Pos)}}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST                RCC\_APB2RSTR\_TIM17RST\_Msk}}
\DoxyCodeLine{7682 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Pos             (21U)}}
\DoxyCodeLine{7683 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_SAI1RST\_Pos)}}
\DoxyCodeLine{7684 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST                 RCC\_APB2RSTR\_SAI1RST\_Msk}}
\DoxyCodeLine{7685 }
\DoxyCodeLine{7686 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Pos               (0U)}}
\DoxyCodeLine{7688 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Msk               (0x1UL << RCC\_AHB1ENR\_DMA1EN\_Pos) }}
\DoxyCodeLine{7689 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN                   RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{7690 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Pos               (1U)}}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Msk               (0x1UL << RCC\_AHB1ENR\_DMA2EN\_Pos) }}
\DoxyCodeLine{7692 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN                   RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{7693 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMAMUX1EN\_Pos            (2U)}}
\DoxyCodeLine{7694 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMAMUX1EN\_Msk            (0x1UL << RCC\_AHB1ENR\_DMAMUX1EN\_Pos)}}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMAMUX1EN                RCC\_AHB1ENR\_DMAMUX1EN\_Msk}}
\DoxyCodeLine{7696 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CORDICEN\_Pos             (3U)}}
\DoxyCodeLine{7697 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CORDICEN\_Msk             (0x1UL << RCC\_AHB1ENR\_CORDICEN\_Pos)}}
\DoxyCodeLine{7698 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CORDICEN                 RCC\_AHB1ENR\_CORDICEN\_Msk}}
\DoxyCodeLine{7699 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FMACEN\_Pos               (4U)}}
\DoxyCodeLine{7700 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FMACEN\_Msk               (0x1UL << RCC\_AHB1ENR\_FMACEN\_Pos)  }}
\DoxyCodeLine{7701 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FMACEN                   RCC\_AHB1ENR\_FMACEN\_Msk}}
\DoxyCodeLine{7702 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FLASHEN\_Pos              (8U)}}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FLASHEN\_Msk              (0x1UL << RCC\_AHB1ENR\_FLASHEN\_Pos)}}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_FLASHEN                  RCC\_AHB1ENR\_FLASHEN\_Msk}}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Pos                (12U)}}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Msk                (0x1UL << RCC\_AHB1ENR\_CRCEN\_Pos)  }}
\DoxyCodeLine{7707 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN                    RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{7708 }
\DoxyCodeLine{7709 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{7710 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOAEN\_Pos              (0U)}}
\DoxyCodeLine{7711 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOAEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOAEN\_Pos)}}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOAEN                  RCC\_AHB2ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOBEN\_Pos              (1U)}}
\DoxyCodeLine{7714 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOBEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOBEN\_Pos)}}
\DoxyCodeLine{7715 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOBEN                  RCC\_AHB2ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{7716 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOCEN\_Pos              (2U)}}
\DoxyCodeLine{7717 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOCEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOCEN\_Pos)}}
\DoxyCodeLine{7718 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOCEN                  RCC\_AHB2ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{7719 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIODEN\_Pos              (3U)}}
\DoxyCodeLine{7720 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIODEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIODEN\_Pos)}}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIODEN                  RCC\_AHB2ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{7722 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOEEN\_Pos              (4U)}}
\DoxyCodeLine{7723 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOEEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOEEN\_Pos)}}
\DoxyCodeLine{7724 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOEEN                  RCC\_AHB2ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOFEN\_Pos              (5U)}}
\DoxyCodeLine{7726 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOFEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOFEN\_Pos)}}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOFEN                  RCC\_AHB2ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{7728 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOGEN\_Pos              (6U)}}
\DoxyCodeLine{7729 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOGEN\_Msk              (0x1UL << RCC\_AHB2ENR\_GPIOGEN\_Pos)}}
\DoxyCodeLine{7730 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_GPIOGEN                  RCC\_AHB2ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{7731 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC12EN\_Pos              (13U)}}
\DoxyCodeLine{7732 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC12EN\_Msk              (0x1UL << RCC\_AHB2ENR\_ADC12EN\_Pos)  }}
\DoxyCodeLine{7733 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_ADC12EN                  RCC\_AHB2ENR\_ADC12EN\_Msk}}
\DoxyCodeLine{7734 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC1EN\_Pos               (16U)}}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC1EN\_Msk               (0x1UL << RCC\_AHB2ENR\_DAC1EN\_Pos)  }}
\DoxyCodeLine{7736 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC1EN                   RCC\_AHB2ENR\_DAC1EN\_Msk}}
\DoxyCodeLine{7737 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC3EN\_Pos               (18U)}}
\DoxyCodeLine{7738 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC3EN\_Msk               (0x1UL << RCC\_AHB2ENR\_DAC3EN\_Pos)  }}
\DoxyCodeLine{7739 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DAC3EN                   RCC\_AHB2ENR\_DAC3EN\_Msk}}
\DoxyCodeLine{7740 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Pos                (26U)}}
\DoxyCodeLine{7741 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Msk                (0x1UL << RCC\_AHB2ENR\_RNGEN\_Pos)  }}
\DoxyCodeLine{7742 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN                    RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{7743 }
\DoxyCodeLine{7744 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  ***************/}}
\DoxyCodeLine{7745 }
\DoxyCodeLine{7746 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR1 register  ***************/}}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM2EN\_Pos              (0U)}}
\DoxyCodeLine{7748 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM2EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM2EN\_Pos)}}
\DoxyCodeLine{7749 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM2EN                  RCC\_APB1ENR1\_TIM2EN\_Msk}}
\DoxyCodeLine{7750 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM3EN\_Pos              (1U)}}
\DoxyCodeLine{7751 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM3EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM3EN\_Pos)}}
\DoxyCodeLine{7752 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM3EN                  RCC\_APB1ENR1\_TIM3EN\_Msk}}
\DoxyCodeLine{7753 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM4EN\_Pos              (2U)}}
\DoxyCodeLine{7754 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM4EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM4EN\_Pos)}}
\DoxyCodeLine{7755 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM4EN                  RCC\_APB1ENR1\_TIM4EN\_Msk}}
\DoxyCodeLine{7756 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM6EN\_Pos              (4U)}}
\DoxyCodeLine{7757 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM6EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM6EN\_Pos)}}
\DoxyCodeLine{7758 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM6EN                  RCC\_APB1ENR1\_TIM6EN\_Msk}}
\DoxyCodeLine{7759 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM7EN\_Pos              (5U)}}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM7EN\_Msk              (0x1UL << RCC\_APB1ENR1\_TIM7EN\_Pos)}}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_TIM7EN                  RCC\_APB1ENR1\_TIM7EN\_Msk}}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_CRSEN\_Pos               (8U)}}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_CRSEN\_Msk               (0x1UL << RCC\_APB1ENR1\_CRSEN\_Pos) }}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_CRSEN                   RCC\_APB1ENR1\_CRSEN\_Msk}}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_RTCAPBEN\_Pos            (10U)}}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_RTCAPBEN\_Msk            (0x1UL << RCC\_APB1ENR1\_RTCAPBEN\_Pos)}}
\DoxyCodeLine{7767 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_RTCAPBEN                RCC\_APB1ENR1\_RTCAPBEN\_Msk}}
\DoxyCodeLine{7768 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_WWDGEN\_Pos              (11U)}}
\DoxyCodeLine{7769 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_WWDGEN\_Msk              (0x1UL << RCC\_APB1ENR1\_WWDGEN\_Pos)}}
\DoxyCodeLine{7770 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_WWDGEN                  RCC\_APB1ENR1\_WWDGEN\_Msk}}
\DoxyCodeLine{7771 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI2EN\_Pos              (14U)}}
\DoxyCodeLine{7772 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI2EN\_Msk              (0x1UL << RCC\_APB1ENR1\_SPI2EN\_Pos)}}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI2EN                  RCC\_APB1ENR1\_SPI2EN\_Msk}}
\DoxyCodeLine{7774 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI3EN\_Pos              (15U)}}
\DoxyCodeLine{7775 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI3EN\_Msk              (0x1UL << RCC\_APB1ENR1\_SPI3EN\_Pos)}}
\DoxyCodeLine{7776 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_SPI3EN                  RCC\_APB1ENR1\_SPI3EN\_Msk}}
\DoxyCodeLine{7777 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART2EN\_Pos            (17U)}}
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART2EN\_Msk            (0x1UL << RCC\_APB1ENR1\_USART2EN\_Pos)}}
\DoxyCodeLine{7779 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART2EN                RCC\_APB1ENR1\_USART2EN\_Msk}}
\DoxyCodeLine{7780 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART3EN\_Pos            (18U)}}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART3EN\_Msk            (0x1UL << RCC\_APB1ENR1\_USART3EN\_Pos)}}
\DoxyCodeLine{7782 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USART3EN                RCC\_APB1ENR1\_USART3EN\_Msk}}
\DoxyCodeLine{7783 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART4EN\_Pos             (19U)}}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART4EN\_Msk             (0x1UL << RCC\_APB1ENR1\_UART4EN\_Pos)}}
\DoxyCodeLine{7785 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_UART4EN                 RCC\_APB1ENR1\_UART4EN\_Msk}}
\DoxyCodeLine{7786 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C1EN\_Pos              (21U)}}
\DoxyCodeLine{7787 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C1EN\_Msk              (0x1UL << RCC\_APB1ENR1\_I2C1EN\_Pos)}}
\DoxyCodeLine{7788 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C1EN                  RCC\_APB1ENR1\_I2C1EN\_Msk}}
\DoxyCodeLine{7789 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C2EN\_Pos              (22U)}}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C2EN\_Msk              (0x1UL << RCC\_APB1ENR1\_I2C2EN\_Pos)}}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C2EN                  RCC\_APB1ENR1\_I2C2EN\_Msk}}
\DoxyCodeLine{7792 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USBEN\_Pos               (23U)}}
\DoxyCodeLine{7793 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USBEN\_Msk               (0x1UL << RCC\_APB1ENR1\_USBEN\_Pos)}}
\DoxyCodeLine{7794 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_USBEN                   RCC\_APB1ENR1\_USBEN\_Msk}}
\DoxyCodeLine{7795 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_FDCANEN\_Pos             (25U)}}
\DoxyCodeLine{7796 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_FDCANEN\_Msk             (0x1UL << RCC\_APB1ENR1\_FDCANEN\_Pos)}}
\DoxyCodeLine{7797 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_FDCANEN                 RCC\_APB1ENR1\_FDCANEN\_Msk}}
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_PWREN\_Pos               (28U)}}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_PWREN\_Msk               (0x1UL << RCC\_APB1ENR1\_PWREN\_Pos) }}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_PWREN                   RCC\_APB1ENR1\_PWREN\_Msk}}
\DoxyCodeLine{7801 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C3EN\_Pos              (30U)}}
\DoxyCodeLine{7802 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C3EN\_Msk              (0x1UL << RCC\_APB1ENR1\_I2C3EN\_Pos)}}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_I2C3EN                  RCC\_APB1ENR1\_I2C3EN\_Msk}}
\DoxyCodeLine{7804 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_LPTIM1EN\_Pos            (31U)}}
\DoxyCodeLine{7805 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_LPTIM1EN\_Msk            (0x1UL << RCC\_APB1ENR1\_LPTIM1EN\_Pos)}}
\DoxyCodeLine{7806 \textcolor{preprocessor}{\#define RCC\_APB1ENR1\_LPTIM1EN                RCC\_APB1ENR1\_LPTIM1EN\_Msk}}
\DoxyCodeLine{7807 }
\DoxyCodeLine{7808 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR2 register  **************/}}
\DoxyCodeLine{7809 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_LPUART1EN\_Pos           (0U)}}
\DoxyCodeLine{7810 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_LPUART1EN\_Msk           (0x1UL << RCC\_APB1ENR2\_LPUART1EN\_Pos)}}
\DoxyCodeLine{7811 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_LPUART1EN               RCC\_APB1ENR2\_LPUART1EN\_Msk}}
\DoxyCodeLine{7812 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_UCPD1EN\_Pos             (8U)}}
\DoxyCodeLine{7813 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_UCPD1EN\_Msk             (0x1UL << RCC\_APB1ENR2\_UCPD1EN\_Pos)}}
\DoxyCodeLine{7814 \textcolor{preprocessor}{\#define RCC\_APB1ENR2\_UCPD1EN                 RCC\_APB1ENR2\_UCPD1EN\_Msk}}
\DoxyCodeLine{7815 }
\DoxyCodeLine{7816 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{7817 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Pos             (0U)}}
\DoxyCodeLine{7818 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Msk             (0x1UL << RCC\_APB2ENR\_SYSCFGEN\_Pos)}}
\DoxyCodeLine{7819 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN                 RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{7820 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Pos               (11U)}}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Msk               (0x1UL << RCC\_APB2ENR\_TIM1EN\_Pos) }}
\DoxyCodeLine{7822 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN                   RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{7823 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Pos               (12U)}}
\DoxyCodeLine{7824 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Msk               (0x1UL << RCC\_APB2ENR\_SPI1EN\_Pos) }}
\DoxyCodeLine{7825 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN                   RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{7826 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Pos               (13U)}}
\DoxyCodeLine{7827 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Msk               (0x1UL << RCC\_APB2ENR\_TIM8EN\_Pos) }}
\DoxyCodeLine{7828 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN                   RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{7829 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Pos             (14U)}}
\DoxyCodeLine{7830 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Msk             (0x1UL << RCC\_APB2ENR\_USART1EN\_Pos)}}
\DoxyCodeLine{7831 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN                 RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{7832 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN\_Pos              (16U)}}
\DoxyCodeLine{7833 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM15EN\_Pos)}}
\DoxyCodeLine{7834 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN                  RCC\_APB2ENR\_TIM15EN\_Msk}}
\DoxyCodeLine{7835 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN\_Pos              (17U)}}
\DoxyCodeLine{7836 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM16EN\_Pos)}}
\DoxyCodeLine{7837 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN                  RCC\_APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{7838 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN\_Pos              (18U)}}
\DoxyCodeLine{7839 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN\_Msk              (0x1UL << RCC\_APB2ENR\_TIM17EN\_Pos)}}
\DoxyCodeLine{7840 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN                  RCC\_APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{7841 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Pos               (21U)}}
\DoxyCodeLine{7842 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Msk               (0x1UL << RCC\_APB2ENR\_SAI1EN\_Pos)}}
\DoxyCodeLine{7843 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN                   RCC\_APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{7844 }
\DoxyCodeLine{7845 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1SMENR register  ***************/}}
\DoxyCodeLine{7846 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA1SMEN\_Pos           (0U)}}
\DoxyCodeLine{7847 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA1SMEN\_Msk           (0x1UL << RCC\_AHB1SMENR\_DMA1SMEN\_Pos)}}
\DoxyCodeLine{7848 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA1SMEN               RCC\_AHB1SMENR\_DMA1SMEN\_Msk}}
\DoxyCodeLine{7849 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA2SMEN\_Pos           (1U)}}
\DoxyCodeLine{7850 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA2SMEN\_Msk           (0x1UL << RCC\_AHB1SMENR\_DMA2SMEN\_Pos)}}
\DoxyCodeLine{7851 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMA2SMEN               RCC\_AHB1SMENR\_DMA2SMEN\_Msk}}
\DoxyCodeLine{7852 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos        (2U)}}
\DoxyCodeLine{7853 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk        (0x1UL << RCC\_AHB1SMENR\_DMAMUX1SMEN\_Pos)}}
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_DMAMUX1SMEN            RCC\_AHB1SMENR\_DMAMUX1SMEN\_Msk}}
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CORDICSMEN\_Pos         (3U)}}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CORDICSMEN\_Msk         (0x1UL << RCC\_AHB1SMENR\_CORDICSMEN\_Pos)}}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CORDICSMEN             RCC\_AHB1SMENR\_CORDICSMEN\_Msk}}
\DoxyCodeLine{7858 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FMACSMEN\_Pos           (4U)}}
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FMACSMEN\_Msk           (0x1UL << RCC\_AHB1SMENR\_FMACSMEN\_Pos)  }}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FMACSMEN               RCC\_AHB1SMENR\_FMACSMEN\_Msk}}
\DoxyCodeLine{7861 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FLASHSMEN\_Pos          (8U)}}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FLASHSMEN\_Msk          (0x1UL << RCC\_AHB1SMENR\_FLASHSMEN\_Pos)}}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_FLASHSMEN              RCC\_AHB1SMENR\_FLASHSMEN\_Msk}}
\DoxyCodeLine{7864 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_SRAM1SMEN\_Pos          (9U)}}
\DoxyCodeLine{7865 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_SRAM1SMEN\_Msk          (0x1UL << RCC\_AHB1SMENR\_SRAM1SMEN\_Pos)}}
\DoxyCodeLine{7866 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_SRAM1SMEN              RCC\_AHB1SMENR\_SRAM1SMEN\_Msk}}
\DoxyCodeLine{7867 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CRCSMEN\_Pos            (12U)}}
\DoxyCodeLine{7868 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CRCSMEN\_Msk            (0x1UL << RCC\_AHB1SMENR\_CRCSMEN\_Pos)}}
\DoxyCodeLine{7869 \textcolor{preprocessor}{\#define RCC\_AHB1SMENR\_CRCSMEN                RCC\_AHB1SMENR\_CRCSMEN\_Msk}}
\DoxyCodeLine{7870 }
\DoxyCodeLine{7871 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2SMENR register  *************/}}
\DoxyCodeLine{7872 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOASMEN\_Pos          (0U)}}
\DoxyCodeLine{7873 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOASMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOASMEN\_Pos)}}
\DoxyCodeLine{7874 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOASMEN              RCC\_AHB2SMENR\_GPIOASMEN\_Msk}}
\DoxyCodeLine{7875 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOBSMEN\_Pos          (1U)}}
\DoxyCodeLine{7876 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOBSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOBSMEN\_Pos)}}
\DoxyCodeLine{7877 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOBSMEN              RCC\_AHB2SMENR\_GPIOBSMEN\_Msk}}
\DoxyCodeLine{7878 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOCSMEN\_Pos          (2U)}}
\DoxyCodeLine{7879 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOCSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOCSMEN\_Pos)}}
\DoxyCodeLine{7880 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOCSMEN              RCC\_AHB2SMENR\_GPIOCSMEN\_Msk}}
\DoxyCodeLine{7881 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIODSMEN\_Pos          (3U)}}
\DoxyCodeLine{7882 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIODSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIODSMEN\_Pos)}}
\DoxyCodeLine{7883 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIODSMEN              RCC\_AHB2SMENR\_GPIODSMEN\_Msk}}
\DoxyCodeLine{7884 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOESMEN\_Pos          (4U)}}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOESMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOESMEN\_Pos)}}
\DoxyCodeLine{7886 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOESMEN              RCC\_AHB2SMENR\_GPIOESMEN\_Msk}}
\DoxyCodeLine{7887 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOFSMEN\_Pos          (5U)}}
\DoxyCodeLine{7888 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOFSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOFSMEN\_Pos)}}
\DoxyCodeLine{7889 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOFSMEN              RCC\_AHB2SMENR\_GPIOFSMEN\_Msk}}
\DoxyCodeLine{7890 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOGSMEN\_Pos          (6U)}}
\DoxyCodeLine{7891 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOGSMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_GPIOGSMEN\_Pos)}}
\DoxyCodeLine{7892 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_GPIOGSMEN              RCC\_AHB2SMENR\_GPIOGSMEN\_Msk}}
\DoxyCodeLine{7893 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos        (9U)}}
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk        (0x1UL << RCC\_AHB2SMENR\_CCMSRAMSMEN\_Pos)  }}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_CCMSRAMSMEN            RCC\_AHB2SMENR\_CCMSRAMSMEN\_Msk}}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_SRAM2SMEN\_Pos          (10U)}}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_SRAM2SMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_SRAM2SMEN\_Pos)}}
\DoxyCodeLine{7898 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_SRAM2SMEN              RCC\_AHB2SMENR\_SRAM2SMEN\_Msk}}
\DoxyCodeLine{7899 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC12SMEN\_Pos          (13U)}}
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC12SMEN\_Msk          (0x1UL << RCC\_AHB2SMENR\_ADC12SMEN\_Pos)}}
\DoxyCodeLine{7901 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_ADC12SMEN              RCC\_AHB2SMENR\_ADC12SMEN\_Msk}}
\DoxyCodeLine{7902 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC1SMEN\_Pos           (16U)}}
\DoxyCodeLine{7903 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC1SMEN\_Msk           (0x1UL << RCC\_AHB2SMENR\_DAC1SMEN\_Pos)}}
\DoxyCodeLine{7904 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC1SMEN               RCC\_AHB2SMENR\_DAC1SMEN\_Msk}}
\DoxyCodeLine{7905 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC3SMEN\_Pos           (18U)}}
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC3SMEN\_Msk           (0x1UL << RCC\_AHB2SMENR\_DAC3SMEN\_Pos)}}
\DoxyCodeLine{7907 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_DAC3SMEN               RCC\_AHB2SMENR\_DAC3SMEN\_Msk}}
\DoxyCodeLine{7908 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_RNGSMEN\_Pos            (26U)}}
\DoxyCodeLine{7909 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_RNGSMEN\_Msk            (0x1UL << RCC\_AHB2SMENR\_RNGSMEN\_Pos)}}
\DoxyCodeLine{7910 \textcolor{preprocessor}{\#define RCC\_AHB2SMENR\_RNGSMEN                RCC\_AHB2SMENR\_RNGSMEN\_Msk}}
\DoxyCodeLine{7911 }
\DoxyCodeLine{7912 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3SMENR register  *************/}}
\DoxyCodeLine{7913 }
\DoxyCodeLine{7914 \textcolor{comment}{/********************  Bit definition for RCC\_APB1SMENR1 register  *************/}}
\DoxyCodeLine{7915 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM2SMEN\_Pos          (0U)}}
\DoxyCodeLine{7916 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM2SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM2SMEN\_Pos)}}
\DoxyCodeLine{7917 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM2SMEN              RCC\_APB1SMENR1\_TIM2SMEN\_Msk}}
\DoxyCodeLine{7918 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM3SMEN\_Pos          (1U)}}
\DoxyCodeLine{7919 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM3SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM3SMEN\_Pos)}}
\DoxyCodeLine{7920 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM3SMEN              RCC\_APB1SMENR1\_TIM3SMEN\_Msk}}
\DoxyCodeLine{7921 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM4SMEN\_Pos          (2U)}}
\DoxyCodeLine{7922 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM4SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM4SMEN\_Pos)}}
\DoxyCodeLine{7923 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM4SMEN              RCC\_APB1SMENR1\_TIM4SMEN\_Msk}}
\DoxyCodeLine{7924 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM6SMEN\_Pos          (4U)}}
\DoxyCodeLine{7925 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM6SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM6SMEN\_Pos)}}
\DoxyCodeLine{7926 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM6SMEN              RCC\_APB1SMENR1\_TIM6SMEN\_Msk}}
\DoxyCodeLine{7927 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM7SMEN\_Pos          (5U)}}
\DoxyCodeLine{7928 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM7SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_TIM7SMEN\_Pos)}}
\DoxyCodeLine{7929 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_TIM7SMEN              RCC\_APB1SMENR1\_TIM7SMEN\_Msk}}
\DoxyCodeLine{7930 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_CRSSMEN\_Pos           (8U)}}
\DoxyCodeLine{7931 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_CRSSMEN\_Msk           (0x1UL << RCC\_APB1SMENR1\_CRSSMEN\_Pos)}}
\DoxyCodeLine{7932 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_CRSSMEN               RCC\_APB1SMENR1\_CRSSMEN\_Msk}}
\DoxyCodeLine{7933 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos        (10U)}}
\DoxyCodeLine{7934 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_RTCAPBSMEN\_Pos)}}
\DoxyCodeLine{7935 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_RTCAPBSMEN            RCC\_APB1SMENR1\_RTCAPBSMEN\_Msk}}
\DoxyCodeLine{7936 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_WWDGSMEN\_Pos          (11U)}}
\DoxyCodeLine{7937 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_WWDGSMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_WWDGSMEN\_Pos)}}
\DoxyCodeLine{7938 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_WWDGSMEN              RCC\_APB1SMENR1\_WWDGSMEN\_Msk}}
\DoxyCodeLine{7939 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI2SMEN\_Pos          (14U)}}
\DoxyCodeLine{7940 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI2SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_SPI2SMEN\_Pos)}}
\DoxyCodeLine{7941 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI2SMEN              RCC\_APB1SMENR1\_SPI2SMEN\_Msk}}
\DoxyCodeLine{7942 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI3SMEN\_Pos          (15U)}}
\DoxyCodeLine{7943 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI3SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_SPI3SMEN\_Pos)}}
\DoxyCodeLine{7944 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_SPI3SMEN              RCC\_APB1SMENR1\_SPI3SMEN\_Msk}}
\DoxyCodeLine{7945 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART2SMEN\_Pos        (17U)}}
\DoxyCodeLine{7946 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART2SMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_USART2SMEN\_Pos)}}
\DoxyCodeLine{7947 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART2SMEN            RCC\_APB1SMENR1\_USART2SMEN\_Msk}}
\DoxyCodeLine{7948 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART3SMEN\_Pos        (18U)}}
\DoxyCodeLine{7949 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART3SMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_USART3SMEN\_Pos)}}
\DoxyCodeLine{7950 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USART3SMEN            RCC\_APB1SMENR1\_USART3SMEN\_Msk}}
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART4SMEN\_Pos         (19U)}}
\DoxyCodeLine{7952 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART4SMEN\_Msk         (0x1UL << RCC\_APB1SMENR1\_UART4SMEN\_Pos)}}
\DoxyCodeLine{7953 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_UART4SMEN             RCC\_APB1SMENR1\_UART4SMEN\_Msk}}
\DoxyCodeLine{7954 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C1SMEN\_Pos          (21U)}}
\DoxyCodeLine{7955 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C1SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_I2C1SMEN\_Pos)}}
\DoxyCodeLine{7956 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C1SMEN              RCC\_APB1SMENR1\_I2C1SMEN\_Msk}}
\DoxyCodeLine{7957 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C2SMEN\_Pos          (22U)}}
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C2SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_I2C2SMEN\_Pos)}}
\DoxyCodeLine{7959 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C2SMEN              RCC\_APB1SMENR1\_I2C2SMEN\_Msk}}
\DoxyCodeLine{7960 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USBSMEN\_Pos           (23U)}}
\DoxyCodeLine{7961 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USBSMEN\_Msk           (0x1UL << RCC\_APB1SMENR1\_USBSMEN\_Pos)}}
\DoxyCodeLine{7962 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_USBSMEN               RCC\_APB1SMENR1\_USBSMEN\_Msk}}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_FDCANSMEN\_Pos         (25U)}}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_FDCANSMEN\_Msk         (0x1UL << RCC\_APB1SMENR1\_FDCANSMEN\_Pos)}}
\DoxyCodeLine{7965 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_FDCANSMEN             RCC\_APB1SMENR1\_FDCANSMEN\_Msk}}
\DoxyCodeLine{7966 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_PWRSMEN\_Pos           (28U)}}
\DoxyCodeLine{7967 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_PWRSMEN\_Msk           (0x1UL << RCC\_APB1SMENR1\_PWRSMEN\_Pos)}}
\DoxyCodeLine{7968 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_PWRSMEN               RCC\_APB1SMENR1\_PWRSMEN\_Msk}}
\DoxyCodeLine{7969 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C3SMEN\_Pos          (30U)}}
\DoxyCodeLine{7970 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C3SMEN\_Msk          (0x1UL << RCC\_APB1SMENR1\_I2C3SMEN\_Pos)}}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_I2C3SMEN              RCC\_APB1SMENR1\_I2C3SMEN\_Msk}}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos        (31U)}}
\DoxyCodeLine{7973 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk        (0x1UL << RCC\_APB1SMENR1\_LPTIM1SMEN\_Pos)}}
\DoxyCodeLine{7974 \textcolor{preprocessor}{\#define RCC\_APB1SMENR1\_LPTIM1SMEN            RCC\_APB1SMENR1\_LPTIM1SMEN\_Msk}}
\DoxyCodeLine{7975 }
\DoxyCodeLine{7976 \textcolor{comment}{/********************  Bit definition for RCC\_APB1SMENR2 register  *************/}}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_LPUART1SMEN\_Pos       (0U)}}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_LPUART1SMEN\_Msk       (0x1UL << RCC\_APB1SMENR2\_LPUART1SMEN\_Pos)}}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_LPUART1SMEN           RCC\_APB1SMENR2\_LPUART1SMEN\_Msk}}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_UCPD1SMEN\_Pos         (8U)}}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_UCPD1SMEN\_Msk         (0x1UL << RCC\_APB1SMENR2\_UCPD1SMEN\_Pos)}}
\DoxyCodeLine{7982 \textcolor{preprocessor}{\#define RCC\_APB1SMENR2\_UCPD1SMEN             RCC\_APB1SMENR2\_UCPD1SMEN\_Msk}}
\DoxyCodeLine{7983 }
\DoxyCodeLine{7984 \textcolor{comment}{/********************  Bit definition for RCC\_APB2SMENR register  *************/}}
\DoxyCodeLine{7985 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SYSCFGSMEN\_Pos         (0U)}}
\DoxyCodeLine{7986 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SYSCFGSMEN\_Msk         (0x1UL << RCC\_APB2SMENR\_SYSCFGSMEN\_Pos)}}
\DoxyCodeLine{7987 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SYSCFGSMEN             RCC\_APB2SMENR\_SYSCFGSMEN\_Msk}}
\DoxyCodeLine{7988 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM1SMEN\_Pos           (11U)}}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM1SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_TIM1SMEN\_Pos)}}
\DoxyCodeLine{7990 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM1SMEN               RCC\_APB2SMENR\_TIM1SMEN\_Msk}}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI1SMEN\_Pos           (12U)}}
\DoxyCodeLine{7992 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI1SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_SPI1SMEN\_Pos)}}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SPI1SMEN               RCC\_APB2SMENR\_SPI1SMEN\_Msk}}
\DoxyCodeLine{7994 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM8SMEN\_Pos           (13U)}}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM8SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_TIM8SMEN\_Pos)}}
\DoxyCodeLine{7996 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM8SMEN               RCC\_APB2SMENR\_TIM8SMEN\_Msk}}
\DoxyCodeLine{7997 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_USART1SMEN\_Pos         (14U)}}
\DoxyCodeLine{7998 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_USART1SMEN\_Msk         (0x1UL << RCC\_APB2SMENR\_USART1SMEN\_Pos)}}
\DoxyCodeLine{7999 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_USART1SMEN             RCC\_APB2SMENR\_USART1SMEN\_Msk}}
\DoxyCodeLine{8000 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM15SMEN\_Pos          (16U)}}
\DoxyCodeLine{8001 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM15SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM15SMEN\_Pos)}}
\DoxyCodeLine{8002 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM15SMEN              RCC\_APB2SMENR\_TIM15SMEN\_Msk}}
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM16SMEN\_Pos          (17U)}}
\DoxyCodeLine{8004 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM16SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM16SMEN\_Pos)}}
\DoxyCodeLine{8005 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM16SMEN              RCC\_APB2SMENR\_TIM16SMEN\_Msk}}
\DoxyCodeLine{8006 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM17SMEN\_Pos          (18U)}}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM17SMEN\_Msk          (0x1UL << RCC\_APB2SMENR\_TIM17SMEN\_Pos)}}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_TIM17SMEN              RCC\_APB2SMENR\_TIM17SMEN\_Msk}}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SAI1SMEN\_Pos           (21U)}}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SAI1SMEN\_Msk           (0x1UL << RCC\_APB2SMENR\_SAI1SMEN\_Pos)}}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define RCC\_APB2SMENR\_SAI1SMEN               RCC\_APB2SMENR\_SAI1SMEN\_Msk}}
\DoxyCodeLine{8012 }
\DoxyCodeLine{8013 \textcolor{comment}{/********************  Bit definition for RCC\_CCIPR register  ******************/}}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_Pos              (0U)}}
\DoxyCodeLine{8015 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_Msk              (0x3UL << RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{8016 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL                  RCC\_CCIPR\_USART1SEL\_Msk}}
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_0                (0x1UL << RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART1SEL\_1                (0x2UL << RCC\_CCIPR\_USART1SEL\_Pos)}}
\DoxyCodeLine{8020 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_Pos              (2U)}}
\DoxyCodeLine{8021 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_Msk              (0x3UL << RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{8022 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL                  RCC\_CCIPR\_USART2SEL\_Msk}}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_0                (0x1UL << RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{8024 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART2SEL\_1                (0x2UL << RCC\_CCIPR\_USART2SEL\_Pos)}}
\DoxyCodeLine{8026 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_Pos              (4U)}}
\DoxyCodeLine{8027 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_Msk              (0x3UL << RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{8028 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL                  RCC\_CCIPR\_USART3SEL\_Msk}}
\DoxyCodeLine{8029 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_0                (0x1UL << RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{8030 \textcolor{preprocessor}{\#define RCC\_CCIPR\_USART3SEL\_1                (0x2UL << RCC\_CCIPR\_USART3SEL\_Pos)}}
\DoxyCodeLine{8032 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_Pos               (6U)}}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_Msk               (0x3UL << RCC\_CCIPR\_UART4SEL\_Pos) }}
\DoxyCodeLine{8034 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL                   RCC\_CCIPR\_UART4SEL\_Msk}}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_0                 (0x1UL << RCC\_CCIPR\_UART4SEL\_Pos) }}
\DoxyCodeLine{8036 \textcolor{preprocessor}{\#define RCC\_CCIPR\_UART4SEL\_1                 (0x2UL << RCC\_CCIPR\_UART4SEL\_Pos) }}
\DoxyCodeLine{8039 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_Pos             (10U)}}
\DoxyCodeLine{8040 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_Msk             (0x3UL << RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{8041 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL                 RCC\_CCIPR\_LPUART1SEL\_Msk}}
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_0               (0x1UL << RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPUART1SEL\_1               (0x2UL << RCC\_CCIPR\_LPUART1SEL\_Pos)}}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_Pos                (12U)}}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_Msk                (0x3UL << RCC\_CCIPR\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL                    RCC\_CCIPR\_I2C1SEL\_Msk}}
\DoxyCodeLine{8048 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_0                  (0x1UL << RCC\_CCIPR\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C1SEL\_1                  (0x2UL << RCC\_CCIPR\_I2C1SEL\_Pos)  }}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_Pos                (14U)}}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_Msk                (0x3UL << RCC\_CCIPR\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL                    RCC\_CCIPR\_I2C2SEL\_Msk}}
\DoxyCodeLine{8054 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_0                  (0x1UL << RCC\_CCIPR\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C2SEL\_1                  (0x2UL << RCC\_CCIPR\_I2C2SEL\_Pos)  }}
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_Pos                (16U)}}
\DoxyCodeLine{8058 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_Msk                (0x3UL << RCC\_CCIPR\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{8059 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL                    RCC\_CCIPR\_I2C3SEL\_Msk}}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_0                  (0x1UL << RCC\_CCIPR\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2C3SEL\_1                  (0x2UL << RCC\_CCIPR\_I2C3SEL\_Pos)  }}
\DoxyCodeLine{8063 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_Pos              (18U)}}
\DoxyCodeLine{8064 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_Msk              (0x3UL << RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL                  RCC\_CCIPR\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_0                (0x1UL << RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define RCC\_CCIPR\_LPTIM1SEL\_1                (0x2UL << RCC\_CCIPR\_LPTIM1SEL\_Pos)}}
\DoxyCodeLine{8069 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_Pos                (20U)}}
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_Msk                (0x3UL << RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{8071 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL                    RCC\_CCIPR\_SAI1SEL\_Msk}}
\DoxyCodeLine{8072 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_0                  (0x1UL << RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{8073 \textcolor{preprocessor}{\#define RCC\_CCIPR\_SAI1SEL\_1                  (0x2UL << RCC\_CCIPR\_SAI1SEL\_Pos)}}
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_Pos               (22U)}}
\DoxyCodeLine{8076 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_Msk               (0x3UL << RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{8077 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL                   RCC\_CCIPR\_I2S23SEL\_Msk}}
\DoxyCodeLine{8078 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_0                 (0x1UL << RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{8079 \textcolor{preprocessor}{\#define RCC\_CCIPR\_I2S23SEL\_1                 (0x2UL << RCC\_CCIPR\_I2S23SEL\_Pos)}}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_Pos               (24U)}}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_Msk               (0x3UL << RCC\_CCIPR\_FDCANSEL\_Pos) }}
\DoxyCodeLine{8083 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL                   RCC\_CCIPR\_FDCANSEL\_Msk}}
\DoxyCodeLine{8084 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_0                 (0x1UL << RCC\_CCIPR\_FDCANSEL\_Pos) }}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define RCC\_CCIPR\_FDCANSEL\_1                 (0x2UL << RCC\_CCIPR\_FDCANSEL\_Pos) }}
\DoxyCodeLine{8087 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_Pos               (26U)}}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_Msk               (0x3UL << RCC\_CCIPR\_CLK48SEL\_Pos) }}
\DoxyCodeLine{8089 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL                   RCC\_CCIPR\_CLK48SEL\_Msk}}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_0                 (0x1UL << RCC\_CCIPR\_CLK48SEL\_Pos) }}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define RCC\_CCIPR\_CLK48SEL\_1                 (0x2UL << RCC\_CCIPR\_CLK48SEL\_Pos) }}
\DoxyCodeLine{8093 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_Pos               (28U)}}
\DoxyCodeLine{8094 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_Msk               (0x3UL << RCC\_CCIPR\_ADC12SEL\_Pos)   }}
\DoxyCodeLine{8095 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL                   RCC\_CCIPR\_ADC12SEL\_Msk}}
\DoxyCodeLine{8096 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_0                 (0x1UL << RCC\_CCIPR\_ADC12SEL\_Pos)   }}
\DoxyCodeLine{8097 \textcolor{preprocessor}{\#define RCC\_CCIPR\_ADC12SEL\_1                 (0x2UL << RCC\_CCIPR\_ADC12SEL\_Pos)   }}
\DoxyCodeLine{8100 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{8101 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Pos                   (0U)}}
\DoxyCodeLine{8102 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Msk                   (0x1UL << RCC\_BDCR\_LSEON\_Pos)     }}
\DoxyCodeLine{8103 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON                       RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{8104 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Pos                  (1U)}}
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Msk                  (0x1UL << RCC\_BDCR\_LSERDY\_Pos)    }}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY                      RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{8107 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Pos                  (2U)}}
\DoxyCodeLine{8108 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Msk                  (0x1UL << RCC\_BDCR\_LSEBYP\_Pos)    }}
\DoxyCodeLine{8109 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP                      RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{8110 }
\DoxyCodeLine{8111 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Pos                  (3U)}}
\DoxyCodeLine{8112 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Msk                  (0x3UL << RCC\_BDCR\_LSEDRV\_Pos)    }}
\DoxyCodeLine{8113 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV                      RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{8114 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_0                    (0x1UL << RCC\_BDCR\_LSEDRV\_Pos)    }}
\DoxyCodeLine{8115 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_1                    (0x2UL << RCC\_BDCR\_LSEDRV\_Pos)    }}
\DoxyCodeLine{8117 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON\_Pos                (5U)}}
\DoxyCodeLine{8118 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON\_Msk                (0x1UL << RCC\_BDCR\_LSECSSON\_Pos)  }}
\DoxyCodeLine{8119 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON                    RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{8120 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD\_Pos                 (6U)}}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD\_Msk                 (0x1UL << RCC\_BDCR\_LSECSSD\_Pos)   }}
\DoxyCodeLine{8122 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD                     RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{8123 }
\DoxyCodeLine{8124 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Pos                  (8U)}}
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Msk                  (0x3UL << RCC\_BDCR\_RTCSEL\_Pos)    }}
\DoxyCodeLine{8126 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL                      RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_0                    (0x1UL << RCC\_BDCR\_RTCSEL\_Pos)    }}
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_1                    (0x2UL << RCC\_BDCR\_RTCSEL\_Pos)    }}
\DoxyCodeLine{8130 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Pos                   (15U)}}
\DoxyCodeLine{8131 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Msk                   (0x1UL << RCC\_BDCR\_RTCEN\_Pos)     }}
\DoxyCodeLine{8132 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN                       RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{8133 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Pos                   (16U)}}
\DoxyCodeLine{8134 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Msk                   (0x1UL << RCC\_BDCR\_BDRST\_Pos)     }}
\DoxyCodeLine{8135 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST                       RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{8136 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOEN\_Pos                  (24U)}}
\DoxyCodeLine{8137 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOEN\_Msk                  (0x1UL << RCC\_BDCR\_LSCOEN\_Pos)    }}
\DoxyCodeLine{8138 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOEN                      RCC\_BDCR\_LSCOEN\_Msk}}
\DoxyCodeLine{8139 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOSEL\_Pos                 (25U)}}
\DoxyCodeLine{8140 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOSEL\_Msk                 (0x1UL << RCC\_BDCR\_LSCOSEL\_Pos)   }}
\DoxyCodeLine{8141 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSCOSEL                     RCC\_BDCR\_LSCOSEL\_Msk}}
\DoxyCodeLine{8142 }
\DoxyCodeLine{8143 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{8144 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Pos                    (0U)}}
\DoxyCodeLine{8145 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Msk                    (0x1UL << RCC\_CSR\_LSION\_Pos)      }}
\DoxyCodeLine{8146 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION                        RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{8147 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Pos                   (1U)}}
\DoxyCodeLine{8148 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Msk                   (0x1UL << RCC\_CSR\_LSIRDY\_Pos)     }}
\DoxyCodeLine{8149 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY                       RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{8150 }
\DoxyCodeLine{8151 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Pos                     (23U)}}
\DoxyCodeLine{8152 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Msk                     (0x1UL << RCC\_CSR\_RMVF\_Pos)       }}
\DoxyCodeLine{8153 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF                         RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{8154 \textcolor{preprocessor}{\#define RCC\_CSR\_OBLRSTF\_Pos                  (25U)}}
\DoxyCodeLine{8155 \textcolor{preprocessor}{\#define RCC\_CSR\_OBLRSTF\_Msk                  (0x1UL << RCC\_CSR\_OBLRSTF\_Pos)    }}
\DoxyCodeLine{8156 \textcolor{preprocessor}{\#define RCC\_CSR\_OBLRSTF                      RCC\_CSR\_OBLRSTF\_Msk}}
\DoxyCodeLine{8157 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Pos                  (26U)}}
\DoxyCodeLine{8158 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Msk                  (0x1UL << RCC\_CSR\_PINRSTF\_Pos)    }}
\DoxyCodeLine{8159 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF                      RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{8160 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Pos                  (27U)}}
\DoxyCodeLine{8161 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Msk                  (0x1UL << RCC\_CSR\_BORRSTF\_Pos)    }}
\DoxyCodeLine{8162 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF                      RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{8163 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Pos                  (28U)}}
\DoxyCodeLine{8164 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Msk                  (0x1UL << RCC\_CSR\_SFTRSTF\_Pos)    }}
\DoxyCodeLine{8165 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF                      RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{8166 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Pos                 (29U)}}
\DoxyCodeLine{8167 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Msk                 (0x1UL << RCC\_CSR\_IWDGRSTF\_Pos)   }}
\DoxyCodeLine{8168 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF                     RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{8169 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Pos                 (30U)}}
\DoxyCodeLine{8170 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Msk                 (0x1UL << RCC\_CSR\_WWDGRSTF\_Pos)   }}
\DoxyCodeLine{8171 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF                     RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{8172 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Pos                 (31U)}}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Msk                 (0x1UL << RCC\_CSR\_LPWRRSTF\_Pos)   }}
\DoxyCodeLine{8174 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF                     RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{8175 }
\DoxyCodeLine{8176 \textcolor{comment}{/********************  Bit definition for RCC\_CRRCR register  *****************/}}
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48ON\_Pos                (0U)}}
\DoxyCodeLine{8178 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48ON\_Msk                (0x1UL << RCC\_CRRCR\_HSI48ON\_Pos)  }}
\DoxyCodeLine{8179 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48ON                    RCC\_CRRCR\_HSI48ON\_Msk}}
\DoxyCodeLine{8180 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48RDY\_Pos               (1U)}}
\DoxyCodeLine{8181 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48RDY\_Msk               (0x1UL << RCC\_CRRCR\_HSI48RDY\_Pos) }}
\DoxyCodeLine{8182 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48RDY                   RCC\_CRRCR\_HSI48RDY\_Msk}}
\DoxyCodeLine{8183 }
\DoxyCodeLine{8185 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_Pos               (7U)}}
\DoxyCodeLine{8186 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_Msk               (0x1FFUL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8187 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL                   RCC\_CRRCR\_HSI48CAL\_Msk             }}
\DoxyCodeLine{8188 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_0                 (0x001UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8189 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_1                 (0x002UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8190 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_2                 (0x004UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8191 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_3                 (0x008UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8192 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_4                 (0x010UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8193 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_5                 (0x020UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8194 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_6                 (0x040UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8195 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_7                 (0x080UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8196 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_8                 (0x100UL << RCC\_CRRCR\_HSI48CAL\_Pos)}}
\DoxyCodeLine{8198 \textcolor{comment}{/********************  Bit definition for RCC\_CCIPR2 register  ******************/}}
\DoxyCodeLine{8199 }
\DoxyCodeLine{8200 }
\DoxyCodeLine{8201 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8202 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8203 \textcolor{comment}{/*                                    RNG                                     */}}
\DoxyCodeLine{8204 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8205 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8206 \textcolor{comment}{/********************  Bits definition for RNG\_CR register  *******************/}}
\DoxyCodeLine{8207 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Pos    (2U)}}
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Msk    (0x1UL << RNG\_CR\_RNGEN\_Pos)                        }}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN        RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Pos       (3U)}}
\DoxyCodeLine{8211 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Msk       (0x1UL << RNG\_CR\_IE\_Pos)                           }}
\DoxyCodeLine{8212 \textcolor{preprocessor}{\#define RNG\_CR\_IE           RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{8213 \textcolor{preprocessor}{\#define RNG\_CR\_CED\_Pos      (5U)}}
\DoxyCodeLine{8214 \textcolor{preprocessor}{\#define RNG\_CR\_CED\_Msk      (0x1UL << RNG\_CR\_IE\_Pos)                           }}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define RNG\_CR\_CED          RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{8216 }
\DoxyCodeLine{8217 \textcolor{comment}{/********************  Bits definition for RNG\_SR register  *******************/}}
\DoxyCodeLine{8218 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Pos     (0U)}}
\DoxyCodeLine{8219 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Msk     (0x1UL << RNG\_SR\_DRDY\_Pos)                         }}
\DoxyCodeLine{8220 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY         RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Pos     (1U)}}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Msk     (0x1UL << RNG\_SR\_CECS\_Pos)                         }}
\DoxyCodeLine{8223 \textcolor{preprocessor}{\#define RNG\_SR\_CECS         RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{8224 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Pos     (2U)}}
\DoxyCodeLine{8225 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Msk     (0x1UL << RNG\_SR\_SECS\_Pos)                         }}
\DoxyCodeLine{8226 \textcolor{preprocessor}{\#define RNG\_SR\_SECS         RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{8227 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Pos     (5U)}}
\DoxyCodeLine{8228 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Msk     (0x1UL << RNG\_SR\_CEIS\_Pos)                         }}
\DoxyCodeLine{8229 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS         RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{8230 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Pos     (6U)}}
\DoxyCodeLine{8231 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Msk     (0x1UL << RNG\_SR\_SEIS\_Pos)                         }}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS         RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{8233 }
\DoxyCodeLine{8234 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8235 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8236 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{8237 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8238 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8239 }
\DoxyCodeLine{8240 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Pos                (22U)}}
\DoxyCodeLine{8242 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Msk                (0x1UL << RTC\_TR\_PM\_Pos)                  }}
\DoxyCodeLine{8243 \textcolor{preprocessor}{\#define RTC\_TR\_PM                    RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{8244 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Pos                (20U)}}
\DoxyCodeLine{8245 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Msk                (0x3UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{8246 \textcolor{preprocessor}{\#define RTC\_TR\_HT                    RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{8247 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                  (0x1UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                  (0x2UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{8249 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Pos                (16U)}}
\DoxyCodeLine{8250 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Msk                (0xFUL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define RTC\_TR\_HU                    RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                  (0x1UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{8253 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                  (0x2UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{8254 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                  (0x4UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{8255 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                  (0x8UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Pos               (12U)}}
\DoxyCodeLine{8257 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Msk               (0x7UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{8258 \textcolor{preprocessor}{\#define RTC\_TR\_MNT                   RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{8259 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                 (0x1UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                 (0x2UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{8261 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                 (0x4UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{8262 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Pos               (8U)}}
\DoxyCodeLine{8263 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Msk               (0xFUL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#define RTC\_TR\_MNU                   RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{8265 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                 (0x1UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{8266 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                 (0x2UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{8267 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                 (0x4UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{8268 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                 (0x8UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{8269 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Pos                (4U)}}
\DoxyCodeLine{8270 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Msk                (0x7UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{8271 \textcolor{preprocessor}{\#define RTC\_TR\_ST                    RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{8272 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                  (0x1UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{8273 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                  (0x2UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{8274 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                  (0x4UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{8275 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Pos                (0U)}}
\DoxyCodeLine{8276 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Msk                (0xFUL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{8277 \textcolor{preprocessor}{\#define RTC\_TR\_SU                    RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{8278 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                  (0x1UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{8279 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                  (0x2UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{8280 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                  (0x4UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                  (0x8UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{8283 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{8284 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Pos                (20U)}}
\DoxyCodeLine{8285 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Msk                (0xFUL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{8286 \textcolor{preprocessor}{\#define RTC\_DR\_YT                    RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{8287 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                  (0x1UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{8288 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                  (0x2UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{8289 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                  (0x4UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{8290 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                  (0x8UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{8291 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Pos                (16U)}}
\DoxyCodeLine{8292 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Msk                (0xFUL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{8293 \textcolor{preprocessor}{\#define RTC\_DR\_YU                    RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{8294 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                  (0x1UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{8295 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                  (0x2UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{8296 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                  (0x4UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{8297 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                  (0x8UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{8298 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Pos               (13U)}}
\DoxyCodeLine{8299 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Msk               (0x7UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{8300 \textcolor{preprocessor}{\#define RTC\_DR\_WDU                   RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{8301 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                 (0x1UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{8302 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                 (0x2UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{8303 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                 (0x4UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{8304 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Pos                (12U)}}
\DoxyCodeLine{8305 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Msk                (0x1UL << RTC\_DR\_MT\_Pos)                  }}
\DoxyCodeLine{8306 \textcolor{preprocessor}{\#define RTC\_DR\_MT                    RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{8307 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Pos                (8U)}}
\DoxyCodeLine{8308 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Msk                (0xFUL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{8309 \textcolor{preprocessor}{\#define RTC\_DR\_MU                    RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{8310 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                  (0x1UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{8311 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                  (0x2UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{8312 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                  (0x4UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{8313 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                  (0x8UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{8314 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Pos                (4U)}}
\DoxyCodeLine{8315 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Msk                (0x3UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{8316 \textcolor{preprocessor}{\#define RTC\_DR\_DT                    RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{8317 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                  (0x1UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{8318 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                  (0x2UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{8319 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Pos                (0U)}}
\DoxyCodeLine{8320 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Msk                (0xFUL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{8321 \textcolor{preprocessor}{\#define RTC\_DR\_DU                    RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{8322 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                  (0x1UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{8323 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                  (0x2UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{8324 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                  (0x4UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{8325 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                  (0x8UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{8327 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{8328 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Pos               (0U)}}
\DoxyCodeLine{8329 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Msk               (0xFFFFUL << RTC\_SSR\_SS\_Pos)              }}
\DoxyCodeLine{8330 \textcolor{preprocessor}{\#define RTC\_SSR\_SS                   RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{8331 }
\DoxyCodeLine{8332 \textcolor{comment}{/********************  Bits definition for RTC\_ICSR register  ******************/}}
\DoxyCodeLine{8333 \textcolor{preprocessor}{\#define RTC\_ICSR\_RECALPF\_Pos         (16U)}}
\DoxyCodeLine{8334 \textcolor{preprocessor}{\#define RTC\_ICSR\_RECALPF\_Msk         (0x1UL << RTC\_ICSR\_RECALPF\_Pos)           }}
\DoxyCodeLine{8335 \textcolor{preprocessor}{\#define RTC\_ICSR\_RECALPF             RTC\_ICSR\_RECALPF\_Msk}}
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define RTC\_ICSR\_INIT\_Pos            (7U)}}
\DoxyCodeLine{8337 \textcolor{preprocessor}{\#define RTC\_ICSR\_INIT\_Msk            (0x1UL << RTC\_ICSR\_INIT\_Pos)              }}
\DoxyCodeLine{8338 \textcolor{preprocessor}{\#define RTC\_ICSR\_INIT                RTC\_ICSR\_INIT\_Msk}}
\DoxyCodeLine{8339 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITF\_Pos           (6U)}}
\DoxyCodeLine{8340 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITF\_Msk           (0x1UL << RTC\_ICSR\_INITF\_Pos)             }}
\DoxyCodeLine{8341 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITF               RTC\_ICSR\_INITF\_Msk}}
\DoxyCodeLine{8342 \textcolor{preprocessor}{\#define RTC\_ICSR\_RSF\_Pos             (5U)}}
\DoxyCodeLine{8343 \textcolor{preprocessor}{\#define RTC\_ICSR\_RSF\_Msk             (0x1UL << RTC\_ICSR\_RSF\_Pos)               }}
\DoxyCodeLine{8344 \textcolor{preprocessor}{\#define RTC\_ICSR\_RSF                 RTC\_ICSR\_RSF\_Msk}}
\DoxyCodeLine{8345 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITS\_Pos           (4U)}}
\DoxyCodeLine{8346 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITS\_Msk           (0x1UL << RTC\_ICSR\_INITS\_Pos)             }}
\DoxyCodeLine{8347 \textcolor{preprocessor}{\#define RTC\_ICSR\_INITS               RTC\_ICSR\_INITS\_Msk}}
\DoxyCodeLine{8348 \textcolor{preprocessor}{\#define RTC\_ICSR\_SHPF\_Pos            (3U)}}
\DoxyCodeLine{8349 \textcolor{preprocessor}{\#define RTC\_ICSR\_SHPF\_Msk            (0x1UL << RTC\_ICSR\_SHPF\_Pos)              }}
\DoxyCodeLine{8350 \textcolor{preprocessor}{\#define RTC\_ICSR\_SHPF                RTC\_ICSR\_SHPF\_Msk}}
\DoxyCodeLine{8351 \textcolor{preprocessor}{\#define RTC\_ICSR\_WUTWF\_Pos           (2U)}}
\DoxyCodeLine{8352 \textcolor{preprocessor}{\#define RTC\_ICSR\_WUTWF\_Msk           (0x1UL << RTC\_ICSR\_WUTWF\_Pos)             }}
\DoxyCodeLine{8353 \textcolor{preprocessor}{\#define RTC\_ICSR\_WUTWF               RTC\_ICSR\_WUTWF\_Msk}}
\DoxyCodeLine{8354 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRBWF\_Pos          (1U)}}
\DoxyCodeLine{8355 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRBWF\_Msk          (0x1UL << RTC\_ICSR\_ALRBWF\_Pos)            }}
\DoxyCodeLine{8356 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRBWF              RTC\_ICSR\_ALRBWF\_Msk}}
\DoxyCodeLine{8357 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRAWF\_Pos          (0U)}}
\DoxyCodeLine{8358 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRAWF\_Msk          (0x1UL << RTC\_ICSR\_ALRAWF\_Pos)            }}
\DoxyCodeLine{8359 \textcolor{preprocessor}{\#define RTC\_ICSR\_ALRAWF              RTC\_ICSR\_ALRAWF\_Msk}}
\DoxyCodeLine{8360 }
\DoxyCodeLine{8361 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{8362 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Pos        (16U)}}
\DoxyCodeLine{8363 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Msk        (0x7FUL << RTC\_PRER\_PREDIV\_A\_Pos)         }}
\DoxyCodeLine{8364 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A            RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{8365 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Pos        (0U)}}
\DoxyCodeLine{8366 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Msk        (0x7FFFUL << RTC\_PRER\_PREDIV\_S\_Pos)       }}
\DoxyCodeLine{8367 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S            RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{8368 }
\DoxyCodeLine{8369 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{8370 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Pos             (0U)}}
\DoxyCodeLine{8371 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Msk             (0xFFFFUL << RTC\_WUTR\_WUT\_Pos)            }}
\DoxyCodeLine{8372 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                 RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{8373 }
\DoxyCodeLine{8374 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{8375 \textcolor{preprocessor}{\#define RTC\_CR\_OUT2EN\_Pos            (31U)}}
\DoxyCodeLine{8376 \textcolor{preprocessor}{\#define RTC\_CR\_OUT2EN\_Msk            (0x1UL << RTC\_CR\_OUT2EN\_Pos)              }}
\DoxyCodeLine{8377 \textcolor{preprocessor}{\#define RTC\_CR\_OUT2EN                RTC\_CR\_OUT2EN\_Msk                         }}
\DoxyCodeLine{8378 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_TYPE\_Pos     (30U)}}
\DoxyCodeLine{8379 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_TYPE\_Msk     (0x1UL << RTC\_CR\_TAMPALRM\_TYPE\_Pos)       }}
\DoxyCodeLine{8380 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_TYPE         RTC\_CR\_TAMPALRM\_TYPE\_Msk                  }}
\DoxyCodeLine{8381 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_PU\_Pos       (29U)}}
\DoxyCodeLine{8382 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_PU\_Msk       (0x1UL << RTC\_CR\_TAMPALRM\_PU\_Pos)         }}
\DoxyCodeLine{8383 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPALRM\_PU           RTC\_CR\_TAMPALRM\_PU\_Msk                    }}
\DoxyCodeLine{8384 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPOE\_Pos            (26U)}}
\DoxyCodeLine{8385 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPOE\_Msk            (0x1UL << RTC\_CR\_TAMPOE\_Pos)              }}
\DoxyCodeLine{8386 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPOE                RTC\_CR\_TAMPOE\_Msk                         }}
\DoxyCodeLine{8387 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPTS\_Pos            (25U)}}
\DoxyCodeLine{8388 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPTS\_Msk            (0x1UL << RTC\_CR\_TAMPTS\_Pos)              }}
\DoxyCodeLine{8389 \textcolor{preprocessor}{\#define RTC\_CR\_TAMPTS                RTC\_CR\_TAMPTS\_Msk                         }}
\DoxyCodeLine{8390 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Pos              (24U)}}
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Msk              (0x1UL << RTC\_CR\_ITSE\_Pos)                }}
\DoxyCodeLine{8392 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE                  RTC\_CR\_ITSE\_Msk                           }}
\DoxyCodeLine{8393 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Pos               (23U)}}
\DoxyCodeLine{8394 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Msk               (0x1UL << RTC\_CR\_COE\_Pos)                 }}
\DoxyCodeLine{8395 \textcolor{preprocessor}{\#define RTC\_CR\_COE                   RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{8396 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Pos              (21U)}}
\DoxyCodeLine{8397 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Msk              (0x3UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{8398 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                  RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{8399 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                (0x1UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{8400 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                (0x2UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Pos               (20U)}}
\DoxyCodeLine{8402 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Msk               (0x1UL << RTC\_CR\_POL\_Pos)                 }}
\DoxyCodeLine{8403 \textcolor{preprocessor}{\#define RTC\_CR\_POL                   RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{8404 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Pos             (19U)}}
\DoxyCodeLine{8405 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Msk             (0x1UL << RTC\_CR\_COSEL\_Pos)               }}
\DoxyCodeLine{8406 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                 RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{8407 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Pos               (18U)}}
\DoxyCodeLine{8408 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Msk               (0x1UL << RTC\_CR\_BKP\_Pos)                 }}
\DoxyCodeLine{8409 \textcolor{preprocessor}{\#define RTC\_CR\_BKP                   RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{8410 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Pos             (17U)}}
\DoxyCodeLine{8411 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Msk             (0x1UL << RTC\_CR\_SUB1H\_Pos)               }}
\DoxyCodeLine{8412 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                 RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{8413 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Pos             (16U)}}
\DoxyCodeLine{8414 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Msk             (0x1UL << RTC\_CR\_ADD1H\_Pos)               }}
\DoxyCodeLine{8415 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                 RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{8416 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Pos              (15U)}}
\DoxyCodeLine{8417 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Msk              (0x1UL << RTC\_CR\_TSIE\_Pos)                }}
\DoxyCodeLine{8418 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                  RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{8419 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Pos             (14U)}}
\DoxyCodeLine{8420 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Msk             (0x1UL << RTC\_CR\_WUTIE\_Pos)               }}
\DoxyCodeLine{8421 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                 RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{8422 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Pos            (13U)}}
\DoxyCodeLine{8423 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Msk            (0x1UL << RTC\_CR\_ALRBIE\_Pos)              }}
\DoxyCodeLine{8424 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{8425 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Pos            (12U)}}
\DoxyCodeLine{8426 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Msk            (0x1UL << RTC\_CR\_ALRAIE\_Pos)              }}
\DoxyCodeLine{8427 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{8428 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Pos               (11U)}}
\DoxyCodeLine{8429 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Msk               (0x1UL << RTC\_CR\_TSE\_Pos)                 }}
\DoxyCodeLine{8430 \textcolor{preprocessor}{\#define RTC\_CR\_TSE                   RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{8431 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Pos              (10U)}}
\DoxyCodeLine{8432 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Msk              (0x1UL << RTC\_CR\_WUTE\_Pos)                }}
\DoxyCodeLine{8433 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                  RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{8434 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Pos             (9U)}}
\DoxyCodeLine{8435 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Msk             (0x1UL << RTC\_CR\_ALRBE\_Pos)               }}
\DoxyCodeLine{8436 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                 RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{8437 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Pos             (8U)}}
\DoxyCodeLine{8438 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Msk             (0x1UL << RTC\_CR\_ALRAE\_Pos)               }}
\DoxyCodeLine{8439 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                 RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{8440 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Pos               (6U)}}
\DoxyCodeLine{8441 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Msk               (0x1UL << RTC\_CR\_FMT\_Pos)                 }}
\DoxyCodeLine{8442 \textcolor{preprocessor}{\#define RTC\_CR\_FMT                   RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{8443 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Pos           (5U)}}
\DoxyCodeLine{8444 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Msk           (0x1UL << RTC\_CR\_BYPSHAD\_Pos)             }}
\DoxyCodeLine{8445 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD               RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{8446 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Pos           (4U)}}
\DoxyCodeLine{8447 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Msk           (0x1UL << RTC\_CR\_REFCKON\_Pos)             }}
\DoxyCodeLine{8448 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON               RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{8449 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Pos            (3U)}}
\DoxyCodeLine{8450 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Msk            (0x1UL << RTC\_CR\_TSEDGE\_Pos)              }}
\DoxyCodeLine{8451 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{8452 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Pos           (0U)}}
\DoxyCodeLine{8453 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Msk           (0x7UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{8454 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL               RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{8455 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0             (0x1UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{8456 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1             (0x2UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{8457 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2             (0x4UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{8459 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{8460 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Pos              (0U)}}
\DoxyCodeLine{8461 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Msk              (0xFFUL << RTC\_WPR\_KEY\_Pos)               }}
\DoxyCodeLine{8462 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                  RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{8463 }
\DoxyCodeLine{8464 \textcolor{comment}{/********************  Bits definition for RTC\_CALR register  *****************/}}
\DoxyCodeLine{8465 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Pos            (15U)}}
\DoxyCodeLine{8466 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Msk            (0x1UL << RTC\_CALR\_CALP\_Pos)              }}
\DoxyCodeLine{8467 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{8468 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Pos           (14U)}}
\DoxyCodeLine{8469 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Msk           (0x1UL << RTC\_CALR\_CALW8\_Pos)             }}
\DoxyCodeLine{8470 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8               RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{8471 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Pos          (13U)}}
\DoxyCodeLine{8472 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Msk          (0x1UL << RTC\_CALR\_CALW16\_Pos)            }}
\DoxyCodeLine{8473 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16              RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{8474 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Pos            (0U)}}
\DoxyCodeLine{8475 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Msk            (0x1FFUL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8476 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{8477 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0              (0x001UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8478 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1              (0x002UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8479 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2              (0x004UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8480 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3              (0x008UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8481 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4              (0x010UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8482 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5              (0x020UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8483 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6              (0x040UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8484 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7              (0x080UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8485 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8              (0x100UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{8487 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{8488 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Pos         (0U)}}
\DoxyCodeLine{8489 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Msk         (0x7FFFUL << RTC\_SHIFTR\_SUBFS\_Pos)        }}
\DoxyCodeLine{8490 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS             RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{8491 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Pos         (31U)}}
\DoxyCodeLine{8492 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Msk         (0x1UL << RTC\_SHIFTR\_ADD1S\_Pos)           }}
\DoxyCodeLine{8493 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S             RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{8494 }
\DoxyCodeLine{8495 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{8496 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Pos              (22U)}}
\DoxyCodeLine{8497 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Msk              (0x1UL << RTC\_TSTR\_PM\_Pos)                }}
\DoxyCodeLine{8498 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                  RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{8499 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Pos              (20U)}}
\DoxyCodeLine{8500 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Msk              (0x3UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{8501 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                  RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{8502 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                (0x1UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{8503 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                (0x2UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{8504 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Pos              (16U)}}
\DoxyCodeLine{8505 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Msk              (0xFUL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{8506 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                  RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{8507 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                (0x1UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{8508 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                (0x2UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{8509 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                (0x4UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{8510 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                (0x8UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{8511 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Pos             (12U)}}
\DoxyCodeLine{8512 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Msk             (0x7UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{8513 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                 RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{8514 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0               (0x1UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{8515 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1               (0x2UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{8516 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2               (0x4UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{8517 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Pos             (8U)}}
\DoxyCodeLine{8518 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Msk             (0xFUL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{8519 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                 RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{8520 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0               (0x1UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{8521 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1               (0x2UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{8522 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2               (0x4UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{8523 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3               (0x8UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{8524 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Pos              (4U)}}
\DoxyCodeLine{8525 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Msk              (0x7UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{8526 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                  RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{8527 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                (0x1UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{8528 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                (0x2UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{8529 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                (0x4UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{8530 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Pos              (0U)}}
\DoxyCodeLine{8531 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Msk              (0xFUL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{8532 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                  RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{8533 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                (0x1UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{8534 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                (0x2UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{8535 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                (0x4UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{8536 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                (0x8UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{8538 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{8539 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Pos             (13U)}}
\DoxyCodeLine{8540 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Msk             (0x7UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{8541 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                 RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{8542 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0               (0x1UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{8543 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1               (0x2UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{8544 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2               (0x4UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{8545 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Pos              (12U)}}
\DoxyCodeLine{8546 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Msk              (0x1UL << RTC\_TSDR\_MT\_Pos)                }}
\DoxyCodeLine{8547 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                  RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{8548 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Pos              (8U)}}
\DoxyCodeLine{8549 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Msk              (0xFUL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{8550 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                  RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                (0x1UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{8552 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                (0x2UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{8553 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                (0x4UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{8554 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                (0x8UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{8555 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Pos              (4U)}}
\DoxyCodeLine{8556 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Msk              (0x3UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{8557 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                  RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{8558 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                (0x1UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{8559 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                (0x2UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{8560 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Pos              (0U)}}
\DoxyCodeLine{8561 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Msk              (0xFUL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{8562 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                  RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{8563 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                (0x1UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{8564 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                (0x2UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{8565 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                (0x4UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{8566 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                (0x8UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{8568 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{8569 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Pos             (0U)}}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Msk             (0xFFFFUL << RTC\_TSSSR\_SS\_Pos)            }}
\DoxyCodeLine{8571 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                 RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{8572 }
\DoxyCodeLine{8573 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{8574 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Pos          (31U)}}
\DoxyCodeLine{8575 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Msk          (0x1UL << RTC\_ALRMAR\_MSK4\_Pos)            }}
\DoxyCodeLine{8576 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4              RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{8577 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Pos         (30U)}}
\DoxyCodeLine{8578 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Msk         (0x1UL << RTC\_ALRMAR\_WDSEL\_Pos)           }}
\DoxyCodeLine{8579 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL             RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{8580 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Pos            (28U)}}
\DoxyCodeLine{8581 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Msk            (0x3UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{8582 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{8583 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0              (0x1UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{8584 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1              (0x2UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{8585 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Pos            (24U)}}
\DoxyCodeLine{8586 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Msk            (0xFUL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{8587 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{8588 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0              (0x1UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{8589 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1              (0x2UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{8590 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2              (0x4UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{8591 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3              (0x8UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{8592 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Pos          (23U)}}
\DoxyCodeLine{8593 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Msk          (0x1UL << RTC\_ALRMAR\_MSK3\_Pos)            }}
\DoxyCodeLine{8594 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3              RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{8595 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Pos            (22U)}}
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Msk            (0x1UL << RTC\_ALRMAR\_PM\_Pos)              }}
\DoxyCodeLine{8597 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{8598 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Pos            (20U)}}
\DoxyCodeLine{8599 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Msk            (0x3UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{8600 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{8601 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0              (0x1UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{8602 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1              (0x2UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Pos            (16U)}}
\DoxyCodeLine{8604 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Msk            (0xFUL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{8605 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{8606 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0              (0x1UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{8607 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1              (0x2UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{8608 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2              (0x4UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{8609 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3              (0x8UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{8610 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Pos          (15U)}}
\DoxyCodeLine{8611 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Msk          (0x1UL << RTC\_ALRMAR\_MSK2\_Pos)            }}
\DoxyCodeLine{8612 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2              RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{8613 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Pos           (12U)}}
\DoxyCodeLine{8614 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Msk           (0x7UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{8615 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT               RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{8616 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0             (0x1UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{8617 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1             (0x2UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{8618 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2             (0x4UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{8619 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Pos           (8U)}}
\DoxyCodeLine{8620 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Msk           (0xFUL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{8621 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU               RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{8622 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0             (0x1UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{8623 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1             (0x2UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{8624 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2             (0x4UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{8625 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3             (0x8UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{8626 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Pos          (7U)}}
\DoxyCodeLine{8627 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Msk          (0x1UL << RTC\_ALRMAR\_MSK1\_Pos)            }}
\DoxyCodeLine{8628 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1              RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{8629 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Pos            (4U)}}
\DoxyCodeLine{8630 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Msk            (0x7UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{8631 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{8632 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0              (0x1UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{8633 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1              (0x2UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{8634 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2              (0x4UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{8635 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Pos            (0U)}}
\DoxyCodeLine{8636 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Msk            (0xFUL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{8637 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{8638 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0              (0x1UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{8639 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1              (0x2UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{8640 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2              (0x4UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{8641 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3              (0x8UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{8643 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{8644 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Pos      (24U)}}
\DoxyCodeLine{8645 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Msk      (0xFUL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8646 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS          RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{8647 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0        (0x1UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8648 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1        (0x2UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2        (0x4UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8650 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3        (0x8UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8651 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Pos          (0U)}}
\DoxyCodeLine{8652 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Msk          (0x7FFFUL << RTC\_ALRMASSR\_SS\_Pos)         }}
\DoxyCodeLine{8653 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS              RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{8654 }
\DoxyCodeLine{8655 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{8656 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Pos          (31U)}}
\DoxyCodeLine{8657 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Msk          (0x1UL << RTC\_ALRMBR\_MSK4\_Pos)            }}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4              RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{8659 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Pos         (30U)}}
\DoxyCodeLine{8660 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Msk         (0x1UL << RTC\_ALRMBR\_WDSEL\_Pos)           }}
\DoxyCodeLine{8661 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL             RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{8662 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Pos            (28U)}}
\DoxyCodeLine{8663 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Msk            (0x3UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{8664 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{8665 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0              (0x1UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{8666 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1              (0x2UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{8667 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Pos            (24U)}}
\DoxyCodeLine{8668 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Msk            (0xFUL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{8669 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{8670 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0              (0x1UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{8671 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1              (0x2UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{8672 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2              (0x4UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{8673 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3              (0x8UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{8674 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Pos          (23U)}}
\DoxyCodeLine{8675 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Msk          (0x1UL << RTC\_ALRMBR\_MSK3\_Pos)            }}
\DoxyCodeLine{8676 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3              RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{8677 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Pos            (22U)}}
\DoxyCodeLine{8678 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Msk            (0x1UL << RTC\_ALRMBR\_PM\_Pos)              }}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{8680 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Pos            (20U)}}
\DoxyCodeLine{8681 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Msk            (0x3UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{8682 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{8683 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0              (0x1UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{8684 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1              (0x2UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{8685 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Pos            (16U)}}
\DoxyCodeLine{8686 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Msk            (0xFUL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{8687 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{8688 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0              (0x1UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{8689 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1              (0x2UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{8690 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2              (0x4UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{8691 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3              (0x8UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{8692 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Pos          (15U)}}
\DoxyCodeLine{8693 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Msk          (0x1UL << RTC\_ALRMBR\_MSK2\_Pos)            }}
\DoxyCodeLine{8694 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2              RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{8695 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Pos           (12U)}}
\DoxyCodeLine{8696 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Msk           (0x7UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{8697 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT               RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{8698 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0             (0x1UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{8699 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1             (0x2UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{8700 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2             (0x4UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{8701 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Pos           (8U)}}
\DoxyCodeLine{8702 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Msk           (0xFUL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{8703 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU               RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{8704 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0             (0x1UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{8705 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1             (0x2UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{8706 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2             (0x4UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{8707 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3             (0x8UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{8708 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Pos          (7U)}}
\DoxyCodeLine{8709 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Msk          (0x1UL << RTC\_ALRMBR\_MSK1\_Pos)            }}
\DoxyCodeLine{8710 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1              RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{8711 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Pos            (4U)}}
\DoxyCodeLine{8712 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Msk            (0x7UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{8713 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{8714 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0              (0x1UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{8715 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1              (0x2UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{8716 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2              (0x4UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{8717 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Pos            (0U)}}
\DoxyCodeLine{8718 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Msk            (0xFUL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{8719 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{8720 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0              (0x1UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{8721 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1              (0x2UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{8722 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2              (0x4UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{8723 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3              (0x8UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{8725 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{8726 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Pos      (24U)}}
\DoxyCodeLine{8727 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Msk      (0xFUL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8728 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS          RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{8729 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0        (0x1UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8730 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1        (0x2UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8731 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2        (0x4UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8732 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3        (0x8UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{8733 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Pos          (0U)}}
\DoxyCodeLine{8734 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Msk          (0x7FFFUL << RTC\_ALRMBSSR\_SS\_Pos)         }}
\DoxyCodeLine{8735 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS              RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{8736 }
\DoxyCodeLine{8737 \textcolor{comment}{/********************  Bits definition for RTC\_SR register  *******************/}}
\DoxyCodeLine{8738 \textcolor{preprocessor}{\#define RTC\_SR\_ITSF\_Pos              (5U)}}
\DoxyCodeLine{8739 \textcolor{preprocessor}{\#define RTC\_SR\_ITSF\_Msk              (0x1UL << RTC\_SR\_ITSF\_Pos)                }}
\DoxyCodeLine{8740 \textcolor{preprocessor}{\#define RTC\_SR\_ITSF                  RTC\_SR\_ITSF\_Msk}}
\DoxyCodeLine{8741 \textcolor{preprocessor}{\#define RTC\_SR\_TSOVF\_Pos             (4U)}}
\DoxyCodeLine{8742 \textcolor{preprocessor}{\#define RTC\_SR\_TSOVF\_Msk             (0x1UL << RTC\_SR\_TSOVF\_Pos)               }}
\DoxyCodeLine{8743 \textcolor{preprocessor}{\#define RTC\_SR\_TSOVF                 RTC\_SR\_TSOVF\_Msk}}
\DoxyCodeLine{8744 \textcolor{preprocessor}{\#define RTC\_SR\_TSF\_Pos               (3U)}}
\DoxyCodeLine{8745 \textcolor{preprocessor}{\#define RTC\_SR\_TSF\_Msk               (0x1UL << RTC\_SR\_TSF\_Pos)                 }}
\DoxyCodeLine{8746 \textcolor{preprocessor}{\#define RTC\_SR\_TSF                   RTC\_SR\_TSF\_Msk}}
\DoxyCodeLine{8747 \textcolor{preprocessor}{\#define RTC\_SR\_WUTF\_Pos              (2U)}}
\DoxyCodeLine{8748 \textcolor{preprocessor}{\#define RTC\_SR\_WUTF\_Msk              (0x1UL << RTC\_SR\_WUTF\_Pos)                }}
\DoxyCodeLine{8749 \textcolor{preprocessor}{\#define RTC\_SR\_WUTF                  RTC\_SR\_WUTF\_Msk}}
\DoxyCodeLine{8750 \textcolor{preprocessor}{\#define RTC\_SR\_ALRBF\_Pos             (1U)}}
\DoxyCodeLine{8751 \textcolor{preprocessor}{\#define RTC\_SR\_ALRBF\_Msk             (0x1UL << RTC\_SR\_ALRBF\_Pos)               }}
\DoxyCodeLine{8752 \textcolor{preprocessor}{\#define RTC\_SR\_ALRBF                 RTC\_SR\_ALRBF\_Msk}}
\DoxyCodeLine{8753 \textcolor{preprocessor}{\#define RTC\_SR\_ALRAF\_Pos             (0U)}}
\DoxyCodeLine{8754 \textcolor{preprocessor}{\#define RTC\_SR\_ALRAF\_Msk             (0x1UL << RTC\_SR\_ALRAF\_Pos)               }}
\DoxyCodeLine{8755 \textcolor{preprocessor}{\#define RTC\_SR\_ALRAF                 RTC\_SR\_ALRAF\_Msk}}
\DoxyCodeLine{8756 }
\DoxyCodeLine{8757 \textcolor{comment}{/********************  Bits definition for RTC\_MISR register  *****************/}}
\DoxyCodeLine{8758 \textcolor{preprocessor}{\#define RTC\_MISR\_ITSMF\_Pos           (5U)}}
\DoxyCodeLine{8759 \textcolor{preprocessor}{\#define RTC\_MISR\_ITSMF\_Msk           (0x1UL << RTC\_MISR\_ITSMF\_Pos)             }}
\DoxyCodeLine{8760 \textcolor{preprocessor}{\#define RTC\_MISR\_ITSMF               RTC\_MISR\_ITSMF\_Msk}}
\DoxyCodeLine{8761 \textcolor{preprocessor}{\#define RTC\_MISR\_TSOVMF\_Pos          (4U)}}
\DoxyCodeLine{8762 \textcolor{preprocessor}{\#define RTC\_MISR\_TSOVMF\_Msk          (0x1UL << RTC\_MISR\_TSOVMF\_Pos)            }}
\DoxyCodeLine{8763 \textcolor{preprocessor}{\#define RTC\_MISR\_TSOVMF              RTC\_MISR\_TSOVMF\_Msk}}
\DoxyCodeLine{8764 \textcolor{preprocessor}{\#define RTC\_MISR\_TSMF\_Pos            (3U)}}
\DoxyCodeLine{8765 \textcolor{preprocessor}{\#define RTC\_MISR\_TSMF\_Msk            (0x1UL << RTC\_MISR\_TSMF\_Pos)              }}
\DoxyCodeLine{8766 \textcolor{preprocessor}{\#define RTC\_MISR\_TSMF                RTC\_MISR\_TSMF\_Msk}}
\DoxyCodeLine{8767 \textcolor{preprocessor}{\#define RTC\_MISR\_WUTMF\_Pos           (2U)}}
\DoxyCodeLine{8768 \textcolor{preprocessor}{\#define RTC\_MISR\_WUTMF\_Msk           (0x1UL << RTC\_MISR\_WUTMF\_Pos)             }}
\DoxyCodeLine{8769 \textcolor{preprocessor}{\#define RTC\_MISR\_WUTMF               RTC\_MISR\_WUTMF\_Msk}}
\DoxyCodeLine{8770 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRBMF\_Pos          (1U)}}
\DoxyCodeLine{8771 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRBMF\_Msk          (0x1UL << RTC\_MISR\_ALRBMF\_Pos)            }}
\DoxyCodeLine{8772 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRBMF              RTC\_MISR\_ALRBMF\_Msk}}
\DoxyCodeLine{8773 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRAMF\_Pos          (0U)}}
\DoxyCodeLine{8774 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRAMF\_Msk          (0x1UL << RTC\_MISR\_ALRAMF\_Pos)            }}
\DoxyCodeLine{8775 \textcolor{preprocessor}{\#define RTC\_MISR\_ALRAMF              RTC\_MISR\_ALRAMF\_Msk}}
\DoxyCodeLine{8776 }
\DoxyCodeLine{8777 \textcolor{comment}{/********************  Bits definition for RTC\_SCR register  ******************/}}
\DoxyCodeLine{8778 \textcolor{preprocessor}{\#define RTC\_SCR\_CITSF\_Pos            (5U)}}
\DoxyCodeLine{8779 \textcolor{preprocessor}{\#define RTC\_SCR\_CITSF\_Msk            (0x1UL << RTC\_SCR\_CITSF\_Pos)              }}
\DoxyCodeLine{8780 \textcolor{preprocessor}{\#define RTC\_SCR\_CITSF                RTC\_SCR\_CITSF\_Msk}}
\DoxyCodeLine{8781 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSOVF\_Pos           (4U)}}
\DoxyCodeLine{8782 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSOVF\_Msk           (0x1UL << RTC\_SCR\_CTSOVF\_Pos)             }}
\DoxyCodeLine{8783 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSOVF               RTC\_SCR\_CTSOVF\_Msk}}
\DoxyCodeLine{8784 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSF\_Pos             (3U)}}
\DoxyCodeLine{8785 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSF\_Msk             (0x1UL << RTC\_SCR\_CTSF\_Pos)               }}
\DoxyCodeLine{8786 \textcolor{preprocessor}{\#define RTC\_SCR\_CTSF                 RTC\_SCR\_CTSF\_Msk}}
\DoxyCodeLine{8787 \textcolor{preprocessor}{\#define RTC\_SCR\_CWUTF\_Pos            (2U)}}
\DoxyCodeLine{8788 \textcolor{preprocessor}{\#define RTC\_SCR\_CWUTF\_Msk            (0x1UL << RTC\_SCR\_CWUTF\_Pos)              }}
\DoxyCodeLine{8789 \textcolor{preprocessor}{\#define RTC\_SCR\_CWUTF                RTC\_SCR\_CWUTF\_Msk}}
\DoxyCodeLine{8790 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRBF\_Pos           (1U)}}
\DoxyCodeLine{8791 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRBF\_Msk           (0x1UL << RTC\_SCR\_CALRBF\_Pos)             }}
\DoxyCodeLine{8792 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRBF               RTC\_SCR\_CALRBF\_Msk}}
\DoxyCodeLine{8793 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRAF\_Pos           (0U)}}
\DoxyCodeLine{8794 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRAF\_Msk           (0x1UL << RTC\_SCR\_CALRAF\_Pos)             }}
\DoxyCodeLine{8795 \textcolor{preprocessor}{\#define RTC\_SCR\_CALRAF               RTC\_SCR\_CALRAF\_Msk}}
\DoxyCodeLine{8796 }
\DoxyCodeLine{8797 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8798 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8799 \textcolor{comment}{/*                     Tamper and backup register (TAMP)                      */}}
\DoxyCodeLine{8800 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8801 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8802 \textcolor{comment}{/********************  Bits definition for TAMP\_CR1 register  *****************/}}
\DoxyCodeLine{8803 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP1E\_Pos          (0U)}}
\DoxyCodeLine{8804 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP1E\_Msk          (0x1UL << TAMP\_CR1\_TAMP1E\_Pos)            }}
\DoxyCodeLine{8805 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP1E              TAMP\_CR1\_TAMP1E\_Msk}}
\DoxyCodeLine{8806 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP2E\_Pos          (1U)}}
\DoxyCodeLine{8807 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP2E\_Msk          (0x1UL << TAMP\_CR1\_TAMP2E\_Pos)            }}
\DoxyCodeLine{8808 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP2E              TAMP\_CR1\_TAMP2E\_Msk}}
\DoxyCodeLine{8809 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP3E\_Pos          (2U)}}
\DoxyCodeLine{8810 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP3E\_Msk          (0x1UL << TAMP\_CR1\_TAMP3E\_Pos)            }}
\DoxyCodeLine{8811 \textcolor{preprocessor}{\#define TAMP\_CR1\_TAMP3E              TAMP\_CR1\_TAMP3E\_Msk}}
\DoxyCodeLine{8812 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP3E\_Pos         (18U)}}
\DoxyCodeLine{8813 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP3E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP3E\_Pos)           }}
\DoxyCodeLine{8814 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP3E             TAMP\_CR1\_ITAMP3E\_Msk}}
\DoxyCodeLine{8815 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP4E\_Pos         (19U)}}
\DoxyCodeLine{8816 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP4E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP4E\_Pos)           }}
\DoxyCodeLine{8817 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP4E             TAMP\_CR1\_ITAMP4E\_Msk}}
\DoxyCodeLine{8818 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP5E\_Pos         (20U)}}
\DoxyCodeLine{8819 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP5E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP5E\_Pos)           }}
\DoxyCodeLine{8820 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP5E             TAMP\_CR1\_ITAMP5E\_Msk}}
\DoxyCodeLine{8821 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP6E\_Pos         (21U)}}
\DoxyCodeLine{8822 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP6E\_Msk         (0x1UL << TAMP\_CR1\_ITAMP6E\_Pos)           }}
\DoxyCodeLine{8823 \textcolor{preprocessor}{\#define TAMP\_CR1\_ITAMP6E             TAMP\_CR1\_ITAMP6E\_Msk}}
\DoxyCodeLine{8824 }
\DoxyCodeLine{8825 \textcolor{comment}{/********************  Bits definition for TAMP\_CR2 register  *****************/}}
\DoxyCodeLine{8826 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1NOERASE\_Pos    (0U)}}
\DoxyCodeLine{8827 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1NOERASE\_Msk    (0x1UL << TAMP\_CR2\_TAMP1NOERASE\_Pos)      }}
\DoxyCodeLine{8828 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1NOERASE        TAMP\_CR2\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{8829 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2NOERASE\_Pos    (1U)}}
\DoxyCodeLine{8830 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2NOERASE\_Msk    (0x1UL << TAMP\_CR2\_TAMP2NOERASE\_Pos)      }}
\DoxyCodeLine{8831 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2NOERASE        TAMP\_CR2\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{8832 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3NOERASE\_Pos    (2U)}}
\DoxyCodeLine{8833 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3NOERASE\_Msk    (0x1UL << TAMP\_CR2\_TAMP3NOERASE\_Pos)      }}
\DoxyCodeLine{8834 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3NOERASE        TAMP\_CR2\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{8835 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1MF\_Pos         (16U)}}
\DoxyCodeLine{8836 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1MF\_Msk         (0x1UL << TAMP\_CR2\_TAMP1MF\_Pos)           }}
\DoxyCodeLine{8837 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1MF             TAMP\_CR2\_TAMP1MF\_Msk}}
\DoxyCodeLine{8838 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2MF\_Pos         (17U)}}
\DoxyCodeLine{8839 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2MF\_Msk         (0x1UL << TAMP\_CR2\_TAMP2MF\_Pos)           }}
\DoxyCodeLine{8840 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2MF             TAMP\_CR2\_TAMP2MF\_Msk}}
\DoxyCodeLine{8841 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3MF\_Pos         (18U)}}
\DoxyCodeLine{8842 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3MF\_Msk         (0x1UL << TAMP\_CR2\_TAMP3MF\_Pos)           }}
\DoxyCodeLine{8843 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3MF             TAMP\_CR2\_TAMP3MF\_Msk}}
\DoxyCodeLine{8844 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1TRG\_Pos        (24U)}}
\DoxyCodeLine{8845 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1TRG\_Msk        (0x1UL << TAMP\_CR2\_TAMP1TRG\_Pos)          }}
\DoxyCodeLine{8846 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP1TRG            TAMP\_CR2\_TAMP1TRG\_Msk}}
\DoxyCodeLine{8847 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2TRG\_Pos        (25U)}}
\DoxyCodeLine{8848 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2TRG\_Msk        (0x1UL << TAMP\_CR2\_TAMP2TRG\_Pos)          }}
\DoxyCodeLine{8849 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP2TRG            TAMP\_CR2\_TAMP2TRG\_Msk}}
\DoxyCodeLine{8850 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3TRG\_Pos        (26U)}}
\DoxyCodeLine{8851 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3TRG\_Msk        (0x1UL << TAMP\_CR2\_TAMP3TRG\_Pos)          }}
\DoxyCodeLine{8852 \textcolor{preprocessor}{\#define TAMP\_CR2\_TAMP3TRG            TAMP\_CR2\_TAMP3TRG\_Msk}}
\DoxyCodeLine{8853 }
\DoxyCodeLine{8854 \textcolor{comment}{/********************  Bits definition for TAMP\_FLTCR register  ***************/}}
\DoxyCodeLine{8855 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_0        (0x00000001UL)}}
\DoxyCodeLine{8856 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_1        (0x00000002UL)}}
\DoxyCodeLine{8857 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_2        (0x00000004UL)}}
\DoxyCodeLine{8858 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_Pos      (0U)}}
\DoxyCodeLine{8859 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ\_Msk      (0x7UL << TAMP\_FLTCR\_TAMPFREQ\_Pos)        }}
\DoxyCodeLine{8860 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFREQ          TAMP\_FLTCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{8861 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_0         (0x00000008UL)}}
\DoxyCodeLine{8862 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_1         (0x00000010UL)}}
\DoxyCodeLine{8863 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_Pos       (3U)}}
\DoxyCodeLine{8864 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT\_Msk       (0x3UL << TAMP\_FLTCR\_TAMPFLT\_Pos)         }}
\DoxyCodeLine{8865 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPFLT           TAMP\_FLTCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{8866 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_0        (0x00000020UL)}}
\DoxyCodeLine{8867 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_1        (0x00000040UL)}}
\DoxyCodeLine{8868 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_Pos      (5U)}}
\DoxyCodeLine{8869 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH\_Msk      (0x3UL << TAMP\_FLTCR\_TAMPPRCH\_Pos)        }}
\DoxyCodeLine{8870 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPRCH          TAMP\_FLTCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{8871 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPUDIS\_Pos     (7U)}}
\DoxyCodeLine{8872 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPUDIS\_Msk     (0x1UL << TAMP\_FLTCR\_TAMPPUDIS\_Pos)       }}
\DoxyCodeLine{8873 \textcolor{preprocessor}{\#define TAMP\_FLTCR\_TAMPPUDIS         TAMP\_FLTCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{8874 }
\DoxyCodeLine{8875 \textcolor{comment}{/********************  Bits definition for TAMP\_IER register  *****************/}}
\DoxyCodeLine{8876 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP1IE\_Pos         (0U)}}
\DoxyCodeLine{8877 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP1IE\_Msk         (0x1UL << TAMP\_IER\_TAMP1IE\_Pos)           }}
\DoxyCodeLine{8878 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP1IE             TAMP\_IER\_TAMP1IE\_Msk}}
\DoxyCodeLine{8879 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP2IE\_Pos         (1U)}}
\DoxyCodeLine{8880 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP2IE\_Msk         (0x1UL << TAMP\_IER\_TAMP2IE\_Pos)           }}
\DoxyCodeLine{8881 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP2IE             TAMP\_IER\_TAMP2IE\_Msk}}
\DoxyCodeLine{8882 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP3IE\_Pos         (2U)}}
\DoxyCodeLine{8883 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP3IE\_Msk         (0x1UL << TAMP\_IER\_TAMP3IE\_Pos)           }}
\DoxyCodeLine{8884 \textcolor{preprocessor}{\#define TAMP\_IER\_TAMP3IE             TAMP\_IER\_TAMP3IE\_Msk}}
\DoxyCodeLine{8885 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP3IE\_Pos        (18U)}}
\DoxyCodeLine{8886 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP3IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP3IE\_Pos)          }}
\DoxyCodeLine{8887 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP3IE            TAMP\_IER\_ITAMP3IE\_Msk}}
\DoxyCodeLine{8888 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP4IE\_Pos        (19U)}}
\DoxyCodeLine{8889 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP4IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP4IE\_Pos)          }}
\DoxyCodeLine{8890 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP4IE            TAMP\_IER\_ITAMP4IE\_Msk}}
\DoxyCodeLine{8891 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP5IE\_Pos        (20U)}}
\DoxyCodeLine{8892 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP5IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP5IE\_Pos)          }}
\DoxyCodeLine{8893 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP5IE            TAMP\_IER\_ITAMP5IE\_Msk}}
\DoxyCodeLine{8894 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP6IE\_Pos        (21U)}}
\DoxyCodeLine{8895 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP6IE\_Msk        (0x1UL << TAMP\_IER\_ITAMP6IE\_Pos)          }}
\DoxyCodeLine{8896 \textcolor{preprocessor}{\#define TAMP\_IER\_ITAMP6IE            TAMP\_IER\_ITAMP6IE\_Msk}}
\DoxyCodeLine{8897 }
\DoxyCodeLine{8898 \textcolor{comment}{/********************  Bits definition for TAMP\_SR register  ******************/}}
\DoxyCodeLine{8899 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP1F\_Pos           (0U)}}
\DoxyCodeLine{8900 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP1F\_Msk           (0x1UL << TAMP\_SR\_TAMP1F\_Pos)       }}
\DoxyCodeLine{8901 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP1F               TAMP\_SR\_TAMP1F\_Msk}}
\DoxyCodeLine{8902 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP2F\_Pos           (1U)}}
\DoxyCodeLine{8903 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP2F\_Msk           (0x1UL << TAMP\_SR\_TAMP2F\_Pos)       }}
\DoxyCodeLine{8904 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP2F               TAMP\_SR\_TAMP2F\_Msk}}
\DoxyCodeLine{8905 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP3F\_Pos           (2U)}}
\DoxyCodeLine{8906 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP3F\_Msk           (0x1UL << TAMP\_SR\_TAMP3F\_Pos)       }}
\DoxyCodeLine{8907 \textcolor{preprocessor}{\#define TAMP\_SR\_TAMP3F               TAMP\_SR\_TAMP3F\_Msk}}
\DoxyCodeLine{8908 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP3F\_Pos          (18U)}}
\DoxyCodeLine{8909 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP3F\_Msk          (0x1UL << TAMP\_SR\_ITAMP3F\_Pos)      }}
\DoxyCodeLine{8910 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP3F              TAMP\_SR\_ITAMP3F\_Msk}}
\DoxyCodeLine{8911 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP4F\_Pos          (19U)}}
\DoxyCodeLine{8912 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP4F\_Msk          (0x1UL << TAMP\_SR\_ITAMP4F\_Pos)      }}
\DoxyCodeLine{8913 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP4F              TAMP\_SR\_ITAMP4F\_Msk}}
\DoxyCodeLine{8914 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP5F\_Pos          (20U)}}
\DoxyCodeLine{8915 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP5F\_Msk          (0x1UL << TAMP\_SR\_ITAMP5F\_Pos)      }}
\DoxyCodeLine{8916 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP5F              TAMP\_SR\_ITAMP5F\_Msk}}
\DoxyCodeLine{8917 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP6F\_Pos          (21U)}}
\DoxyCodeLine{8918 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP6F\_Msk          (0x1UL << TAMP\_SR\_ITAMP6F\_Pos)      }}
\DoxyCodeLine{8919 \textcolor{preprocessor}{\#define TAMP\_SR\_ITAMP6F              TAMP\_SR\_ITAMP6F\_Msk}}
\DoxyCodeLine{8920 }
\DoxyCodeLine{8921 \textcolor{comment}{/********************  Bits definition for TAMP\_MISR register  ****************/}}
\DoxyCodeLine{8922 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP1MF\_Pos        (0U)}}
\DoxyCodeLine{8923 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP1MF\_Msk        (0x1UL << TAMP\_MISR\_TAMP1MF\_Pos)       }}
\DoxyCodeLine{8924 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP1MF            TAMP\_MISR\_TAMP1MF\_Msk}}
\DoxyCodeLine{8925 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP2MF\_Pos        (1U)}}
\DoxyCodeLine{8926 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP2MF\_Msk        (0x1UL << TAMP\_MISR\_TAMP2MF\_Pos)       }}
\DoxyCodeLine{8927 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP2MF            TAMP\_MISR\_TAMP2MF\_Msk}}
\DoxyCodeLine{8928 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP3MF\_Pos        (2U)}}
\DoxyCodeLine{8929 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP3MF\_Msk        (0x1UL << TAMP\_MISR\_TAMP3MF\_Pos)       }}
\DoxyCodeLine{8930 \textcolor{preprocessor}{\#define TAMP\_MISR\_TAMP3MF            TAMP\_MISR\_TAMP3MF\_Msk}}
\DoxyCodeLine{8931 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP3MF\_Pos       (18U)}}
\DoxyCodeLine{8932 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP3MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP3MF\_Pos)      }}
\DoxyCodeLine{8933 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP3MF           TAMP\_MISR\_ITAMP3MF\_Msk}}
\DoxyCodeLine{8934 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP4MF\_Pos       (19U)}}
\DoxyCodeLine{8935 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP4MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP4MF\_Pos)      }}
\DoxyCodeLine{8936 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP4MF           TAMP\_MISR\_ITAMP4MF\_Msk}}
\DoxyCodeLine{8937 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP5MF\_Pos       (20U)}}
\DoxyCodeLine{8938 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP5MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP5MF\_Pos)      }}
\DoxyCodeLine{8939 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP5MF           TAMP\_MISR\_ITAMP5MF\_Msk}}
\DoxyCodeLine{8940 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP6MF\_Pos       (21U)}}
\DoxyCodeLine{8941 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP6MF\_Msk       (0x1UL << TAMP\_MISR\_ITAMP6MF\_Pos)      }}
\DoxyCodeLine{8942 \textcolor{preprocessor}{\#define TAMP\_MISR\_ITAMP6MF           TAMP\_MISR\_ITAMP6MF\_Msk}}
\DoxyCodeLine{8943 }
\DoxyCodeLine{8944 \textcolor{comment}{/********************  Bits definition for TAMP\_SCR register  *****************/}}
\DoxyCodeLine{8945 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP1F\_Pos         (0U)}}
\DoxyCodeLine{8946 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP1F\_Msk         (0x1UL << TAMP\_SCR\_CTAMP1F\_Pos)       }}
\DoxyCodeLine{8947 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP1F             TAMP\_SCR\_CTAMP1F\_Msk}}
\DoxyCodeLine{8948 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP2F\_Pos         (1U)}}
\DoxyCodeLine{8949 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP2F\_Msk         (0x1UL << TAMP\_SCR\_CTAMP2F\_Pos)       }}
\DoxyCodeLine{8950 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP2F             TAMP\_SCR\_CTAMP2F\_Msk}}
\DoxyCodeLine{8951 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP3F\_Pos         (2U)}}
\DoxyCodeLine{8952 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP3F\_Msk         (0x1UL << TAMP\_SCR\_CTAMP3F\_Pos)       }}
\DoxyCodeLine{8953 \textcolor{preprocessor}{\#define TAMP\_SCR\_CTAMP3F             TAMP\_SCR\_CTAMP3F\_Msk}}
\DoxyCodeLine{8954 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP3F\_Pos        (18U)}}
\DoxyCodeLine{8955 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP3F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP3F\_Pos)      }}
\DoxyCodeLine{8956 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP3F            TAMP\_SCR\_CITAMP3F\_Msk}}
\DoxyCodeLine{8957 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP4F\_Pos        (19U)}}
\DoxyCodeLine{8958 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP4F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP4F\_Pos)      }}
\DoxyCodeLine{8959 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP4F            TAMP\_SCR\_CITAMP4F\_Msk}}
\DoxyCodeLine{8960 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP5F\_Pos        (20U)}}
\DoxyCodeLine{8961 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP5F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP5F\_Pos)      }}
\DoxyCodeLine{8962 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP5F            TAMP\_SCR\_CITAMP5F\_Msk}}
\DoxyCodeLine{8963 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP6F\_Pos        (21U)}}
\DoxyCodeLine{8964 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP6F\_Msk        (0x1UL << TAMP\_SCR\_CITAMP6F\_Pos)      }}
\DoxyCodeLine{8965 \textcolor{preprocessor}{\#define TAMP\_SCR\_CITAMP6F            TAMP\_SCR\_CITAMP6F\_Msk}}
\DoxyCodeLine{8966 }
\DoxyCodeLine{8967 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP0R register  ***************/}}
\DoxyCodeLine{8968 \textcolor{preprocessor}{\#define TAMP\_BKP0R\_Pos               (0U)}}
\DoxyCodeLine{8969 \textcolor{preprocessor}{\#define TAMP\_BKP0R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP0R\_Pos)         }}
\DoxyCodeLine{8970 \textcolor{preprocessor}{\#define TAMP\_BKP0R                   TAMP\_BKP0R\_Msk}}
\DoxyCodeLine{8971 }
\DoxyCodeLine{8972 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP1R register  ***************/}}
\DoxyCodeLine{8973 \textcolor{preprocessor}{\#define TAMP\_BKP1R\_Pos               (0U)}}
\DoxyCodeLine{8974 \textcolor{preprocessor}{\#define TAMP\_BKP1R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP1R\_Pos)          }}
\DoxyCodeLine{8975 \textcolor{preprocessor}{\#define TAMP\_BKP1R                   TAMP\_BKP1R\_Msk}}
\DoxyCodeLine{8976 }
\DoxyCodeLine{8977 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP2R register  ***************/}}
\DoxyCodeLine{8978 \textcolor{preprocessor}{\#define TAMP\_BKP2R\_Pos               (0U)}}
\DoxyCodeLine{8979 \textcolor{preprocessor}{\#define TAMP\_BKP2R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP2R\_Pos)          }}
\DoxyCodeLine{8980 \textcolor{preprocessor}{\#define TAMP\_BKP2R                   TAMP\_BKP2R\_Msk}}
\DoxyCodeLine{8981 }
\DoxyCodeLine{8982 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP3R register  ***************/}}
\DoxyCodeLine{8983 \textcolor{preprocessor}{\#define TAMP\_BKP3R\_Pos               (0U)}}
\DoxyCodeLine{8984 \textcolor{preprocessor}{\#define TAMP\_BKP3R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP3R\_Pos)          }}
\DoxyCodeLine{8985 \textcolor{preprocessor}{\#define TAMP\_BKP3R                   TAMP\_BKP3R\_Msk}}
\DoxyCodeLine{8986 }
\DoxyCodeLine{8987 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP4R register  ***************/}}
\DoxyCodeLine{8988 \textcolor{preprocessor}{\#define TAMP\_BKP4R\_Pos               (0U)}}
\DoxyCodeLine{8989 \textcolor{preprocessor}{\#define TAMP\_BKP4R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP4R\_Pos)          }}
\DoxyCodeLine{8990 \textcolor{preprocessor}{\#define TAMP\_BKP4R                   TAMP\_BKP4R\_Msk}}
\DoxyCodeLine{8991 }
\DoxyCodeLine{8992 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP5R register  ***************/}}
\DoxyCodeLine{8993 \textcolor{preprocessor}{\#define TAMP\_BKP5R\_Pos               (0U)}}
\DoxyCodeLine{8994 \textcolor{preprocessor}{\#define TAMP\_BKP5R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP5R\_Pos)          }}
\DoxyCodeLine{8995 \textcolor{preprocessor}{\#define TAMP\_BKP5R                   TAMP\_BKP5R\_Msk}}
\DoxyCodeLine{8996 }
\DoxyCodeLine{8997 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP6R register  ***************/}}
\DoxyCodeLine{8998 \textcolor{preprocessor}{\#define TAMP\_BKP6R\_Pos               (0U)}}
\DoxyCodeLine{8999 \textcolor{preprocessor}{\#define TAMP\_BKP6R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP6R\_Pos)          }}
\DoxyCodeLine{9000 \textcolor{preprocessor}{\#define TAMP\_BKP6R                   TAMP\_BKP6R\_Msk}}
\DoxyCodeLine{9001 }
\DoxyCodeLine{9002 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP7R register  ***************/}}
\DoxyCodeLine{9003 \textcolor{preprocessor}{\#define TAMP\_BKP7R\_Pos               (0U)}}
\DoxyCodeLine{9004 \textcolor{preprocessor}{\#define TAMP\_BKP7R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP7R\_Pos)          }}
\DoxyCodeLine{9005 \textcolor{preprocessor}{\#define TAMP\_BKP7R                   TAMP\_BKP7R\_Msk}}
\DoxyCodeLine{9006 }
\DoxyCodeLine{9007 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP8R register  ***************/}}
\DoxyCodeLine{9008 \textcolor{preprocessor}{\#define TAMP\_BKP8R\_Pos               (0U)}}
\DoxyCodeLine{9009 \textcolor{preprocessor}{\#define TAMP\_BKP8R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP8R\_Pos)          }}
\DoxyCodeLine{9010 \textcolor{preprocessor}{\#define TAMP\_BKP8R                   TAMP\_BKP8R\_Msk}}
\DoxyCodeLine{9011 }
\DoxyCodeLine{9012 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP9R register  ***************/}}
\DoxyCodeLine{9013 \textcolor{preprocessor}{\#define TAMP\_BKP9R\_Pos               (0U)}}
\DoxyCodeLine{9014 \textcolor{preprocessor}{\#define TAMP\_BKP9R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP9R\_Pos)          }}
\DoxyCodeLine{9015 \textcolor{preprocessor}{\#define TAMP\_BKP9R                   TAMP\_BKP9R\_Msk}}
\DoxyCodeLine{9016 }
\DoxyCodeLine{9017 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP10R register  ***************/}}
\DoxyCodeLine{9018 \textcolor{preprocessor}{\#define TAMP\_BKP10R\_Pos               (0U)}}
\DoxyCodeLine{9019 \textcolor{preprocessor}{\#define TAMP\_BKP10R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP10R\_Pos)          }}
\DoxyCodeLine{9020 \textcolor{preprocessor}{\#define TAMP\_BKP10R                   TAMP\_BKP10R\_Msk}}
\DoxyCodeLine{9021 }
\DoxyCodeLine{9022 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP11R register  ***************/}}
\DoxyCodeLine{9023 \textcolor{preprocessor}{\#define TAMP\_BKP11R\_Pos               (0U)}}
\DoxyCodeLine{9024 \textcolor{preprocessor}{\#define TAMP\_BKP11R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP11R\_Pos)          }}
\DoxyCodeLine{9025 \textcolor{preprocessor}{\#define TAMP\_BKP11R                   TAMP\_BKP11R\_Msk}}
\DoxyCodeLine{9026 }
\DoxyCodeLine{9027 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP12R register  ***************/}}
\DoxyCodeLine{9028 \textcolor{preprocessor}{\#define TAMP\_BKP12R\_Pos               (0U)}}
\DoxyCodeLine{9029 \textcolor{preprocessor}{\#define TAMP\_BKP12R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP12R\_Pos)          }}
\DoxyCodeLine{9030 \textcolor{preprocessor}{\#define TAMP\_BKP12R                   TAMP\_BKP12R\_Msk}}
\DoxyCodeLine{9031 }
\DoxyCodeLine{9032 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP13R register  ***************/}}
\DoxyCodeLine{9033 \textcolor{preprocessor}{\#define TAMP\_BKP13R\_Pos               (0U)}}
\DoxyCodeLine{9034 \textcolor{preprocessor}{\#define TAMP\_BKP13R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP13R\_Pos)          }}
\DoxyCodeLine{9035 \textcolor{preprocessor}{\#define TAMP\_BKP13R                   TAMP\_BKP13R\_Msk}}
\DoxyCodeLine{9036 }
\DoxyCodeLine{9037 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP14R register  ***************/}}
\DoxyCodeLine{9038 \textcolor{preprocessor}{\#define TAMP\_BKP14R\_Pos               (0U)}}
\DoxyCodeLine{9039 \textcolor{preprocessor}{\#define TAMP\_BKP14R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP14R\_Pos)          }}
\DoxyCodeLine{9040 \textcolor{preprocessor}{\#define TAMP\_BKP14R                   TAMP\_BKP14R\_Msk}}
\DoxyCodeLine{9041 }
\DoxyCodeLine{9042 \textcolor{comment}{/********************  Bits definition for TAMP\_BKP15R register  ***************/}}
\DoxyCodeLine{9043 \textcolor{preprocessor}{\#define TAMP\_BKP15R\_Pos               (0U)}}
\DoxyCodeLine{9044 \textcolor{preprocessor}{\#define TAMP\_BKP15R\_Msk               (0xFFFFFFFFUL << TAMP\_BKP15R\_Pos)          }}
\DoxyCodeLine{9045 \textcolor{preprocessor}{\#define TAMP\_BKP15R                   TAMP\_BKP15R\_Msk}}
\DoxyCodeLine{9046 }
\DoxyCodeLine{9047 }
\DoxyCodeLine{9048 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9049 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9050 \textcolor{comment}{/*                          Serial Audio Interface                            */}}
\DoxyCodeLine{9051 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9052 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9053 \textcolor{comment}{/********************  Bit definition for SAI\_GCR register  *******************/}}
\DoxyCodeLine{9054 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Pos         (0U)}}
\DoxyCodeLine{9055 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Msk         (0x3UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{9056 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN             SAI\_GCR\_SYNCIN\_Msk                          }}
\DoxyCodeLine{9057 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_0           (0x1UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{9058 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_1           (0x2UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{9060 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Pos        (4U)}}
\DoxyCodeLine{9061 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Msk        (0x3UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{9062 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT            SAI\_GCR\_SYNCOUT\_Msk                         }}
\DoxyCodeLine{9063 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_0          (0x1UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{9064 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_1          (0x2UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{9066 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR1 register  *******************/}}
\DoxyCodeLine{9067 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Pos          (0U)}}
\DoxyCodeLine{9068 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Msk          (0x3UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{9069 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE              SAI\_xCR1\_MODE\_Msk                           }}
\DoxyCodeLine{9070 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_0            (0x1UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{9071 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_1            (0x2UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{9073 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Pos        (2U)}}
\DoxyCodeLine{9074 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Msk        (0x3UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{9075 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG            SAI\_xCR1\_PRTCFG\_Msk                         }}
\DoxyCodeLine{9076 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_0          (0x1UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{9077 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_1          (0x2UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{9079 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Pos            (5U)}}
\DoxyCodeLine{9080 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Msk            (0x7UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{9081 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS                SAI\_xCR1\_DS\_Msk                             }}
\DoxyCodeLine{9082 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_0              (0x1UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{9083 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_1              (0x2UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{9084 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_2              (0x4UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{9086 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Pos      (8U)}}
\DoxyCodeLine{9087 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Msk      (0x1UL << SAI\_xCR1\_LSBFIRST\_Pos)            }}
\DoxyCodeLine{9088 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST          SAI\_xCR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{9089 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Pos         (9U)}}
\DoxyCodeLine{9090 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Msk         (0x1UL << SAI\_xCR1\_CKSTR\_Pos)               }}
\DoxyCodeLine{9091 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR             SAI\_xCR1\_CKSTR\_Msk                          }}
\DoxyCodeLine{9093 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Pos        (10U)}}
\DoxyCodeLine{9094 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Msk        (0x3UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{9095 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN            SAI\_xCR1\_SYNCEN\_Msk                         }}
\DoxyCodeLine{9096 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_0          (0x1UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{9097 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_1          (0x2UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{9099 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Pos          (12U)}}
\DoxyCodeLine{9100 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Msk          (0x1UL << SAI\_xCR1\_MONO\_Pos)                }}
\DoxyCodeLine{9101 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO              SAI\_xCR1\_MONO\_Msk                           }}
\DoxyCodeLine{9102 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Pos       (13U)}}
\DoxyCodeLine{9103 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Msk       (0x1UL << SAI\_xCR1\_OUTDRIV\_Pos)             }}
\DoxyCodeLine{9104 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV           SAI\_xCR1\_OUTDRIV\_Msk                        }}
\DoxyCodeLine{9105 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Pos         (16U)}}
\DoxyCodeLine{9106 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Msk         (0x1UL << SAI\_xCR1\_SAIEN\_Pos)               }}
\DoxyCodeLine{9107 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN             SAI\_xCR1\_SAIEN\_Msk                          }}
\DoxyCodeLine{9108 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Pos         (17U)}}
\DoxyCodeLine{9109 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Msk         (0x1UL << SAI\_xCR1\_DMAEN\_Pos)               }}
\DoxyCodeLine{9110 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN             SAI\_xCR1\_DMAEN\_Msk                          }}
\DoxyCodeLine{9111 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Pos         (19U)}}
\DoxyCodeLine{9112 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Msk         (0x1UL << SAI\_xCR1\_NODIV\_Pos)               }}
\DoxyCodeLine{9113 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV             SAI\_xCR1\_NODIV\_Msk                          }}
\DoxyCodeLine{9115 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Pos        (20U)}}
\DoxyCodeLine{9116 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Msk        (0x3FUL << SAI\_xCR1\_MCKDIV\_Pos)             }}
\DoxyCodeLine{9117 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV            SAI\_xCR1\_MCKDIV\_Msk                         }}
\DoxyCodeLine{9118 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_0          (0x00100000U)                               }}
\DoxyCodeLine{9119 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_1          (0x00200000U)                               }}
\DoxyCodeLine{9120 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_2          (0x00400000U)                               }}
\DoxyCodeLine{9121 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_3          (0x00800000U)                               }}
\DoxyCodeLine{9122 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_4          (0x01000000U)                               }}
\DoxyCodeLine{9123 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_5          (0x02000000U)                               }}
\DoxyCodeLine{9125 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR\_Pos           (26U)}}
\DoxyCodeLine{9126 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR\_Msk           (0x1UL << SAI\_xCR1\_OSR\_Pos)                 }}
\DoxyCodeLine{9127 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR               SAI\_xCR1\_OSR\_Msk                            }}
\DoxyCodeLine{9129 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN\_Pos         (27U)}}
\DoxyCodeLine{9130 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN\_Msk         (0x1UL << SAI\_xCR1\_MCKEN\_Pos)               }}
\DoxyCodeLine{9131 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN             SAI\_xCR1\_MCKEN\_Msk                          }}
\DoxyCodeLine{9133 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR2 register  *******************/}}
\DoxyCodeLine{9134 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Pos           (0U)}}
\DoxyCodeLine{9135 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Msk           (0x7UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{9136 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH               SAI\_xCR2\_FTH\_Msk                            }}
\DoxyCodeLine{9137 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_0             (0x1UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{9138 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_1             (0x2UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{9139 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_2             (0x4UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{9141 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Pos        (3U)}}
\DoxyCodeLine{9142 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Msk        (0x1UL << SAI\_xCR2\_FFLUSH\_Pos)              }}
\DoxyCodeLine{9143 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH            SAI\_xCR2\_FFLUSH\_Msk                         }}
\DoxyCodeLine{9144 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Pos          (4U)}}
\DoxyCodeLine{9145 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Msk          (0x1UL << SAI\_xCR2\_TRIS\_Pos)                }}
\DoxyCodeLine{9146 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS              SAI\_xCR2\_TRIS\_Msk                           }}
\DoxyCodeLine{9147 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Pos          (5U)}}
\DoxyCodeLine{9148 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Msk          (0x1UL << SAI\_xCR2\_MUTE\_Pos)                }}
\DoxyCodeLine{9149 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE              SAI\_xCR2\_MUTE\_Msk                           }}
\DoxyCodeLine{9150 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Pos       (6U)}}
\DoxyCodeLine{9151 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Msk       (0x1UL << SAI\_xCR2\_MUTEVAL\_Pos)             }}
\DoxyCodeLine{9152 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL           SAI\_xCR2\_MUTEVAL\_Msk                        }}
\DoxyCodeLine{9155 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Pos       (7U)}}
\DoxyCodeLine{9156 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Msk       (0x3FUL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9157 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT           SAI\_xCR2\_MUTECNT\_Msk                        }}
\DoxyCodeLine{9158 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_0         (0x01UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9159 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_1         (0x02UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9160 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_2         (0x04UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9161 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_3         (0x08UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9162 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_4         (0x10UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9163 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_5         (0x20UL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{9165 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Pos           (13U)}}
\DoxyCodeLine{9166 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Msk           (0x1UL << SAI\_xCR2\_CPL\_Pos)                 }}
\DoxyCodeLine{9167 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL               SAI\_xCR2\_CPL\_Msk                            }}
\DoxyCodeLine{9168 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Pos          (14U)}}
\DoxyCodeLine{9169 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Msk          (0x3UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{9170 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP              SAI\_xCR2\_COMP\_Msk                           }}
\DoxyCodeLine{9171 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_0            (0x1UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{9172 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_1            (0x2UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{9175 \textcolor{comment}{/******************  Bit definition for SAI\_xFRCR register  *******************/}}
\DoxyCodeLine{9176 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Pos          (0U)}}
\DoxyCodeLine{9177 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Msk          (0xFFUL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9178 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL              SAI\_xFRCR\_FRL\_Msk                           }}
\DoxyCodeLine{9179 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_0            (0x01UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9180 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_1            (0x02UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9181 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_2            (0x04UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9182 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_3            (0x08UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9183 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_4            (0x10UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9184 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_5            (0x20UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9185 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_6            (0x40UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9186 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_7            (0x80UL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{9188 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Pos        (8U)}}
\DoxyCodeLine{9189 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Msk        (0x7FUL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9190 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL            SAI\_xFRCR\_FSALL\_Msk                         }}
\DoxyCodeLine{9191 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_0          (0x01UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9192 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_1          (0x02UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9193 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_2          (0x04UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9194 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_3          (0x08UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9195 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_4          (0x10UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9196 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_5          (0x20UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9197 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_6          (0x40UL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{9199 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Pos        (16U)}}
\DoxyCodeLine{9200 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Msk        (0x1UL << SAI\_xFRCR\_FSDEF\_Pos)              }}
\DoxyCodeLine{9201 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF            SAI\_xFRCR\_FSDEF\_Msk                         }}
\DoxyCodeLine{9202 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Pos        (17U)}}
\DoxyCodeLine{9203 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Msk        (0x1UL << SAI\_xFRCR\_FSPOL\_Pos)              }}
\DoxyCodeLine{9204 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL            SAI\_xFRCR\_FSPOL\_Msk                         }}
\DoxyCodeLine{9205 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Pos        (18U)}}
\DoxyCodeLine{9206 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Msk        (0x1UL << SAI\_xFRCR\_FSOFF\_Pos)              }}
\DoxyCodeLine{9207 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF            SAI\_xFRCR\_FSOFF\_Msk                         }}
\DoxyCodeLine{9209 \textcolor{comment}{/******************  Bit definition for SAI\_xSLOTR register  *******************/}}
\DoxyCodeLine{9210 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Pos       (0U)}}
\DoxyCodeLine{9211 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Msk       (0x1FUL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{9212 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF           SAI\_xSLOTR\_FBOFF\_Msk                        }}
\DoxyCodeLine{9213 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_0         (0x01UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{9214 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_1         (0x02UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{9215 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_2         (0x04UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{9216 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_3         (0x08UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{9217 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_4         (0x10UL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{9219 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Pos      (6U)}}
\DoxyCodeLine{9220 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Msk      (0x3UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{9221 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ          SAI\_xSLOTR\_SLOTSZ\_Msk                       }}
\DoxyCodeLine{9222 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_0        (0x1UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{9223 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_1        (0x2UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{9225 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Pos      (8U)}}
\DoxyCodeLine{9226 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Msk      (0xFUL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{9227 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT          SAI\_xSLOTR\_NBSLOT\_Msk                       }}
\DoxyCodeLine{9228 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_0        (0x1UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{9229 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_1        (0x2UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{9230 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_2        (0x4UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{9231 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_3        (0x8UL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{9233 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Pos      (16U)}}
\DoxyCodeLine{9234 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Msk      (0xFFFFUL << SAI\_xSLOTR\_SLOTEN\_Pos)         }}
\DoxyCodeLine{9235 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN          SAI\_xSLOTR\_SLOTEN\_Msk                       }}
\DoxyCodeLine{9237 \textcolor{comment}{/*******************  Bit definition for SAI\_xIMR register  *******************/}}
\DoxyCodeLine{9238 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Pos      (0U)}}
\DoxyCodeLine{9239 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Msk      (0x1UL << SAI\_xIMR\_OVRUDRIE\_Pos)            }}
\DoxyCodeLine{9240 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE          SAI\_xIMR\_OVRUDRIE\_Msk                       }}
\DoxyCodeLine{9241 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Pos     (1U)}}
\DoxyCodeLine{9242 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Msk     (0x1UL << SAI\_xIMR\_MUTEDETIE\_Pos)           }}
\DoxyCodeLine{9243 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE         SAI\_xIMR\_MUTEDETIE\_Msk                      }}
\DoxyCodeLine{9244 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Pos      (2U)}}
\DoxyCodeLine{9245 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Msk      (0x1UL << SAI\_xIMR\_WCKCFGIE\_Pos)            }}
\DoxyCodeLine{9246 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE          SAI\_xIMR\_WCKCFGIE\_Msk                       }}
\DoxyCodeLine{9247 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Pos        (3U)}}
\DoxyCodeLine{9248 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Msk        (0x1UL << SAI\_xIMR\_FREQIE\_Pos)              }}
\DoxyCodeLine{9249 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE            SAI\_xIMR\_FREQIE\_Msk                         }}
\DoxyCodeLine{9250 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Pos       (4U)}}
\DoxyCodeLine{9251 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Msk       (0x1UL << SAI\_xIMR\_CNRDYIE\_Pos)             }}
\DoxyCodeLine{9252 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE           SAI\_xIMR\_CNRDYIE\_Msk                        }}
\DoxyCodeLine{9253 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Pos      (5U)}}
\DoxyCodeLine{9254 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_AFSDETIE\_Pos)            }}
\DoxyCodeLine{9255 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE          SAI\_xIMR\_AFSDETIE\_Msk                       }}
\DoxyCodeLine{9256 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Pos      (6U)}}
\DoxyCodeLine{9257 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_LFSDETIE\_Pos)            }}
\DoxyCodeLine{9258 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE          SAI\_xIMR\_LFSDETIE\_Msk                       }}
\DoxyCodeLine{9260 \textcolor{comment}{/********************  Bit definition for SAI\_xSR register  *******************/}}
\DoxyCodeLine{9261 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Pos         (0U)}}
\DoxyCodeLine{9262 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Msk         (0x1UL << SAI\_xSR\_OVRUDR\_Pos)               }}
\DoxyCodeLine{9263 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR             SAI\_xSR\_OVRUDR\_Msk                          }}
\DoxyCodeLine{9264 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Pos        (1U)}}
\DoxyCodeLine{9265 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Msk        (0x1UL << SAI\_xSR\_MUTEDET\_Pos)              }}
\DoxyCodeLine{9266 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET            SAI\_xSR\_MUTEDET\_Msk                         }}
\DoxyCodeLine{9267 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Pos         (2U)}}
\DoxyCodeLine{9268 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Msk         (0x1UL << SAI\_xSR\_WCKCFG\_Pos)               }}
\DoxyCodeLine{9269 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG             SAI\_xSR\_WCKCFG\_Msk                          }}
\DoxyCodeLine{9270 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Pos           (3U)}}
\DoxyCodeLine{9271 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Msk           (0x1UL << SAI\_xSR\_FREQ\_Pos)                 }}
\DoxyCodeLine{9272 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ               SAI\_xSR\_FREQ\_Msk                            }}
\DoxyCodeLine{9273 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Pos          (4U)}}
\DoxyCodeLine{9274 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Msk          (0x1UL << SAI\_xSR\_CNRDY\_Pos)                }}
\DoxyCodeLine{9275 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY              SAI\_xSR\_CNRDY\_Msk                           }}
\DoxyCodeLine{9276 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Pos         (5U)}}
\DoxyCodeLine{9277 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Msk         (0x1UL << SAI\_xSR\_AFSDET\_Pos)               }}
\DoxyCodeLine{9278 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET             SAI\_xSR\_AFSDET\_Msk                          }}
\DoxyCodeLine{9279 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Pos         (6U)}}
\DoxyCodeLine{9280 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Msk         (0x1UL << SAI\_xSR\_LFSDET\_Pos)               }}
\DoxyCodeLine{9281 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET             SAI\_xSR\_LFSDET\_Msk                          }}
\DoxyCodeLine{9283 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Pos           (16U)}}
\DoxyCodeLine{9284 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Msk           (0x7UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{9285 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL               SAI\_xSR\_FLVL\_Msk                            }}
\DoxyCodeLine{9286 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_0             (0x1UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{9287 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_1             (0x2UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{9288 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_2             (0x4UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{9290 \textcolor{comment}{/******************  Bit definition for SAI\_xCLRFR register  ******************/}}
\DoxyCodeLine{9291 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Pos     (0U)}}
\DoxyCodeLine{9292 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Msk     (0x1UL << SAI\_xCLRFR\_COVRUDR\_Pos)           }}
\DoxyCodeLine{9293 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR         SAI\_xCLRFR\_COVRUDR\_Msk                      }}
\DoxyCodeLine{9294 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Pos    (1U)}}
\DoxyCodeLine{9295 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Msk    (0x1UL << SAI\_xCLRFR\_CMUTEDET\_Pos)          }}
\DoxyCodeLine{9296 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET        SAI\_xCLRFR\_CMUTEDET\_Msk                     }}
\DoxyCodeLine{9297 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Pos     (2U)}}
\DoxyCodeLine{9298 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Msk     (0x1UL << SAI\_xCLRFR\_CWCKCFG\_Pos)           }}
\DoxyCodeLine{9299 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG         SAI\_xCLRFR\_CWCKCFG\_Msk                      }}
\DoxyCodeLine{9300 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Pos       (3U)}}
\DoxyCodeLine{9301 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Msk       (0x1UL << SAI\_xCLRFR\_CFREQ\_Pos)             }}
\DoxyCodeLine{9302 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ           SAI\_xCLRFR\_CFREQ\_Msk                        }}
\DoxyCodeLine{9303 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Pos      (4U)}}
\DoxyCodeLine{9304 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Msk      (0x1UL << SAI\_xCLRFR\_CCNRDY\_Pos)            }}
\DoxyCodeLine{9305 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY          SAI\_xCLRFR\_CCNRDY\_Msk                       }}
\DoxyCodeLine{9306 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Pos     (5U)}}
\DoxyCodeLine{9307 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CAFSDET\_Pos)           }}
\DoxyCodeLine{9308 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET         SAI\_xCLRFR\_CAFSDET\_Msk                      }}
\DoxyCodeLine{9309 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Pos     (6U)}}
\DoxyCodeLine{9310 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CLFSDET\_Pos)           }}
\DoxyCodeLine{9311 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET         SAI\_xCLRFR\_CLFSDET\_Msk                      }}
\DoxyCodeLine{9313 \textcolor{comment}{/******************  Bit definition for SAI\_xDR register  ******************/}}
\DoxyCodeLine{9314 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Pos           (0U)}}
\DoxyCodeLine{9315 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Msk           (0xFFFFFFFFUL << SAI\_xDR\_DATA\_Pos)          }}
\DoxyCodeLine{9316 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA               SAI\_xDR\_DATA\_Msk}}
\DoxyCodeLine{9317 }
\DoxyCodeLine{9318 \textcolor{comment}{/******************  Bit definition for SAI\_PDMCR register  *******************/}}
\DoxyCodeLine{9319 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN\_Pos        (0U)}}
\DoxyCodeLine{9320 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN\_Msk        (0x1UL << SAI\_PDMCR\_PDMEN\_Pos)              }}
\DoxyCodeLine{9321 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN            SAI\_PDMCR\_PDMEN\_Msk                         }}
\DoxyCodeLine{9323 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_Pos       (4U)}}
\DoxyCodeLine{9324 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_Msk       (0x3UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{9325 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR           SAI\_PDMCR\_MICNBR\_Msk                        }}
\DoxyCodeLine{9326 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_0         (0x1UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{9327 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_1         (0x2UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{9329 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1\_Pos        (8U)}}
\DoxyCodeLine{9330 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1\_Msk        (0x1UL << SAI\_PDMCR\_CKEN1\_Pos)              }}
\DoxyCodeLine{9331 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1            SAI\_PDMCR\_CKEN1\_Msk                         }}
\DoxyCodeLine{9332 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2\_Pos        (9U)}}
\DoxyCodeLine{9333 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2\_Msk        (0x1UL << SAI\_PDMCR\_CKEN2\_Pos)              }}
\DoxyCodeLine{9334 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2            SAI\_PDMCR\_CKEN2\_Msk                         }}
\DoxyCodeLine{9335 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3\_Pos        (10U)}}
\DoxyCodeLine{9336 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3\_Msk        (0x1UL << SAI\_PDMCR\_CKEN3\_Pos)              }}
\DoxyCodeLine{9337 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3            SAI\_PDMCR\_CKEN3\_Msk                         }}
\DoxyCodeLine{9338 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4\_Pos        (11U)}}
\DoxyCodeLine{9339 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4\_Msk        (0x1UL << SAI\_PDMCR\_CKEN4\_Pos)              }}
\DoxyCodeLine{9340 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4            SAI\_PDMCR\_CKEN4\_Msk                         }}
\DoxyCodeLine{9342 \textcolor{comment}{/******************  Bit definition for SAI\_PDMDLY register  ******************/}}
\DoxyCodeLine{9343 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_Pos      (0U)}}
\DoxyCodeLine{9344 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{9345 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L          SAI\_PDMDLY\_DLYM1L\_Msk                       }}
\DoxyCodeLine{9346 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_0        (0x1UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{9347 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_1        (0x2UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{9348 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_2        (0x4UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{9350 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_Pos      (4U)}}
\DoxyCodeLine{9351 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{9352 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R          SAI\_PDMDLY\_DLYM1R\_Msk                       }}
\DoxyCodeLine{9353 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_0        (0x1UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{9354 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_1        (0x2UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{9355 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_2        (0x4UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{9357 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_Pos      (8U)}}
\DoxyCodeLine{9358 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{9359 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L          SAI\_PDMDLY\_DLYM2L\_Msk                       }}
\DoxyCodeLine{9360 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_0        (0x1UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{9361 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_1        (0x2UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{9362 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_2        (0x4UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{9364 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_Pos      (12U)}}
\DoxyCodeLine{9365 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{9366 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R          SAI\_PDMDLY\_DLYM2R\_Msk                       }}
\DoxyCodeLine{9367 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_0        (0x1UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{9368 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_1        (0x2UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{9369 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_2        (0x4UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{9371 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_Pos      (16U)}}
\DoxyCodeLine{9372 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{9373 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L          SAI\_PDMDLY\_DLYM3L\_Msk                       }}
\DoxyCodeLine{9374 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_0        (0x1UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{9375 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_1        (0x2UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{9376 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_2        (0x4UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{9378 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_Pos      (20U)}}
\DoxyCodeLine{9379 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{9380 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R          SAI\_PDMDLY\_DLYM3R\_Msk                       }}
\DoxyCodeLine{9381 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_0        (0x1UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{9382 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_1        (0x2UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{9383 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_2        (0x4UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{9385 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_Pos      (24U)}}
\DoxyCodeLine{9386 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{9387 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L          SAI\_PDMDLY\_DLYM4L\_Msk                       }}
\DoxyCodeLine{9388 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_0        (0x1UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{9389 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_1        (0x2UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{9390 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_2        (0x4UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{9392 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_Pos      (28U)}}
\DoxyCodeLine{9393 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{9394 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R          SAI\_PDMDLY\_DLYM4R\_Msk                       }}
\DoxyCodeLine{9395 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_0        (0x1UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{9396 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_1        (0x2UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{9397 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_2        (0x4UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{9400 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9401 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9402 \textcolor{comment}{/*                        Serial Peripheral Interface (SPI)                   */}}
\DoxyCodeLine{9403 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9404 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9405 \textcolor{comment}{/*}}
\DoxyCodeLine{9406 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32G4 serie)}}
\DoxyCodeLine{9407 \textcolor{comment}{ */}}
\DoxyCodeLine{9408 \textcolor{preprocessor}{\#define SPI\_I2S\_SUPPORT                       }}
\DoxyCodeLine{9410 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{9411 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Pos            (0U)}}
\DoxyCodeLine{9412 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Msk            (0x1UL << SPI\_CR1\_CPHA\_Pos)                }}
\DoxyCodeLine{9413 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA                SPI\_CR1\_CPHA\_Msk                           }}
\DoxyCodeLine{9414 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Pos            (1U)}}
\DoxyCodeLine{9415 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Msk            (0x1UL << SPI\_CR1\_CPOL\_Pos)                }}
\DoxyCodeLine{9416 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL                SPI\_CR1\_CPOL\_Msk                           }}
\DoxyCodeLine{9417 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Pos            (2U)}}
\DoxyCodeLine{9418 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Msk            (0x1UL << SPI\_CR1\_MSTR\_Pos)                }}
\DoxyCodeLine{9419 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR                SPI\_CR1\_MSTR\_Msk                           }}
\DoxyCodeLine{9421 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Pos              (3U)}}
\DoxyCodeLine{9422 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Msk              (0x7UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{9423 \textcolor{preprocessor}{\#define SPI\_CR1\_BR                  SPI\_CR1\_BR\_Msk                             }}
\DoxyCodeLine{9424 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_0                (0x1UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{9425 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_1                (0x2UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{9426 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_2                (0x4UL << SPI\_CR1\_BR\_Pos)                  }}
\DoxyCodeLine{9428 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Pos             (6U)}}
\DoxyCodeLine{9429 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Msk             (0x1UL << SPI\_CR1\_SPE\_Pos)                 }}
\DoxyCodeLine{9430 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE                 SPI\_CR1\_SPE\_Msk                            }}
\DoxyCodeLine{9431 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Pos        (7U)}}
\DoxyCodeLine{9432 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Msk        (0x1UL << SPI\_CR1\_LSBFIRST\_Pos)            }}
\DoxyCodeLine{9433 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST            SPI\_CR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{9434 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Pos             (8U)}}
\DoxyCodeLine{9435 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Msk             (0x1UL << SPI\_CR1\_SSI\_Pos)                 }}
\DoxyCodeLine{9436 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI                 SPI\_CR1\_SSI\_Msk                            }}
\DoxyCodeLine{9437 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Pos             (9U)}}
\DoxyCodeLine{9438 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Msk             (0x1UL << SPI\_CR1\_SSM\_Pos)                 }}
\DoxyCodeLine{9439 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM                 SPI\_CR1\_SSM\_Msk                            }}
\DoxyCodeLine{9440 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Pos          (10U)}}
\DoxyCodeLine{9441 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Msk          (0x1UL << SPI\_CR1\_RXONLY\_Pos)              }}
\DoxyCodeLine{9442 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY              SPI\_CR1\_RXONLY\_Msk                         }}
\DoxyCodeLine{9443 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL\_Pos            (11U)}}
\DoxyCodeLine{9444 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL\_Msk            (0x1UL << SPI\_CR1\_CRCL\_Pos)                }}
\DoxyCodeLine{9445 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCL                SPI\_CR1\_CRCL\_Msk                           }}
\DoxyCodeLine{9446 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Pos         (12U)}}
\DoxyCodeLine{9447 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Msk         (0x1UL << SPI\_CR1\_CRCNEXT\_Pos)             }}
\DoxyCodeLine{9448 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT             SPI\_CR1\_CRCNEXT\_Msk                        }}
\DoxyCodeLine{9449 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Pos           (13U)}}
\DoxyCodeLine{9450 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Msk           (0x1UL << SPI\_CR1\_CRCEN\_Pos)               }}
\DoxyCodeLine{9451 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN               SPI\_CR1\_CRCEN\_Msk                          }}
\DoxyCodeLine{9452 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Pos          (14U)}}
\DoxyCodeLine{9453 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Msk          (0x1UL << SPI\_CR1\_BIDIOE\_Pos)              }}
\DoxyCodeLine{9454 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE              SPI\_CR1\_BIDIOE\_Msk                         }}
\DoxyCodeLine{9455 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Pos        (15U)}}
\DoxyCodeLine{9456 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Msk        (0x1UL << SPI\_CR1\_BIDIMODE\_Pos)            }}
\DoxyCodeLine{9457 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE            SPI\_CR1\_BIDIMODE\_Msk                       }}
\DoxyCodeLine{9459 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{9460 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Pos         (0U)}}
\DoxyCodeLine{9461 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Msk         (0x1UL << SPI\_CR2\_RXDMAEN\_Pos)             }}
\DoxyCodeLine{9462 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN             SPI\_CR2\_RXDMAEN\_Msk                        }}
\DoxyCodeLine{9463 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Pos         (1U)}}
\DoxyCodeLine{9464 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Msk         (0x1UL << SPI\_CR2\_TXDMAEN\_Pos)             }}
\DoxyCodeLine{9465 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN             SPI\_CR2\_TXDMAEN\_Msk                        }}
\DoxyCodeLine{9466 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Pos            (2U)}}
\DoxyCodeLine{9467 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Msk            (0x1UL << SPI\_CR2\_SSOE\_Pos)                }}
\DoxyCodeLine{9468 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE                SPI\_CR2\_SSOE\_Msk                           }}
\DoxyCodeLine{9469 \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP\_Pos            (3U)}}
\DoxyCodeLine{9470 \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP\_Msk            (0x1UL << SPI\_CR2\_NSSP\_Pos)                }}
\DoxyCodeLine{9471 \textcolor{preprocessor}{\#define SPI\_CR2\_NSSP                SPI\_CR2\_NSSP\_Msk                           }}
\DoxyCodeLine{9472 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Pos             (4U)}}
\DoxyCodeLine{9473 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Msk             (0x1UL << SPI\_CR2\_FRF\_Pos)                 }}
\DoxyCodeLine{9474 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF                 SPI\_CR2\_FRF\_Msk                            }}
\DoxyCodeLine{9475 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Pos           (5U)}}
\DoxyCodeLine{9476 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Msk           (0x1UL << SPI\_CR2\_ERRIE\_Pos)               }}
\DoxyCodeLine{9477 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE               SPI\_CR2\_ERRIE\_Msk                          }}
\DoxyCodeLine{9478 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Pos          (6U)}}
\DoxyCodeLine{9479 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Msk          (0x1UL << SPI\_CR2\_RXNEIE\_Pos)              }}
\DoxyCodeLine{9480 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE              SPI\_CR2\_RXNEIE\_Msk                         }}
\DoxyCodeLine{9481 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Pos           (7U)}}
\DoxyCodeLine{9482 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Msk           (0x1UL << SPI\_CR2\_TXEIE\_Pos)               }}
\DoxyCodeLine{9483 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE               SPI\_CR2\_TXEIE\_Msk                          }}
\DoxyCodeLine{9484 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_Pos              (8U)}}
\DoxyCodeLine{9485 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_Msk              (0xFUL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{9486 \textcolor{preprocessor}{\#define SPI\_CR2\_DS                  SPI\_CR2\_DS\_Msk                             }}
\DoxyCodeLine{9487 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_0                (0x1UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{9488 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_1                (0x2UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{9489 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_2                (0x4UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{9490 \textcolor{preprocessor}{\#define SPI\_CR2\_DS\_3                (0x8UL << SPI\_CR2\_DS\_Pos)                  }}
\DoxyCodeLine{9491 \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH\_Pos           (12U)}}
\DoxyCodeLine{9492 \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH\_Msk           (0x1UL << SPI\_CR2\_FRXTH\_Pos)               }}
\DoxyCodeLine{9493 \textcolor{preprocessor}{\#define SPI\_CR2\_FRXTH               SPI\_CR2\_FRXTH\_Msk                          }}
\DoxyCodeLine{9494 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX\_Pos          (13U)}}
\DoxyCodeLine{9495 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX\_Msk          (0x1UL << SPI\_CR2\_LDMARX\_Pos)              }}
\DoxyCodeLine{9496 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMARX              SPI\_CR2\_LDMARX\_Msk                         }}
\DoxyCodeLine{9497 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX\_Pos          (14U)}}
\DoxyCodeLine{9498 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX\_Msk          (0x1UL << SPI\_CR2\_LDMATX\_Pos)              }}
\DoxyCodeLine{9499 \textcolor{preprocessor}{\#define SPI\_CR2\_LDMATX              SPI\_CR2\_LDMATX\_Msk                         }}
\DoxyCodeLine{9501 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{9502 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Pos             (0U)}}
\DoxyCodeLine{9503 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Msk             (0x1UL << SPI\_SR\_RXNE\_Pos)                 }}
\DoxyCodeLine{9504 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE                 SPI\_SR\_RXNE\_Msk                            }}
\DoxyCodeLine{9505 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Pos              (1U)}}
\DoxyCodeLine{9506 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Msk              (0x1UL << SPI\_SR\_TXE\_Pos)                  }}
\DoxyCodeLine{9507 \textcolor{preprocessor}{\#define SPI\_SR\_TXE                  SPI\_SR\_TXE\_Msk                             }}
\DoxyCodeLine{9508 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Pos           (2U)}}
\DoxyCodeLine{9509 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Msk           (0x1UL << SPI\_SR\_CHSIDE\_Pos)               }}
\DoxyCodeLine{9510 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE               SPI\_SR\_CHSIDE\_Msk                          }}
\DoxyCodeLine{9511 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Pos              (3U)}}
\DoxyCodeLine{9512 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Msk              (0x1UL << SPI\_SR\_UDR\_Pos)                  }}
\DoxyCodeLine{9513 \textcolor{preprocessor}{\#define SPI\_SR\_UDR                  SPI\_SR\_UDR\_Msk                             }}
\DoxyCodeLine{9514 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Pos           (4U)}}
\DoxyCodeLine{9515 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Msk           (0x1UL << SPI\_SR\_CRCERR\_Pos)               }}
\DoxyCodeLine{9516 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR               SPI\_SR\_CRCERR\_Msk                          }}
\DoxyCodeLine{9517 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Pos             (5U)}}
\DoxyCodeLine{9518 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Msk             (0x1UL << SPI\_SR\_MODF\_Pos)                 }}
\DoxyCodeLine{9519 \textcolor{preprocessor}{\#define SPI\_SR\_MODF                 SPI\_SR\_MODF\_Msk                            }}
\DoxyCodeLine{9520 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Pos              (6U)}}
\DoxyCodeLine{9521 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Msk              (0x1UL << SPI\_SR\_OVR\_Pos)                  }}
\DoxyCodeLine{9522 \textcolor{preprocessor}{\#define SPI\_SR\_OVR                  SPI\_SR\_OVR\_Msk                             }}
\DoxyCodeLine{9523 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Pos              (7U)}}
\DoxyCodeLine{9524 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Msk              (0x1UL << SPI\_SR\_BSY\_Pos)                  }}
\DoxyCodeLine{9525 \textcolor{preprocessor}{\#define SPI\_SR\_BSY                  SPI\_SR\_BSY\_Msk                             }}
\DoxyCodeLine{9526 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Pos              (8U)}}
\DoxyCodeLine{9527 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Msk              (0x1UL << SPI\_SR\_FRE\_Pos)                  }}
\DoxyCodeLine{9528 \textcolor{preprocessor}{\#define SPI\_SR\_FRE                  SPI\_SR\_FRE\_Msk                             }}
\DoxyCodeLine{9529 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_Pos            (9U)}}
\DoxyCodeLine{9530 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_Msk            (0x3UL << SPI\_SR\_FRLVL\_Pos)                }}
\DoxyCodeLine{9531 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL                SPI\_SR\_FRLVL\_Msk                           }}
\DoxyCodeLine{9532 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_0              (0x1UL << SPI\_SR\_FRLVL\_Pos)                }}
\DoxyCodeLine{9533 \textcolor{preprocessor}{\#define SPI\_SR\_FRLVL\_1              (0x2UL << SPI\_SR\_FRLVL\_Pos)                }}
\DoxyCodeLine{9534 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_Pos            (11U)}}
\DoxyCodeLine{9535 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_Msk            (0x3UL << SPI\_SR\_FTLVL\_Pos)                }}
\DoxyCodeLine{9536 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL                SPI\_SR\_FTLVL\_Msk                           }}
\DoxyCodeLine{9537 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_0              (0x1UL << SPI\_SR\_FTLVL\_Pos)                }}
\DoxyCodeLine{9538 \textcolor{preprocessor}{\#define SPI\_SR\_FTLVL\_1              (0x2UL << SPI\_SR\_FTLVL\_Pos)                }}
\DoxyCodeLine{9540 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{9541 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Pos               (0U)}}
\DoxyCodeLine{9542 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Msk               (0xFFFFUL << SPI\_DR\_DR\_Pos)                }}
\DoxyCodeLine{9543 \textcolor{preprocessor}{\#define SPI\_DR\_DR                   SPI\_DR\_DR\_Msk                              }}
\DoxyCodeLine{9545 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{9546 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Pos       (0U)}}
\DoxyCodeLine{9547 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Msk       (0xFFFFUL << SPI\_CRCPR\_CRCPOLY\_Pos)        }}
\DoxyCodeLine{9548 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY           SPI\_CRCPR\_CRCPOLY\_Msk                      }}
\DoxyCodeLine{9550 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{9551 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Pos        (0U)}}
\DoxyCodeLine{9552 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Msk        (0xFFFFUL << SPI\_RXCRCR\_RXCRC\_Pos)         }}
\DoxyCodeLine{9553 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC            SPI\_RXCRCR\_RXCRC\_Msk                       }}
\DoxyCodeLine{9555 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{9556 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Pos        (0U)}}
\DoxyCodeLine{9557 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Msk        (0xFFFFUL << SPI\_TXCRCR\_TXCRC\_Pos)         }}
\DoxyCodeLine{9558 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC            SPI\_TXCRCR\_TXCRC\_Msk                       }}
\DoxyCodeLine{9560 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{9561 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Pos       (0U)}}
\DoxyCodeLine{9562 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Msk       (0x1UL << SPI\_I2SCFGR\_CHLEN\_Pos)           }}
\DoxyCodeLine{9563 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN           SPI\_I2SCFGR\_CHLEN\_Msk                      }}
\DoxyCodeLine{9564 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Pos      (1U)}}
\DoxyCodeLine{9565 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Msk      (0x3UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{9566 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN          SPI\_I2SCFGR\_DATLEN\_Msk                     }}
\DoxyCodeLine{9567 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_0        (0x1UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{9568 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_1        (0x2UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{9569 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Pos       (3U)}}
\DoxyCodeLine{9570 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Msk       (0x1UL << SPI\_I2SCFGR\_CKPOL\_Pos)           }}
\DoxyCodeLine{9571 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL           SPI\_I2SCFGR\_CKPOL\_Msk                      }}
\DoxyCodeLine{9572 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Pos      (4U)}}
\DoxyCodeLine{9573 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{9574 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD          SPI\_I2SCFGR\_I2SSTD\_Msk                     }}
\DoxyCodeLine{9575 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_0        (0x1UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{9576 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_1        (0x2UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{9577 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Pos     (7U)}}
\DoxyCodeLine{9578 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Msk     (0x1UL << SPI\_I2SCFGR\_PCMSYNC\_Pos)         }}
\DoxyCodeLine{9579 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC         SPI\_I2SCFGR\_PCMSYNC\_Msk                    }}
\DoxyCodeLine{9580 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Pos      (8U)}}
\DoxyCodeLine{9581 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{9582 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG          SPI\_I2SCFGR\_I2SCFG\_Msk                     }}
\DoxyCodeLine{9583 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_0        (0x1UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{9584 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_1        (0x2UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{9585 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Pos        (10U)}}
\DoxyCodeLine{9586 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Msk        (0x1UL << SPI\_I2SCFGR\_I2SE\_Pos)            }}
\DoxyCodeLine{9587 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE            SPI\_I2SCFGR\_I2SE\_Msk                       }}
\DoxyCodeLine{9588 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Pos      (11U)}}
\DoxyCodeLine{9589 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Msk      (0x1UL << SPI\_I2SCFGR\_I2SMOD\_Pos)          }}
\DoxyCodeLine{9590 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD          SPI\_I2SCFGR\_I2SMOD\_Msk                     }}
\DoxyCodeLine{9591 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN\_Pos     (12U)}}
\DoxyCodeLine{9592 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN\_Msk     (0x1UL << SPI\_I2SCFGR\_ASTRTEN\_Pos)         }}
\DoxyCodeLine{9593 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ASTRTEN         SPI\_I2SCFGR\_ASTRTEN\_Msk                    }}
\DoxyCodeLine{9595 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{9596 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Pos        (0U)}}
\DoxyCodeLine{9597 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Msk        (0xFFUL << SPI\_I2SPR\_I2SDIV\_Pos)           }}
\DoxyCodeLine{9598 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV            SPI\_I2SPR\_I2SDIV\_Msk                       }}
\DoxyCodeLine{9599 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Pos           (8U)}}
\DoxyCodeLine{9600 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Msk           (0x1UL << SPI\_I2SPR\_ODD\_Pos)               }}
\DoxyCodeLine{9601 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD               SPI\_I2SPR\_ODD\_Msk                          }}
\DoxyCodeLine{9602 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Pos         (9U)}}
\DoxyCodeLine{9603 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Msk         (0x1UL << SPI\_I2SPR\_MCKOE\_Pos)             }}
\DoxyCodeLine{9604 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE             SPI\_I2SPR\_MCKOE\_Msk                        }}
\DoxyCodeLine{9606 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9607 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9608 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{9609 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9610 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9611 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register ***************/}}
\DoxyCodeLine{9612 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Pos      (0U)}}
\DoxyCodeLine{9613 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Msk      (0x7UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{9614 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE          SYSCFG\_MEMRMP\_MEM\_MODE\_Msk             }}
\DoxyCodeLine{9615 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_0        (0x1UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{9616 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_1        (0x2UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{9617 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_2        (0x4UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)  }}
\DoxyCodeLine{9619 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_FB\_MODE\_Pos       (8U)}}
\DoxyCodeLine{9620 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_FB\_MODE\_Msk       (0x1UL << SYSCFG\_MEMRMP\_FB\_MODE\_Pos)   }}
\DoxyCodeLine{9621 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_FB\_MODE           SYSCFG\_MEMRMP\_FB\_MODE\_Msk              }}
\DoxyCodeLine{9623 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CFGR1 register ******************/}}
\DoxyCodeLine{9624 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_BOOSTEN\_Pos        (8U)}}
\DoxyCodeLine{9625 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_BOOSTEN\_Msk        (0x1UL << SYSCFG\_CFGR1\_BOOSTEN\_Pos)    }}
\DoxyCodeLine{9626 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_BOOSTEN            SYSCFG\_CFGR1\_BOOSTEN\_Msk               }}
\DoxyCodeLine{9627 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_ANASWVDD\_Pos       (9U)}}
\DoxyCodeLine{9628 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_ANASWVDD\_Msk       (0x1UL << SYSCFG\_CFGR1\_ANASWVDD\_Pos)    }}
\DoxyCodeLine{9629 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_ANASWVDD           SYSCFG\_CFGR1\_ANASWVDD\_Msk               }}
\DoxyCodeLine{9630 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos    (16U)}}
\DoxyCodeLine{9631 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Pos)}}
\DoxyCodeLine{9632 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB6\_FMP        SYSCFG\_CFGR1\_I2C\_PB6\_FMP\_Msk           }}
\DoxyCodeLine{9633 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos    (17U)}}
\DoxyCodeLine{9634 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Pos)}}
\DoxyCodeLine{9635 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB7\_FMP        SYSCFG\_CFGR1\_I2C\_PB7\_FMP\_Msk           }}
\DoxyCodeLine{9636 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos    (18U)}}
\DoxyCodeLine{9637 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Pos)}}
\DoxyCodeLine{9638 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB8\_FMP        SYSCFG\_CFGR1\_I2C\_PB8\_FMP\_Msk           }}
\DoxyCodeLine{9639 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos    (19U)}}
\DoxyCodeLine{9640 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk    (0x1UL << SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Pos)}}
\DoxyCodeLine{9641 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C\_PB9\_FMP        SYSCFG\_CFGR1\_I2C\_PB9\_FMP\_Msk           }}
\DoxyCodeLine{9642 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C1\_FMP\_Pos       (20U)}}
\DoxyCodeLine{9643 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C1\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C1\_FMP\_Pos)   }}
\DoxyCodeLine{9644 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C1\_FMP           SYSCFG\_CFGR1\_I2C1\_FMP\_Msk              }}
\DoxyCodeLine{9645 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C2\_FMP\_Pos       (21U)}}
\DoxyCodeLine{9646 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C2\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C2\_FMP\_Pos)   }}
\DoxyCodeLine{9647 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C2\_FMP           SYSCFG\_CFGR1\_I2C2\_FMP\_Msk              }}
\DoxyCodeLine{9648 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C3\_FMP\_Pos       (22U)}}
\DoxyCodeLine{9649 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C3\_FMP\_Msk       (0x1UL << SYSCFG\_CFGR1\_I2C3\_FMP\_Pos)   }}
\DoxyCodeLine{9650 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_I2C3\_FMP           SYSCFG\_CFGR1\_I2C3\_FMP\_Msk              }}
\DoxyCodeLine{9651 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_0           (0x04000000U)                          }}
\DoxyCodeLine{9652 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_1           (0x08000000U)                          }}
\DoxyCodeLine{9653 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_2           (0x10000000U)                          }}
\DoxyCodeLine{9654 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_3           (0x20000000U)                          }}
\DoxyCodeLine{9655 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_4           (0x40000000U)                          }}
\DoxyCodeLine{9656 \textcolor{preprocessor}{\#define SYSCFG\_CFGR1\_FPU\_IE\_5           (0x80000000U)                          }}
\DoxyCodeLine{9658 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{9659 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Pos        (0U)}}
\DoxyCodeLine{9660 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI0\_Pos)    }}
\DoxyCodeLine{9661 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0            SYSCFG\_EXTICR1\_EXTI0\_Msk               }}
\DoxyCodeLine{9662 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Pos        (4U)}}
\DoxyCodeLine{9663 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI1\_Pos)    }}
\DoxyCodeLine{9664 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1            SYSCFG\_EXTICR1\_EXTI1\_Msk               }}
\DoxyCodeLine{9665 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Pos        (8U)}}
\DoxyCodeLine{9666 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI2\_Pos)    }}
\DoxyCodeLine{9667 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2            SYSCFG\_EXTICR1\_EXTI2\_Msk               }}
\DoxyCodeLine{9668 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Pos        (12U)}}
\DoxyCodeLine{9669 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Msk        (0x7UL << SYSCFG\_EXTICR1\_EXTI3\_Pos)    }}
\DoxyCodeLine{9670 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3            SYSCFG\_EXTICR1\_EXTI3\_Msk               }}
\DoxyCodeLine{9675 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9676 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB             (0x00000001U)                      }}
\DoxyCodeLine{9677 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC             (0x00000002U)                      }}
\DoxyCodeLine{9678 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD             (0x00000003U)                      }}
\DoxyCodeLine{9679 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE             (0x00000004U)                      }}
\DoxyCodeLine{9680 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PF             (0x00000005U)                      }}
\DoxyCodeLine{9681 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PG             (0x00000006U)                      }}
\DoxyCodeLine{9686 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9687 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB             (0x00000010U)                      }}
\DoxyCodeLine{9688 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC             (0x00000020U)                      }}
\DoxyCodeLine{9689 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD             (0x00000030U)                      }}
\DoxyCodeLine{9690 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE             (0x00000040U)                      }}
\DoxyCodeLine{9691 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PF             (0x00000050U)                      }}
\DoxyCodeLine{9692 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PG             (0x00000060U)                      }}
\DoxyCodeLine{9697 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9698 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB             (0x00000100U)                      }}
\DoxyCodeLine{9699 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC             (0x00000200U)                      }}
\DoxyCodeLine{9700 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD             (0x00000300U)                      }}
\DoxyCodeLine{9701 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE             (0x00000400U)                      }}
\DoxyCodeLine{9702 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PF             (0x00000500U)                      }}
\DoxyCodeLine{9703 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PG             (0x00000600U)                      }}
\DoxyCodeLine{9708 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9709 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB             (0x00001000U)                      }}
\DoxyCodeLine{9710 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC             (0x00002000U)                      }}
\DoxyCodeLine{9711 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD             (0x00003000U)                      }}
\DoxyCodeLine{9712 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE             (0x00004000U)                      }}
\DoxyCodeLine{9713 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PF             (0x00005000U)                      }}
\DoxyCodeLine{9714 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PG             (0x00006000U)                      }}
\DoxyCodeLine{9716 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{9717 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Pos        (0U)}}
\DoxyCodeLine{9718 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI4\_Pos)    }}
\DoxyCodeLine{9719 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4            SYSCFG\_EXTICR2\_EXTI4\_Msk               }}
\DoxyCodeLine{9720 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Pos        (4U)}}
\DoxyCodeLine{9721 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI5\_Pos)    }}
\DoxyCodeLine{9722 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5            SYSCFG\_EXTICR2\_EXTI5\_Msk               }}
\DoxyCodeLine{9723 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Pos        (8U)}}
\DoxyCodeLine{9724 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI6\_Pos)    }}
\DoxyCodeLine{9725 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6            SYSCFG\_EXTICR2\_EXTI6\_Msk               }}
\DoxyCodeLine{9726 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Pos        (12U)}}
\DoxyCodeLine{9727 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Msk        (0x7UL << SYSCFG\_EXTICR2\_EXTI7\_Pos)    }}
\DoxyCodeLine{9728 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7            SYSCFG\_EXTICR2\_EXTI7\_Msk               }}
\DoxyCodeLine{9733 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9734 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB             (0x00000001U)                      }}
\DoxyCodeLine{9735 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC             (0x00000002U)                      }}
\DoxyCodeLine{9736 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD             (0x00000003U)                      }}
\DoxyCodeLine{9737 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE             (0x00000004U)                      }}
\DoxyCodeLine{9738 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PF             (0x00000005U)                      }}
\DoxyCodeLine{9739 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PG             (0x00000006U)                      }}
\DoxyCodeLine{9744 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9745 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB             (0x00000010U)                      }}
\DoxyCodeLine{9746 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC             (0x00000020U)                      }}
\DoxyCodeLine{9747 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD             (0x00000030U)                      }}
\DoxyCodeLine{9748 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE             (0x00000040U)                      }}
\DoxyCodeLine{9749 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PF             (0x00000050U)                      }}
\DoxyCodeLine{9750 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PG             (0x00000060U)                      }}
\DoxyCodeLine{9755 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9756 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB             (0x00000100U)                      }}
\DoxyCodeLine{9757 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC             (0x00000200U)                      }}
\DoxyCodeLine{9758 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD             (0x00000300U)                      }}
\DoxyCodeLine{9759 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE             (0x00000400U)                      }}
\DoxyCodeLine{9760 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PF             (0x00000500U)                      }}
\DoxyCodeLine{9761 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PG             (0x00000600U)                      }}
\DoxyCodeLine{9766 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9767 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB             (0x00001000U)                      }}
\DoxyCodeLine{9768 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC             (0x00002000U)                      }}
\DoxyCodeLine{9769 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD             (0x00003000U)                      }}
\DoxyCodeLine{9770 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE             (0x00004000U)                      }}
\DoxyCodeLine{9771 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PF             (0x00005000U)                      }}
\DoxyCodeLine{9772 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PG             (0x00006000U)                      }}
\DoxyCodeLine{9774 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{9775 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Pos        (0U)}}
\DoxyCodeLine{9776 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Msk        (0x7UL << SYSCFG\_EXTICR3\_EXTI8\_Pos)    }}
\DoxyCodeLine{9777 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8            SYSCFG\_EXTICR3\_EXTI8\_Msk               }}
\DoxyCodeLine{9778 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Pos        (4U)}}
\DoxyCodeLine{9779 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Msk        (0x7UL << SYSCFG\_EXTICR3\_EXTI9\_Pos)    }}
\DoxyCodeLine{9780 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9            SYSCFG\_EXTICR3\_EXTI9\_Msk               }}
\DoxyCodeLine{9781 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Pos       (8U)}}
\DoxyCodeLine{9782 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Msk       (0x7UL << SYSCFG\_EXTICR3\_EXTI10\_Pos)   }}
\DoxyCodeLine{9783 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10           SYSCFG\_EXTICR3\_EXTI10\_Msk              }}
\DoxyCodeLine{9784 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Pos       (12U)}}
\DoxyCodeLine{9785 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Msk       (0x7UL << SYSCFG\_EXTICR3\_EXTI11\_Pos)   }}
\DoxyCodeLine{9786 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11           SYSCFG\_EXTICR3\_EXTI11\_Msk              }}
\DoxyCodeLine{9791 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9792 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB             (0x00000001U)                      }}
\DoxyCodeLine{9793 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC             (0x00000002U)                      }}
\DoxyCodeLine{9794 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD             (0x00000003U)                      }}
\DoxyCodeLine{9795 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE             (0x00000004U)                      }}
\DoxyCodeLine{9796 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PF             (0x00000005U)                      }}
\DoxyCodeLine{9797 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PG             (0x00000006U)                      }}
\DoxyCodeLine{9802 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA             (0x00000000U)                      }}
\DoxyCodeLine{9803 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB             (0x00000010U)                      }}
\DoxyCodeLine{9804 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC             (0x00000020U)                      }}
\DoxyCodeLine{9805 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD             (0x00000030U)                      }}
\DoxyCodeLine{9806 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE             (0x00000040U)                      }}
\DoxyCodeLine{9807 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PF             (0x00000050U)                      }}
\DoxyCodeLine{9808 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PG             (0x00000060U)                      }}
\DoxyCodeLine{9813 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA            (0x00000000U)                      }}
\DoxyCodeLine{9814 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB            (0x00000100U)                      }}
\DoxyCodeLine{9815 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC            (0x00000200U)                      }}
\DoxyCodeLine{9816 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD            (0x00000300U)                      }}
\DoxyCodeLine{9817 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE            (0x00000400U)                      }}
\DoxyCodeLine{9818 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PF            (0x00000500U)                      }}
\DoxyCodeLine{9823 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA            (0x00000000U)                      }}
\DoxyCodeLine{9824 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB            (0x00001000U)                      }}
\DoxyCodeLine{9825 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC            (0x00002000U)                      }}
\DoxyCodeLine{9826 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD            (0x00003000U)                      }}
\DoxyCodeLine{9827 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE            (0x00004000U)                      }}
\DoxyCodeLine{9828 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PF            (0x00005000U)                      }}
\DoxyCodeLine{9830 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{9831 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Pos       (0U)}}
\DoxyCodeLine{9832 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI12\_Pos)   }}
\DoxyCodeLine{9833 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12           SYSCFG\_EXTICR4\_EXTI12\_Msk              }}
\DoxyCodeLine{9834 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Pos       (4U)}}
\DoxyCodeLine{9835 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI13\_Pos)   }}
\DoxyCodeLine{9836 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13           SYSCFG\_EXTICR4\_EXTI13\_Msk              }}
\DoxyCodeLine{9837 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Pos       (8U)}}
\DoxyCodeLine{9838 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI14\_Pos)   }}
\DoxyCodeLine{9839 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14           SYSCFG\_EXTICR4\_EXTI14\_Msk              }}
\DoxyCodeLine{9840 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Pos       (12U)}}
\DoxyCodeLine{9841 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Msk       (0x7UL << SYSCFG\_EXTICR4\_EXTI15\_Pos)   }}
\DoxyCodeLine{9842 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15           SYSCFG\_EXTICR4\_EXTI15\_Msk              }}
\DoxyCodeLine{9847 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA            (0x00000000U)                      }}
\DoxyCodeLine{9848 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB            (0x00000001U)                      }}
\DoxyCodeLine{9849 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC            (0x00000002U)                      }}
\DoxyCodeLine{9850 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD            (0x00000003U)                      }}
\DoxyCodeLine{9851 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE            (0x00000004U)                      }}
\DoxyCodeLine{9852 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PF            (0x00000005U)                      }}
\DoxyCodeLine{9857 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA            (0x00000000U)                      }}
\DoxyCodeLine{9858 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB            (0x00000010U)                      }}
\DoxyCodeLine{9859 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC            (0x00000020U)                      }}
\DoxyCodeLine{9860 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD            (0x00000030U)                      }}
\DoxyCodeLine{9861 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE            (0x00000040U)                      }}
\DoxyCodeLine{9862 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PF            (0x00000050U)                      }}
\DoxyCodeLine{9867 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA            (0x00000000U)                      }}
\DoxyCodeLine{9868 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB            (0x00000100U)                      }}
\DoxyCodeLine{9869 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC            (0x00000200U)                      }}
\DoxyCodeLine{9870 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD            (0x00000300U)                      }}
\DoxyCodeLine{9871 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE            (0x00000400U)                      }}
\DoxyCodeLine{9872 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PF            (0x00000500U)                      }}
\DoxyCodeLine{9877 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA            (0x00000000U)                      }}
\DoxyCodeLine{9878 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB            (0x00001000U)                      }}
\DoxyCodeLine{9879 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC            (0x00002000U)                      }}
\DoxyCodeLine{9880 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD            (0x00003000U)                      }}
\DoxyCodeLine{9881 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE            (0x00004000U)                      }}
\DoxyCodeLine{9882 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PF            (0x00005000U)                      }}
\DoxyCodeLine{9884 \textcolor{comment}{/******************  Bit definition for SYSCFG\_SCSR register  ****************/}}
\DoxyCodeLine{9885 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMER\_Pos         (0U)}}
\DoxyCodeLine{9886 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMER\_Msk         (0x1UL << SYSCFG\_SCSR\_CCMER\_Pos)      }}
\DoxyCodeLine{9887 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMER             SYSCFG\_SCSR\_CCMER\_Msk                 }}
\DoxyCodeLine{9888 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMBSY\_Pos        (1U)}}
\DoxyCodeLine{9889 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMBSY\_Msk        (0x1UL << SYSCFG\_SCSR\_CCMBSY\_Pos)     }}
\DoxyCodeLine{9890 \textcolor{preprocessor}{\#define SYSCFG\_SCSR\_CCMBSY            SYSCFG\_SCSR\_CCMBSY\_Msk                }}
\DoxyCodeLine{9892 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CFGR2 register  ****************/}}
\DoxyCodeLine{9893 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_CLL\_Pos            (0U)}}
\DoxyCodeLine{9894 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_CLL\_Msk            (0x1UL << SYSCFG\_CFGR2\_CLL\_Pos)        }}
\DoxyCodeLine{9895 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_CLL                SYSCFG\_CFGR2\_CLL\_Msk                   }}
\DoxyCodeLine{9896 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPL\_Pos            (1U)}}
\DoxyCodeLine{9897 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPL\_Msk            (0x1UL << SYSCFG\_CFGR2\_SPL\_Pos)        }}
\DoxyCodeLine{9898 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPL                SYSCFG\_CFGR2\_SPL\_Msk                   }}
\DoxyCodeLine{9899 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_PVDL\_Pos           (2U)}}
\DoxyCodeLine{9900 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_PVDL\_Msk           (0x1UL << SYSCFG\_CFGR2\_PVDL\_Pos)       }}
\DoxyCodeLine{9901 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_PVDL               SYSCFG\_CFGR2\_PVDL\_Msk                  }}
\DoxyCodeLine{9902 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_ECCL\_Pos           (3U)}}
\DoxyCodeLine{9903 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_ECCL\_Msk           (0x1UL << SYSCFG\_CFGR2\_ECCL\_Pos)       }}
\DoxyCodeLine{9904 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_ECCL               SYSCFG\_CFGR2\_ECCL\_Msk                  }}
\DoxyCodeLine{9905 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPF\_Pos            (8U)}}
\DoxyCodeLine{9906 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPF\_Msk            (0x1UL << SYSCFG\_CFGR2\_SPF\_Pos)        }}
\DoxyCodeLine{9907 \textcolor{preprocessor}{\#define SYSCFG\_CFGR2\_SPF                SYSCFG\_CFGR2\_SPF\_Msk                   }}
\DoxyCodeLine{9909 \textcolor{comment}{/******************  Bit definition for SYSCFG\_SWPR register  ****************/}}
\DoxyCodeLine{9910 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE0\_Pos          (0U)}}
\DoxyCodeLine{9911 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE0\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE0\_Pos)       }}
\DoxyCodeLine{9912 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE0              (SYSCFG\_SWPR\_PAGE0\_Msk)                }}
\DoxyCodeLine{9913 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE1\_Pos          (1U)}}
\DoxyCodeLine{9914 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE1\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE1\_Pos)       }}
\DoxyCodeLine{9915 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE1              (SYSCFG\_SWPR\_PAGE1\_Msk)                }}
\DoxyCodeLine{9916 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE2\_Pos          (2U)}}
\DoxyCodeLine{9917 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE2\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE2\_Pos)       }}
\DoxyCodeLine{9918 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE2              (SYSCFG\_SWPR\_PAGE2\_Msk)                }}
\DoxyCodeLine{9919 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE3\_Pos          (3U)}}
\DoxyCodeLine{9920 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE3\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE3\_Pos)       }}
\DoxyCodeLine{9921 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE3              (SYSCFG\_SWPR\_PAGE3\_Msk)                }}
\DoxyCodeLine{9922 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE4\_Pos          (4U)}}
\DoxyCodeLine{9923 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE4\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE4\_Pos)       }}
\DoxyCodeLine{9924 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE4              (SYSCFG\_SWPR\_PAGE4\_Msk)                }}
\DoxyCodeLine{9925 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE5\_Pos          (5U)}}
\DoxyCodeLine{9926 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE5\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE5\_Pos)       }}
\DoxyCodeLine{9927 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE5              (SYSCFG\_SWPR\_PAGE5\_Msk)                }}
\DoxyCodeLine{9928 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE6\_Pos          (6U)}}
\DoxyCodeLine{9929 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE6\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE6\_Pos)       }}
\DoxyCodeLine{9930 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE6              (SYSCFG\_SWPR\_PAGE6\_Msk)                }}
\DoxyCodeLine{9931 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE7\_Pos          (7U)}}
\DoxyCodeLine{9932 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE7\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE7\_Pos)       }}
\DoxyCodeLine{9933 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE7              (SYSCFG\_SWPR\_PAGE7\_Msk)                }}
\DoxyCodeLine{9934 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE8\_Pos          (8U)}}
\DoxyCodeLine{9935 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE8\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE8\_Pos)       }}
\DoxyCodeLine{9936 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE8              (SYSCFG\_SWPR\_PAGE8\_Msk)                }}
\DoxyCodeLine{9937 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE9\_Pos          (9U)}}
\DoxyCodeLine{9938 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE9\_Msk          (0x1UL << SYSCFG\_SWPR\_PAGE9\_Pos)       }}
\DoxyCodeLine{9939 \textcolor{preprocessor}{\#define SYSCFG\_SWPR\_PAGE9              (SYSCFG\_SWPR\_PAGE9\_Msk)                }}
\DoxyCodeLine{9941 \textcolor{comment}{/******************  Bit definition for SYSCFG\_SKR register  ****************/}}
\DoxyCodeLine{9942 \textcolor{preprocessor}{\#define SYSCFG\_SKR\_KEY\_Pos              (0U)}}
\DoxyCodeLine{9943 \textcolor{preprocessor}{\#define SYSCFG\_SKR\_KEY\_Msk              (0xFFUL << SYSCFG\_SKR\_KEY\_Pos)         }}
\DoxyCodeLine{9944 \textcolor{preprocessor}{\#define SYSCFG\_SKR\_KEY                  SYSCFG\_SKR\_KEY\_Msk                     }}
\DoxyCodeLine{9946 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9947 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9948 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{9949 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9950 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9951 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{9952 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Pos           (0U)}}
\DoxyCodeLine{9953 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Msk           (0x1UL << TIM\_CR1\_CEN\_Pos)                   }}
\DoxyCodeLine{9954 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN               TIM\_CR1\_CEN\_Msk                              }}
\DoxyCodeLine{9955 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Pos          (1U)}}
\DoxyCodeLine{9956 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Msk          (0x1UL << TIM\_CR1\_UDIS\_Pos)                  }}
\DoxyCodeLine{9957 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS              TIM\_CR1\_UDIS\_Msk                             }}
\DoxyCodeLine{9958 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Pos           (2U)}}
\DoxyCodeLine{9959 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Msk           (0x1UL << TIM\_CR1\_URS\_Pos)                   }}
\DoxyCodeLine{9960 \textcolor{preprocessor}{\#define TIM\_CR1\_URS               TIM\_CR1\_URS\_Msk                              }}
\DoxyCodeLine{9961 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Pos           (3U)}}
\DoxyCodeLine{9962 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Msk           (0x1UL << TIM\_CR1\_OPM\_Pos)                   }}
\DoxyCodeLine{9963 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM               TIM\_CR1\_OPM\_Msk                              }}
\DoxyCodeLine{9964 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Pos           (4U)}}
\DoxyCodeLine{9965 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Msk           (0x1UL << TIM\_CR1\_DIR\_Pos)                   }}
\DoxyCodeLine{9966 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR               TIM\_CR1\_DIR\_Msk                              }}
\DoxyCodeLine{9968 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Pos           (5U)}}
\DoxyCodeLine{9969 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Msk           (0x3UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{9970 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS               TIM\_CR1\_CMS\_Msk                              }}
\DoxyCodeLine{9971 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_0             (0x1UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{9972 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_1             (0x2UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{9974 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Pos          (7U)}}
\DoxyCodeLine{9975 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Msk          (0x1UL << TIM\_CR1\_ARPE\_Pos)                  }}
\DoxyCodeLine{9976 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE              TIM\_CR1\_ARPE\_Msk                             }}
\DoxyCodeLine{9978 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Pos           (8U)}}
\DoxyCodeLine{9979 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Msk           (0x3UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{9980 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD               TIM\_CR1\_CKD\_Msk                              }}
\DoxyCodeLine{9981 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_0             (0x1UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{9982 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_1             (0x2UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{9984 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Pos      (11U)}}
\DoxyCodeLine{9985 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Msk      (0x1UL << TIM\_CR1\_UIFREMAP\_Pos)              }}
\DoxyCodeLine{9986 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP          TIM\_CR1\_UIFREMAP\_Msk                         }}
\DoxyCodeLine{9988 \textcolor{preprocessor}{\#define TIM\_CR1\_DITHEN\_Pos      (12U)}}
\DoxyCodeLine{9989 \textcolor{preprocessor}{\#define TIM\_CR1\_DITHEN\_Msk      (0x1UL << TIM\_CR1\_DITHEN\_Pos)                  }}
\DoxyCodeLine{9990 \textcolor{preprocessor}{\#define TIM\_CR1\_DITHEN          TIM\_CR1\_DITHEN\_Msk                             }}
\DoxyCodeLine{9992 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{9993 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Pos          (0U)}}
\DoxyCodeLine{9994 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Msk          (0x1UL << TIM\_CR2\_CCPC\_Pos)                  }}
\DoxyCodeLine{9995 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC              TIM\_CR2\_CCPC\_Msk                             }}
\DoxyCodeLine{9996 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Pos          (2U)}}
\DoxyCodeLine{9997 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Msk          (0x1UL << TIM\_CR2\_CCUS\_Pos)                  }}
\DoxyCodeLine{9998 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS              TIM\_CR2\_CCUS\_Msk                             }}
\DoxyCodeLine{9999 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Pos          (3U)}}
\DoxyCodeLine{10000 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Msk          (0x1UL << TIM\_CR2\_CCDS\_Pos)                  }}
\DoxyCodeLine{10001 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS              TIM\_CR2\_CCDS\_Msk                             }}
\DoxyCodeLine{10003 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Pos           (4U)}}
\DoxyCodeLine{10004 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Msk           (0x200007UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{10005 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS               TIM\_CR2\_MMS\_Msk                              }}
\DoxyCodeLine{10006 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_0             (0x000001UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{10007 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_1             (0x000002UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{10008 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_2             (0x000004UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{10009 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_3             (0x200000UL << TIM\_CR2\_MMS\_Pos)              }}
\DoxyCodeLine{10011 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Pos          (7U)}}
\DoxyCodeLine{10012 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Msk          (0x1UL << TIM\_CR2\_TI1S\_Pos)                  }}
\DoxyCodeLine{10013 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S              TIM\_CR2\_TI1S\_Msk                             }}
\DoxyCodeLine{10014 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Pos          (8U)}}
\DoxyCodeLine{10015 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Msk          (0x1UL << TIM\_CR2\_OIS1\_Pos)                  }}
\DoxyCodeLine{10016 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1              TIM\_CR2\_OIS1\_Msk                             }}
\DoxyCodeLine{10017 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Pos         (9U)}}
\DoxyCodeLine{10018 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Msk         (0x1UL << TIM\_CR2\_OIS1N\_Pos)                 }}
\DoxyCodeLine{10019 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N             TIM\_CR2\_OIS1N\_Msk                            }}
\DoxyCodeLine{10020 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Pos          (10U)}}
\DoxyCodeLine{10021 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Msk          (0x1UL << TIM\_CR2\_OIS2\_Pos)                  }}
\DoxyCodeLine{10022 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2              TIM\_CR2\_OIS2\_Msk                             }}
\DoxyCodeLine{10023 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Pos         (11U)}}
\DoxyCodeLine{10024 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Msk         (0x1UL << TIM\_CR2\_OIS2N\_Pos)                 }}
\DoxyCodeLine{10025 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N             TIM\_CR2\_OIS2N\_Msk                            }}
\DoxyCodeLine{10026 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Pos          (12U)}}
\DoxyCodeLine{10027 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Msk          (0x1UL << TIM\_CR2\_OIS3\_Pos)                  }}
\DoxyCodeLine{10028 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3              TIM\_CR2\_OIS3\_Msk                             }}
\DoxyCodeLine{10029 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Pos         (13U)}}
\DoxyCodeLine{10030 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Msk         (0x1UL << TIM\_CR2\_OIS3N\_Pos)                 }}
\DoxyCodeLine{10031 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N             TIM\_CR2\_OIS3N\_Msk                            }}
\DoxyCodeLine{10032 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Pos          (14U)}}
\DoxyCodeLine{10033 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Msk          (0x1UL << TIM\_CR2\_OIS4\_Pos)                  }}
\DoxyCodeLine{10034 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4              TIM\_CR2\_OIS4\_Msk                             }}
\DoxyCodeLine{10035 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4N\_Pos         (15U)}}
\DoxyCodeLine{10036 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4N\_Msk         (0x1UL << TIM\_CR2\_OIS4N\_Pos)                 }}
\DoxyCodeLine{10037 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4N             TIM\_CR2\_OIS4N\_Msk                            }}
\DoxyCodeLine{10038 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Pos          (16U)}}
\DoxyCodeLine{10039 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Msk          (0x1UL << TIM\_CR2\_OIS5\_Pos)                  }}
\DoxyCodeLine{10040 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5              TIM\_CR2\_OIS5\_Msk                             }}
\DoxyCodeLine{10041 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Pos          (18U)}}
\DoxyCodeLine{10042 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Msk          (0x1UL << TIM\_CR2\_OIS6\_Pos)                  }}
\DoxyCodeLine{10043 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6              TIM\_CR2\_OIS6\_Msk                             }}
\DoxyCodeLine{10045 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Pos          (20U)}}
\DoxyCodeLine{10046 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Msk          (0xFUL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{10047 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2              TIM\_CR2\_MMS2\_Msk                             }}
\DoxyCodeLine{10048 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_0            (0x1UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{10049 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_1            (0x2UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{10050 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_2            (0x4UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{10051 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_3            (0x8UL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{10053 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{10054 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Pos          (0U)}}
\DoxyCodeLine{10055 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Msk          (0x10007UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{10056 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS              TIM\_SMCR\_SMS\_Msk                             }}
\DoxyCodeLine{10057 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_0            (0x00001UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{10058 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_1            (0x00002UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{10059 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_2            (0x00004UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{10060 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_3            (0x10000UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{10062 \textcolor{preprocessor}{\#define TIM\_SMCR\_OCCS\_Pos         (3U)}}
\DoxyCodeLine{10063 \textcolor{preprocessor}{\#define TIM\_SMCR\_OCCS\_Msk         (0x1UL << TIM\_SMCR\_OCCS\_Pos)                 }}
\DoxyCodeLine{10064 \textcolor{preprocessor}{\#define TIM\_SMCR\_OCCS             TIM\_SMCR\_OCCS\_Msk                            }}
\DoxyCodeLine{10066 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Pos           (4U)}}
\DoxyCodeLine{10067 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Msk           (0x30007UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{10068 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS               TIM\_SMCR\_TS\_Msk                              }}
\DoxyCodeLine{10069 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_0             (0x00001UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{10070 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_1             (0x00002UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{10071 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_2             (0x00004UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{10072 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_3             (0x10000UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{10073 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_4             (0x20000UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{10075 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Pos          (7U)}}
\DoxyCodeLine{10076 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Msk          (0x1UL << TIM\_SMCR\_MSM\_Pos)                  }}
\DoxyCodeLine{10077 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM              TIM\_SMCR\_MSM\_Msk                             }}
\DoxyCodeLine{10079 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Pos          (8U)}}
\DoxyCodeLine{10080 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Msk          (0xFUL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{10081 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF              TIM\_SMCR\_ETF\_Msk                             }}
\DoxyCodeLine{10082 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_0            (0x1UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{10083 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_1            (0x2UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{10084 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_2            (0x4UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{10085 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_3            (0x8UL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{10087 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Pos         (12U)}}
\DoxyCodeLine{10088 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Msk         (0x3UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{10089 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS             TIM\_SMCR\_ETPS\_Msk                            }}
\DoxyCodeLine{10090 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_0           (0x1UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{10091 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_1           (0x2UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{10093 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Pos          (14U)}}
\DoxyCodeLine{10094 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Msk          (0x1UL << TIM\_SMCR\_ECE\_Pos)                  }}
\DoxyCodeLine{10095 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE              TIM\_SMCR\_ECE\_Msk                             }}
\DoxyCodeLine{10096 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Pos          (15U)}}
\DoxyCodeLine{10097 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Msk          (0x1UL << TIM\_SMCR\_ETP\_Pos)                  }}
\DoxyCodeLine{10098 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP              TIM\_SMCR\_ETP\_Msk                             }}
\DoxyCodeLine{10100 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPE\_Pos        (24U)}}
\DoxyCodeLine{10101 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPE\_Msk        (0x1UL << TIM\_SMCR\_SMSPE\_Pos)                }}
\DoxyCodeLine{10102 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPE            TIM\_SMCR\_SMSPE\_Msk                           }}
\DoxyCodeLine{10104 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPS\_Pos        (25U)}}
\DoxyCodeLine{10105 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPS\_Msk        (0x1UL << TIM\_SMCR\_SMSPS\_Pos)                }}
\DoxyCodeLine{10106 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMSPS            TIM\_SMCR\_SMSPS\_Msk                           }}
\DoxyCodeLine{10108 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{10109 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Pos          (0U)}}
\DoxyCodeLine{10110 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Msk          (0x1UL << TIM\_DIER\_UIE\_Pos)                  }}
\DoxyCodeLine{10111 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE              TIM\_DIER\_UIE\_Msk                             }}
\DoxyCodeLine{10112 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Pos        (1U)}}
\DoxyCodeLine{10113 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Msk        (0x1UL << TIM\_DIER\_CC1IE\_Pos)                }}
\DoxyCodeLine{10114 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE            TIM\_DIER\_CC1IE\_Msk                           }}
\DoxyCodeLine{10115 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Pos        (2U)}}
\DoxyCodeLine{10116 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Msk        (0x1UL << TIM\_DIER\_CC2IE\_Pos)                }}
\DoxyCodeLine{10117 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE            TIM\_DIER\_CC2IE\_Msk                           }}
\DoxyCodeLine{10118 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Pos        (3U)}}
\DoxyCodeLine{10119 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Msk        (0x1UL << TIM\_DIER\_CC3IE\_Pos)                }}
\DoxyCodeLine{10120 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE            TIM\_DIER\_CC3IE\_Msk                           }}
\DoxyCodeLine{10121 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Pos        (4U)}}
\DoxyCodeLine{10122 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Msk        (0x1UL << TIM\_DIER\_CC4IE\_Pos)                }}
\DoxyCodeLine{10123 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE            TIM\_DIER\_CC4IE\_Msk                           }}
\DoxyCodeLine{10124 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Pos        (5U)}}
\DoxyCodeLine{10125 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Msk        (0x1UL << TIM\_DIER\_COMIE\_Pos)                }}
\DoxyCodeLine{10126 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE            TIM\_DIER\_COMIE\_Msk                           }}
\DoxyCodeLine{10127 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Pos          (6U)}}
\DoxyCodeLine{10128 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Msk          (0x1UL << TIM\_DIER\_TIE\_Pos)                  }}
\DoxyCodeLine{10129 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE              TIM\_DIER\_TIE\_Msk                             }}
\DoxyCodeLine{10130 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Pos          (7U)}}
\DoxyCodeLine{10131 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Msk          (0x1UL << TIM\_DIER\_BIE\_Pos)                  }}
\DoxyCodeLine{10132 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE              TIM\_DIER\_BIE\_Msk                             }}
\DoxyCodeLine{10133 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Pos          (8U)}}
\DoxyCodeLine{10134 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Msk          (0x1UL << TIM\_DIER\_UDE\_Pos)                  }}
\DoxyCodeLine{10135 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE              TIM\_DIER\_UDE\_Msk                             }}
\DoxyCodeLine{10136 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Pos        (9U)}}
\DoxyCodeLine{10137 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Msk        (0x1UL << TIM\_DIER\_CC1DE\_Pos)                }}
\DoxyCodeLine{10138 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE            TIM\_DIER\_CC1DE\_Msk                           }}
\DoxyCodeLine{10139 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Pos        (10U)}}
\DoxyCodeLine{10140 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Msk        (0x1UL << TIM\_DIER\_CC2DE\_Pos)                }}
\DoxyCodeLine{10141 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE            TIM\_DIER\_CC2DE\_Msk                           }}
\DoxyCodeLine{10142 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Pos        (11U)}}
\DoxyCodeLine{10143 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Msk        (0x1UL << TIM\_DIER\_CC3DE\_Pos)                }}
\DoxyCodeLine{10144 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE            TIM\_DIER\_CC3DE\_Msk                           }}
\DoxyCodeLine{10145 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Pos        (12U)}}
\DoxyCodeLine{10146 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Msk        (0x1UL << TIM\_DIER\_CC4DE\_Pos)                }}
\DoxyCodeLine{10147 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE            TIM\_DIER\_CC4DE\_Msk                           }}
\DoxyCodeLine{10148 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Pos        (13U)}}
\DoxyCodeLine{10149 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Msk        (0x1UL << TIM\_DIER\_COMDE\_Pos)                }}
\DoxyCodeLine{10150 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE            TIM\_DIER\_COMDE\_Msk                           }}
\DoxyCodeLine{10151 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Pos          (14U)}}
\DoxyCodeLine{10152 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Msk          (0x1UL << TIM\_DIER\_TDE\_Pos)                  }}
\DoxyCodeLine{10153 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE              TIM\_DIER\_TDE\_Msk                             }}
\DoxyCodeLine{10154 \textcolor{preprocessor}{\#define TIM\_DIER\_IDXIE\_Pos        (20U)}}
\DoxyCodeLine{10155 \textcolor{preprocessor}{\#define TIM\_DIER\_IDXIE\_Msk        (0x1UL << TIM\_DIER\_IDXIE\_Pos)                }}
\DoxyCodeLine{10156 \textcolor{preprocessor}{\#define TIM\_DIER\_IDXIE            TIM\_DIER\_IDXIE\_Msk                           }}
\DoxyCodeLine{10157 \textcolor{preprocessor}{\#define TIM\_DIER\_DIRIE\_Pos        (21U)}}
\DoxyCodeLine{10158 \textcolor{preprocessor}{\#define TIM\_DIER\_DIRIE\_Msk        (0x1UL << TIM\_DIER\_DIRIE\_Pos)                }}
\DoxyCodeLine{10159 \textcolor{preprocessor}{\#define TIM\_DIER\_DIRIE            TIM\_DIER\_DIRIE\_Msk                           }}
\DoxyCodeLine{10160 \textcolor{preprocessor}{\#define TIM\_DIER\_IERRIE\_Pos       (22U)}}
\DoxyCodeLine{10161 \textcolor{preprocessor}{\#define TIM\_DIER\_IERRIE\_Msk       (0x1UL << TIM\_DIER\_IERRIE\_Pos)               }}
\DoxyCodeLine{10162 \textcolor{preprocessor}{\#define TIM\_DIER\_IERRIE           TIM\_DIER\_IERRIE\_Msk                          }}
\DoxyCodeLine{10163 \textcolor{preprocessor}{\#define TIM\_DIER\_TERRIE\_Pos       (23U)}}
\DoxyCodeLine{10164 \textcolor{preprocessor}{\#define TIM\_DIER\_TERRIE\_Msk       (0x1UL << TIM\_DIER\_TERRIE\_Pos)               }}
\DoxyCodeLine{10165 \textcolor{preprocessor}{\#define TIM\_DIER\_TERRIE           TIM\_DIER\_TERRIE\_Msk                          }}
\DoxyCodeLine{10167 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{10168 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Pos            (0U)}}
\DoxyCodeLine{10169 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Msk            (0x1UL << TIM\_SR\_UIF\_Pos)                    }}
\DoxyCodeLine{10170 \textcolor{preprocessor}{\#define TIM\_SR\_UIF                TIM\_SR\_UIF\_Msk                               }}
\DoxyCodeLine{10171 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Pos          (1U)}}
\DoxyCodeLine{10172 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Msk          (0x1UL << TIM\_SR\_CC1IF\_Pos)                  }}
\DoxyCodeLine{10173 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF              TIM\_SR\_CC1IF\_Msk                             }}
\DoxyCodeLine{10174 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Pos          (2U)}}
\DoxyCodeLine{10175 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Msk          (0x1UL << TIM\_SR\_CC2IF\_Pos)                  }}
\DoxyCodeLine{10176 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF              TIM\_SR\_CC2IF\_Msk                             }}
\DoxyCodeLine{10177 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Pos          (3U)}}
\DoxyCodeLine{10178 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Msk          (0x1UL << TIM\_SR\_CC3IF\_Pos)                  }}
\DoxyCodeLine{10179 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF              TIM\_SR\_CC3IF\_Msk                             }}
\DoxyCodeLine{10180 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Pos          (4U)}}
\DoxyCodeLine{10181 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Msk          (0x1UL << TIM\_SR\_CC4IF\_Pos)                  }}
\DoxyCodeLine{10182 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF              TIM\_SR\_CC4IF\_Msk                             }}
\DoxyCodeLine{10183 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Pos          (5U)}}
\DoxyCodeLine{10184 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Msk          (0x1UL << TIM\_SR\_COMIF\_Pos)                  }}
\DoxyCodeLine{10185 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF              TIM\_SR\_COMIF\_Msk                             }}
\DoxyCodeLine{10186 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Pos            (6U)}}
\DoxyCodeLine{10187 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Msk            (0x1UL << TIM\_SR\_TIF\_Pos)                    }}
\DoxyCodeLine{10188 \textcolor{preprocessor}{\#define TIM\_SR\_TIF                TIM\_SR\_TIF\_Msk                               }}
\DoxyCodeLine{10189 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Pos            (7U)}}
\DoxyCodeLine{10190 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Msk            (0x1UL << TIM\_SR\_BIF\_Pos)                    }}
\DoxyCodeLine{10191 \textcolor{preprocessor}{\#define TIM\_SR\_BIF                TIM\_SR\_BIF\_Msk                               }}
\DoxyCodeLine{10192 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Pos           (8U)}}
\DoxyCodeLine{10193 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Msk           (0x1UL << TIM\_SR\_B2IF\_Pos)                   }}
\DoxyCodeLine{10194 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF               TIM\_SR\_B2IF\_Msk                              }}
\DoxyCodeLine{10195 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Pos          (9U)}}
\DoxyCodeLine{10196 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Msk          (0x1UL << TIM\_SR\_CC1OF\_Pos)                  }}
\DoxyCodeLine{10197 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF              TIM\_SR\_CC1OF\_Msk                             }}
\DoxyCodeLine{10198 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Pos          (10U)}}
\DoxyCodeLine{10199 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Msk          (0x1UL << TIM\_SR\_CC2OF\_Pos)                  }}
\DoxyCodeLine{10200 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF              TIM\_SR\_CC2OF\_Msk                             }}
\DoxyCodeLine{10201 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Pos          (11U)}}
\DoxyCodeLine{10202 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Msk          (0x1UL << TIM\_SR\_CC3OF\_Pos)                  }}
\DoxyCodeLine{10203 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF              TIM\_SR\_CC3OF\_Msk                             }}
\DoxyCodeLine{10204 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Pos          (12U)}}
\DoxyCodeLine{10205 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Msk          (0x1UL << TIM\_SR\_CC4OF\_Pos)                  }}
\DoxyCodeLine{10206 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF              TIM\_SR\_CC4OF\_Msk                             }}
\DoxyCodeLine{10207 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Pos           (13U)}}
\DoxyCodeLine{10208 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Msk           (0x1UL << TIM\_SR\_SBIF\_Pos)                   }}
\DoxyCodeLine{10209 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF               TIM\_SR\_SBIF\_Msk                              }}
\DoxyCodeLine{10210 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Pos          (16U)}}
\DoxyCodeLine{10211 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Msk          (0x1UL << TIM\_SR\_CC5IF\_Pos)                  }}
\DoxyCodeLine{10212 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF              TIM\_SR\_CC5IF\_Msk                             }}
\DoxyCodeLine{10213 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Pos          (17U)}}
\DoxyCodeLine{10214 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Msk          (0x1UL << TIM\_SR\_CC6IF\_Pos)                  }}
\DoxyCodeLine{10215 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF              TIM\_SR\_CC6IF\_Msk                             }}
\DoxyCodeLine{10216 \textcolor{preprocessor}{\#define TIM\_SR\_IDXF\_Pos           (20U)}}
\DoxyCodeLine{10217 \textcolor{preprocessor}{\#define TIM\_SR\_IDXF\_Msk           (0x1UL << TIM\_SR\_IDXF\_Pos)                   }}
\DoxyCodeLine{10218 \textcolor{preprocessor}{\#define TIM\_SR\_IDXF               TIM\_SR\_IDXF\_Msk                              }}
\DoxyCodeLine{10219 \textcolor{preprocessor}{\#define TIM\_SR\_DIRF\_Pos           (21U)}}
\DoxyCodeLine{10220 \textcolor{preprocessor}{\#define TIM\_SR\_DIRF\_Msk           (0x1UL << TIM\_SR\_DIRF\_Pos)                   }}
\DoxyCodeLine{10221 \textcolor{preprocessor}{\#define TIM\_SR\_DIRF               TIM\_SR\_DIRF\_Msk                              }}
\DoxyCodeLine{10222 \textcolor{preprocessor}{\#define TIM\_SR\_IERRF\_Pos          (22U)}}
\DoxyCodeLine{10223 \textcolor{preprocessor}{\#define TIM\_SR\_IERRF\_Msk          (0x1UL << TIM\_SR\_IERRF\_Pos)                  }}
\DoxyCodeLine{10224 \textcolor{preprocessor}{\#define TIM\_SR\_IERRF              TIM\_SR\_IERRF\_Msk                             }}
\DoxyCodeLine{10225 \textcolor{preprocessor}{\#define TIM\_SR\_TERRF\_Pos          (23U)}}
\DoxyCodeLine{10226 \textcolor{preprocessor}{\#define TIM\_SR\_TERRF\_Msk          (0x1UL << TIM\_SR\_TERRF\_Pos)                  }}
\DoxyCodeLine{10227 \textcolor{preprocessor}{\#define TIM\_SR\_TERRF              TIM\_SR\_TERRF\_Msk                             }}
\DoxyCodeLine{10229 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{10230 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Pos            (0U)}}
\DoxyCodeLine{10231 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Msk            (0x1UL << TIM\_EGR\_UG\_Pos)                    }}
\DoxyCodeLine{10232 \textcolor{preprocessor}{\#define TIM\_EGR\_UG                TIM\_EGR\_UG\_Msk                               }}
\DoxyCodeLine{10233 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Pos          (1U)}}
\DoxyCodeLine{10234 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Msk          (0x1UL << TIM\_EGR\_CC1G\_Pos)                  }}
\DoxyCodeLine{10235 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G              TIM\_EGR\_CC1G\_Msk                             }}
\DoxyCodeLine{10236 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Pos          (2U)}}
\DoxyCodeLine{10237 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Msk          (0x1UL << TIM\_EGR\_CC2G\_Pos)                  }}
\DoxyCodeLine{10238 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G              TIM\_EGR\_CC2G\_Msk                             }}
\DoxyCodeLine{10239 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Pos          (3U)}}
\DoxyCodeLine{10240 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Msk          (0x1UL << TIM\_EGR\_CC3G\_Pos)                  }}
\DoxyCodeLine{10241 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G              TIM\_EGR\_CC3G\_Msk                             }}
\DoxyCodeLine{10242 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Pos          (4U)}}
\DoxyCodeLine{10243 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Msk          (0x1UL << TIM\_EGR\_CC4G\_Pos)                  }}
\DoxyCodeLine{10244 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G              TIM\_EGR\_CC4G\_Msk                             }}
\DoxyCodeLine{10245 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Pos          (5U)}}
\DoxyCodeLine{10246 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Msk          (0x1UL << TIM\_EGR\_COMG\_Pos)                  }}
\DoxyCodeLine{10247 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG              TIM\_EGR\_COMG\_Msk                             }}
\DoxyCodeLine{10248 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Pos            (6U)}}
\DoxyCodeLine{10249 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Msk            (0x1UL << TIM\_EGR\_TG\_Pos)                    }}
\DoxyCodeLine{10250 \textcolor{preprocessor}{\#define TIM\_EGR\_TG                TIM\_EGR\_TG\_Msk                               }}
\DoxyCodeLine{10251 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Pos            (7U)}}
\DoxyCodeLine{10252 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Msk            (0x1UL << TIM\_EGR\_BG\_Pos)                    }}
\DoxyCodeLine{10253 \textcolor{preprocessor}{\#define TIM\_EGR\_BG                TIM\_EGR\_BG\_Msk                               }}
\DoxyCodeLine{10254 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Pos           (8U)}}
\DoxyCodeLine{10255 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Msk           (0x1UL << TIM\_EGR\_B2G\_Pos)                   }}
\DoxyCodeLine{10256 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G               TIM\_EGR\_B2G\_Msk                              }}
\DoxyCodeLine{10259 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{10260 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Pos        (0U)}}
\DoxyCodeLine{10261 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Msk        (0x3UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{10262 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S            TIM\_CCMR1\_CC1S\_Msk                           }}
\DoxyCodeLine{10263 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_0          (0x1UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{10264 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_1          (0x2UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{10266 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Pos       (2U)}}
\DoxyCodeLine{10267 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Msk       (0x1UL << TIM\_CCMR1\_OC1FE\_Pos)               }}
\DoxyCodeLine{10268 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE           TIM\_CCMR1\_OC1FE\_Msk                          }}
\DoxyCodeLine{10269 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Pos       (3U)}}
\DoxyCodeLine{10270 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Msk       (0x1UL << TIM\_CCMR1\_OC1PE\_Pos)               }}
\DoxyCodeLine{10271 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE           TIM\_CCMR1\_OC1PE\_Msk                          }}
\DoxyCodeLine{10273 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Pos        (4U)}}
\DoxyCodeLine{10274 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Msk        (0x1007UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{10275 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M            TIM\_CCMR1\_OC1M\_Msk                           }}
\DoxyCodeLine{10276 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_0          (0x0001UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{10277 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_1          (0x0002UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{10278 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_2          (0x0004UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{10279 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_3          (0x1000UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{10281 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Pos       (7U)}}
\DoxyCodeLine{10282 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Msk       (0x1UL << TIM\_CCMR1\_OC1CE\_Pos)               }}
\DoxyCodeLine{10283 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE           TIM\_CCMR1\_OC1CE\_Msk                          }}
\DoxyCodeLine{10285 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Pos        (8U)}}
\DoxyCodeLine{10286 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Msk        (0x3UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{10287 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S            TIM\_CCMR1\_CC2S\_Msk                           }}
\DoxyCodeLine{10288 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_0          (0x1UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{10289 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_1          (0x2UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{10291 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Pos       (10U)}}
\DoxyCodeLine{10292 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Msk       (0x1UL << TIM\_CCMR1\_OC2FE\_Pos)               }}
\DoxyCodeLine{10293 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE           TIM\_CCMR1\_OC2FE\_Msk                          }}
\DoxyCodeLine{10294 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Pos       (11U)}}
\DoxyCodeLine{10295 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Msk       (0x1UL << TIM\_CCMR1\_OC2PE\_Pos)               }}
\DoxyCodeLine{10296 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE           TIM\_CCMR1\_OC2PE\_Msk                          }}
\DoxyCodeLine{10298 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Pos        (12U)}}
\DoxyCodeLine{10299 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Msk        (0x1007UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{10300 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M            TIM\_CCMR1\_OC2M\_Msk                           }}
\DoxyCodeLine{10301 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_0          (0x0001UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{10302 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_1          (0x0002UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{10303 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_2          (0x0004UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{10304 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_3          (0x1000UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{10306 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Pos       (15U)}}
\DoxyCodeLine{10307 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Msk       (0x1UL << TIM\_CCMR1\_OC2CE\_Pos)               }}
\DoxyCodeLine{10308 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE           TIM\_CCMR1\_OC2CE\_Msk                          }}
\DoxyCodeLine{10310 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{10311 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Pos      (2U)}}
\DoxyCodeLine{10312 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{10313 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC          TIM\_CCMR1\_IC1PSC\_Msk                         }}
\DoxyCodeLine{10314 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_0        (0x1UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{10315 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_1        (0x2UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{10317 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Pos        (4U)}}
\DoxyCodeLine{10318 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Msk        (0xFUL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{10319 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F            TIM\_CCMR1\_IC1F\_Msk                           }}
\DoxyCodeLine{10320 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_0          (0x1UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{10321 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_1          (0x2UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{10322 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_2          (0x4UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{10323 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_3          (0x8UL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{10325 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Pos      (10U)}}
\DoxyCodeLine{10326 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{10327 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC          TIM\_CCMR1\_IC2PSC\_Msk                         }}
\DoxyCodeLine{10328 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_0        (0x1UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{10329 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_1        (0x2UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{10331 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Pos        (12U)}}
\DoxyCodeLine{10332 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Msk        (0xFUL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{10333 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F            TIM\_CCMR1\_IC2F\_Msk                           }}
\DoxyCodeLine{10334 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_0          (0x1UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{10335 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_1          (0x2UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{10336 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_2          (0x4UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{10337 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_3          (0x8UL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{10339 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{10340 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Pos        (0U)}}
\DoxyCodeLine{10341 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Msk        (0x3UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{10342 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S            TIM\_CCMR2\_CC3S\_Msk                           }}
\DoxyCodeLine{10343 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_0          (0x1UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{10344 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_1          (0x2UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{10346 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Pos       (2U)}}
\DoxyCodeLine{10347 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Msk       (0x1UL << TIM\_CCMR2\_OC3FE\_Pos)               }}
\DoxyCodeLine{10348 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE           TIM\_CCMR2\_OC3FE\_Msk                          }}
\DoxyCodeLine{10349 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Pos       (3U)}}
\DoxyCodeLine{10350 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Msk       (0x1UL << TIM\_CCMR2\_OC3PE\_Pos)               }}
\DoxyCodeLine{10351 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE           TIM\_CCMR2\_OC3PE\_Msk                          }}
\DoxyCodeLine{10353 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Pos        (4U)}}
\DoxyCodeLine{10354 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Msk        (0x1007UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{10355 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M            TIM\_CCMR2\_OC3M\_Msk                           }}
\DoxyCodeLine{10356 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_0          (0x0001UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{10357 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_1          (0x0002UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{10358 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_2          (0x0004UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{10359 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_3          (0x1000UL << TIM\_CCMR2\_OC3M\_Pos)             }}
\DoxyCodeLine{10361 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Pos       (7U)}}
\DoxyCodeLine{10362 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Msk       (0x1UL << TIM\_CCMR2\_OC3CE\_Pos)               }}
\DoxyCodeLine{10363 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE           TIM\_CCMR2\_OC3CE\_Msk                          }}
\DoxyCodeLine{10365 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Pos        (8U)}}
\DoxyCodeLine{10366 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Msk        (0x3UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{10367 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S            TIM\_CCMR2\_CC4S\_Msk                           }}
\DoxyCodeLine{10368 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_0          (0x1UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{10369 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_1          (0x2UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{10371 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Pos       (10U)}}
\DoxyCodeLine{10372 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Msk       (0x1UL << TIM\_CCMR2\_OC4FE\_Pos)               }}
\DoxyCodeLine{10373 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE           TIM\_CCMR2\_OC4FE\_Msk                          }}
\DoxyCodeLine{10374 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Pos       (11U)}}
\DoxyCodeLine{10375 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Msk       (0x1UL << TIM\_CCMR2\_OC4PE\_Pos)               }}
\DoxyCodeLine{10376 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE           TIM\_CCMR2\_OC4PE\_Msk                          }}
\DoxyCodeLine{10378 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Pos        (12U)}}
\DoxyCodeLine{10379 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Msk        (0x1007UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{10380 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M            TIM\_CCMR2\_OC4M\_Msk                           }}
\DoxyCodeLine{10381 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_0          (0x0001UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{10382 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_1          (0x0002UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{10383 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_2          (0x0004UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{10384 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_3          (0x1000UL << TIM\_CCMR2\_OC4M\_Pos)             }}
\DoxyCodeLine{10386 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Pos       (15U)}}
\DoxyCodeLine{10387 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Msk       (0x1UL << TIM\_CCMR2\_OC4CE\_Pos)               }}
\DoxyCodeLine{10388 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE           TIM\_CCMR2\_OC4CE\_Msk                          }}
\DoxyCodeLine{10390 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{10391 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Pos      (2U)}}
\DoxyCodeLine{10392 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{10393 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC          TIM\_CCMR2\_IC3PSC\_Msk                         }}
\DoxyCodeLine{10394 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_0        (0x1UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{10395 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_1        (0x2UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{10397 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Pos        (4U)}}
\DoxyCodeLine{10398 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Msk        (0xFUL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{10399 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F            TIM\_CCMR2\_IC3F\_Msk                           }}
\DoxyCodeLine{10400 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_0          (0x1UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{10401 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_1          (0x2UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{10402 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_2          (0x4UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{10403 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_3          (0x8UL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{10405 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Pos      (10U)}}
\DoxyCodeLine{10406 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{10407 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC          TIM\_CCMR2\_IC4PSC\_Msk                         }}
\DoxyCodeLine{10408 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_0        (0x1UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{10409 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_1        (0x2UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{10411 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Pos        (12U)}}
\DoxyCodeLine{10412 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Msk        (0xFUL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{10413 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F            TIM\_CCMR2\_IC4F\_Msk                           }}
\DoxyCodeLine{10414 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_0          (0x1UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{10415 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_1          (0x2UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{10416 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_2          (0x4UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{10417 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_3          (0x8UL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{10419 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR3 register  *******************/}}
\DoxyCodeLine{10420 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Pos       (2U)}}
\DoxyCodeLine{10421 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Msk       (0x1UL << TIM\_CCMR3\_OC5FE\_Pos)               }}
\DoxyCodeLine{10422 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE           TIM\_CCMR3\_OC5FE\_Msk                          }}
\DoxyCodeLine{10423 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Pos       (3U)}}
\DoxyCodeLine{10424 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Msk       (0x1UL << TIM\_CCMR3\_OC5PE\_Pos)               }}
\DoxyCodeLine{10425 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE           TIM\_CCMR3\_OC5PE\_Msk                          }}
\DoxyCodeLine{10427 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Pos        (4U)}}
\DoxyCodeLine{10428 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Msk        (0x1007UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{10429 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M            TIM\_CCMR3\_OC5M\_Msk                           }}
\DoxyCodeLine{10430 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_0          (0x0001UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{10431 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_1          (0x0002UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{10432 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_2          (0x0004UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{10433 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_3          (0x1000UL << TIM\_CCMR3\_OC5M\_Pos)             }}
\DoxyCodeLine{10435 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Pos       (7U)}}
\DoxyCodeLine{10436 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Msk       (0x1UL << TIM\_CCMR3\_OC5CE\_Pos)               }}
\DoxyCodeLine{10437 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE           TIM\_CCMR3\_OC5CE\_Msk                          }}
\DoxyCodeLine{10439 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Pos       (10U)}}
\DoxyCodeLine{10440 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Msk       (0x1UL << TIM\_CCMR3\_OC6FE\_Pos)               }}
\DoxyCodeLine{10441 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE           TIM\_CCMR3\_OC6FE\_Msk                          }}
\DoxyCodeLine{10442 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Pos       (11U)}}
\DoxyCodeLine{10443 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Msk       (0x1UL << TIM\_CCMR3\_OC6PE\_Pos)               }}
\DoxyCodeLine{10444 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE           TIM\_CCMR3\_OC6PE\_Msk                          }}
\DoxyCodeLine{10446 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Pos        (12U)}}
\DoxyCodeLine{10447 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Msk        (0x1007UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{10448 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M            TIM\_CCMR3\_OC6M\_Msk                           }}
\DoxyCodeLine{10449 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_0          (0x0001UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{10450 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_1          (0x0002UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{10451 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_2          (0x0004UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{10452 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_3          (0x1000UL << TIM\_CCMR3\_OC6M\_Pos)             }}
\DoxyCodeLine{10454 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Pos       (15U)}}
\DoxyCodeLine{10455 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Msk       (0x1UL << TIM\_CCMR3\_OC6CE\_Pos)               }}
\DoxyCodeLine{10456 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE           TIM\_CCMR3\_OC6CE\_Msk                          }}
\DoxyCodeLine{10458 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{10459 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Pos         (0U)}}
\DoxyCodeLine{10460 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Msk         (0x1UL << TIM\_CCER\_CC1E\_Pos)                 }}
\DoxyCodeLine{10461 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E             TIM\_CCER\_CC1E\_Msk                            }}
\DoxyCodeLine{10462 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Pos         (1U)}}
\DoxyCodeLine{10463 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Msk         (0x1UL << TIM\_CCER\_CC1P\_Pos)                 }}
\DoxyCodeLine{10464 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P             TIM\_CCER\_CC1P\_Msk                            }}
\DoxyCodeLine{10465 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Pos        (2U)}}
\DoxyCodeLine{10466 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Msk        (0x1UL << TIM\_CCER\_CC1NE\_Pos)                }}
\DoxyCodeLine{10467 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE            TIM\_CCER\_CC1NE\_Msk                           }}
\DoxyCodeLine{10468 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Pos        (3U)}}
\DoxyCodeLine{10469 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Msk        (0x1UL << TIM\_CCER\_CC1NP\_Pos)                }}
\DoxyCodeLine{10470 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP            TIM\_CCER\_CC1NP\_Msk                           }}
\DoxyCodeLine{10471 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Pos         (4U)}}
\DoxyCodeLine{10472 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Msk         (0x1UL << TIM\_CCER\_CC2E\_Pos)                 }}
\DoxyCodeLine{10473 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E             TIM\_CCER\_CC2E\_Msk                            }}
\DoxyCodeLine{10474 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Pos         (5U)}}
\DoxyCodeLine{10475 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Msk         (0x1UL << TIM\_CCER\_CC2P\_Pos)                 }}
\DoxyCodeLine{10476 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P             TIM\_CCER\_CC2P\_Msk                            }}
\DoxyCodeLine{10477 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Pos        (6U)}}
\DoxyCodeLine{10478 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Msk        (0x1UL << TIM\_CCER\_CC2NE\_Pos)                }}
\DoxyCodeLine{10479 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE            TIM\_CCER\_CC2NE\_Msk                           }}
\DoxyCodeLine{10480 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Pos        (7U)}}
\DoxyCodeLine{10481 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Msk        (0x1UL << TIM\_CCER\_CC2NP\_Pos)                }}
\DoxyCodeLine{10482 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP            TIM\_CCER\_CC2NP\_Msk                           }}
\DoxyCodeLine{10483 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Pos         (8U)}}
\DoxyCodeLine{10484 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Msk         (0x1UL << TIM\_CCER\_CC3E\_Pos)                 }}
\DoxyCodeLine{10485 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E             TIM\_CCER\_CC3E\_Msk                            }}
\DoxyCodeLine{10486 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Pos         (9U)}}
\DoxyCodeLine{10487 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Msk         (0x1UL << TIM\_CCER\_CC3P\_Pos)                 }}
\DoxyCodeLine{10488 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P             TIM\_CCER\_CC3P\_Msk                            }}
\DoxyCodeLine{10489 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Pos        (10U)}}
\DoxyCodeLine{10490 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Msk        (0x1UL << TIM\_CCER\_CC3NE\_Pos)                }}
\DoxyCodeLine{10491 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE            TIM\_CCER\_CC3NE\_Msk                           }}
\DoxyCodeLine{10492 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Pos        (11U)}}
\DoxyCodeLine{10493 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Msk        (0x1UL << TIM\_CCER\_CC3NP\_Pos)                }}
\DoxyCodeLine{10494 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP            TIM\_CCER\_CC3NP\_Msk                           }}
\DoxyCodeLine{10495 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Pos         (12U)}}
\DoxyCodeLine{10496 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Msk         (0x1UL << TIM\_CCER\_CC4E\_Pos)                 }}
\DoxyCodeLine{10497 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E             TIM\_CCER\_CC4E\_Msk                            }}
\DoxyCodeLine{10498 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Pos         (13U)}}
\DoxyCodeLine{10499 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Msk         (0x1UL << TIM\_CCER\_CC4P\_Pos)                 }}
\DoxyCodeLine{10500 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P             TIM\_CCER\_CC4P\_Msk                            }}
\DoxyCodeLine{10501 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NE\_Pos        (14U)}}
\DoxyCodeLine{10502 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NE\_Msk        (0x1UL << TIM\_CCER\_CC4NE\_Pos)                }}
\DoxyCodeLine{10503 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NE            TIM\_CCER\_CC4NE\_Msk                           }}
\DoxyCodeLine{10504 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Pos        (15U)}}
\DoxyCodeLine{10505 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Msk        (0x1UL << TIM\_CCER\_CC4NP\_Pos)                }}
\DoxyCodeLine{10506 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP            TIM\_CCER\_CC4NP\_Msk                           }}
\DoxyCodeLine{10507 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Pos         (16U)}}
\DoxyCodeLine{10508 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Msk         (0x1UL << TIM\_CCER\_CC5E\_Pos)                 }}
\DoxyCodeLine{10509 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E             TIM\_CCER\_CC5E\_Msk                            }}
\DoxyCodeLine{10510 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Pos         (17U)}}
\DoxyCodeLine{10511 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Msk         (0x1UL << TIM\_CCER\_CC5P\_Pos)                 }}
\DoxyCodeLine{10512 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P             TIM\_CCER\_CC5P\_Msk                            }}
\DoxyCodeLine{10513 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Pos         (20U)}}
\DoxyCodeLine{10514 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Msk         (0x1UL << TIM\_CCER\_CC6E\_Pos)                 }}
\DoxyCodeLine{10515 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E             TIM\_CCER\_CC6E\_Msk                            }}
\DoxyCodeLine{10516 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Pos         (21U)}}
\DoxyCodeLine{10517 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Msk         (0x1UL << TIM\_CCER\_CC6P\_Pos)                 }}
\DoxyCodeLine{10518 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P             TIM\_CCER\_CC6P\_Msk                            }}
\DoxyCodeLine{10520 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{10521 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{10522 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Msk           (0xFFFFFFFFUL << TIM\_CNT\_CNT\_Pos)            }}
\DoxyCodeLine{10523 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT               TIM\_CNT\_CNT\_Msk                              }}
\DoxyCodeLine{10524 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Pos        (31U)}}
\DoxyCodeLine{10525 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Msk        (0x1UL << TIM\_CNT\_UIFCPY\_Pos)                }}
\DoxyCodeLine{10526 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY            TIM\_CNT\_UIFCPY\_Msk                           }}
\DoxyCodeLine{10528 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{10529 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Pos           (0U)}}
\DoxyCodeLine{10530 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Msk           (0xFFFFUL << TIM\_PSC\_PSC\_Pos)                }}
\DoxyCodeLine{10531 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC               TIM\_PSC\_PSC\_Msk                              }}
\DoxyCodeLine{10533 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{10534 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{10535 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Msk           (0xFFFFFFFFUL << TIM\_ARR\_ARR\_Pos)            }}
\DoxyCodeLine{10536 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR               TIM\_ARR\_ARR\_Msk                              }}
\DoxyCodeLine{10538 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{10539 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Pos           (0U)}}
\DoxyCodeLine{10540 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Msk           (0xFFFFUL << TIM\_RCR\_REP\_Pos)                }}
\DoxyCodeLine{10541 \textcolor{preprocessor}{\#define TIM\_RCR\_REP               TIM\_RCR\_REP\_Msk                              }}
\DoxyCodeLine{10543 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{10544 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Pos         (0U)}}
\DoxyCodeLine{10545 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Msk         (0xFFFFUL << TIM\_CCR1\_CCR1\_Pos)              }}
\DoxyCodeLine{10546 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1             TIM\_CCR1\_CCR1\_Msk                            }}
\DoxyCodeLine{10548 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{10549 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Pos         (0U)}}
\DoxyCodeLine{10550 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Msk         (0xFFFFUL << TIM\_CCR2\_CCR2\_Pos)              }}
\DoxyCodeLine{10551 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2             TIM\_CCR2\_CCR2\_Msk                            }}
\DoxyCodeLine{10553 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{10554 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Pos         (0U)}}
\DoxyCodeLine{10555 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Msk         (0xFFFFUL << TIM\_CCR3\_CCR3\_Pos)              }}
\DoxyCodeLine{10556 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3             TIM\_CCR3\_CCR3\_Msk                            }}
\DoxyCodeLine{10558 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{10559 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Pos         (0U)}}
\DoxyCodeLine{10560 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Msk         (0xFFFFUL << TIM\_CCR4\_CCR4\_Pos)              }}
\DoxyCodeLine{10561 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4             TIM\_CCR4\_CCR4\_Msk                            }}
\DoxyCodeLine{10563 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR5 register  *******************/}}
\DoxyCodeLine{10564 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Pos         (0U)}}
\DoxyCodeLine{10565 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Msk         (0xFFFFFFFFUL << TIM\_CCR5\_CCR5\_Pos)          }}
\DoxyCodeLine{10566 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5             TIM\_CCR5\_CCR5\_Msk                            }}
\DoxyCodeLine{10567 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Pos        (29U)}}
\DoxyCodeLine{10568 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Msk        (0x1UL << TIM\_CCR5\_GC5C1\_Pos)                }}
\DoxyCodeLine{10569 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1            TIM\_CCR5\_GC5C1\_Msk                           }}
\DoxyCodeLine{10570 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Pos        (30U)}}
\DoxyCodeLine{10571 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Msk        (0x1UL << TIM\_CCR5\_GC5C2\_Pos)                }}
\DoxyCodeLine{10572 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2            TIM\_CCR5\_GC5C2\_Msk                           }}
\DoxyCodeLine{10573 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Pos        (31U)}}
\DoxyCodeLine{10574 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Msk        (0x1UL << TIM\_CCR5\_GC5C3\_Pos)                }}
\DoxyCodeLine{10575 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3            TIM\_CCR5\_GC5C3\_Msk                           }}
\DoxyCodeLine{10577 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR6 register  *******************/}}
\DoxyCodeLine{10578 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6\_Pos         (0U)}}
\DoxyCodeLine{10579 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6\_Msk         (0xFFFFUL << TIM\_CCR6\_CCR6\_Pos)              }}
\DoxyCodeLine{10580 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6             TIM\_CCR6\_CCR6\_Msk                            }}
\DoxyCodeLine{10582 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{10583 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Pos          (0U)}}
\DoxyCodeLine{10584 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Msk          (0xFFUL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10585 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG              TIM\_BDTR\_DTG\_Msk                             }}
\DoxyCodeLine{10586 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_0            (0x01UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10587 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_1            (0x02UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10588 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_2            (0x04UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10589 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_3            (0x08UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10590 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_4            (0x10UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10591 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_5            (0x20UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10592 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_6            (0x40UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10593 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_7            (0x80UL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{10595 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Pos         (8U)}}
\DoxyCodeLine{10596 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Msk         (0x3UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{10597 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK             TIM\_BDTR\_LOCK\_Msk                            }}
\DoxyCodeLine{10598 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_0           (0x1UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{10599 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_1           (0x2UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{10601 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Pos         (10U)}}
\DoxyCodeLine{10602 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Msk         (0x1UL << TIM\_BDTR\_OSSI\_Pos)                 }}
\DoxyCodeLine{10603 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI             TIM\_BDTR\_OSSI\_Msk                            }}
\DoxyCodeLine{10604 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Pos         (11U)}}
\DoxyCodeLine{10605 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Msk         (0x1UL << TIM\_BDTR\_OSSR\_Pos)                 }}
\DoxyCodeLine{10606 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR             TIM\_BDTR\_OSSR\_Msk                            }}
\DoxyCodeLine{10607 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Pos          (12U)}}
\DoxyCodeLine{10608 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Msk          (0x1UL << TIM\_BDTR\_BKE\_Pos)                  }}
\DoxyCodeLine{10609 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE              TIM\_BDTR\_BKE\_Msk                             }}
\DoxyCodeLine{10610 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Pos          (13U)}}
\DoxyCodeLine{10611 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Msk          (0x1UL << TIM\_BDTR\_BKP\_Pos)                  }}
\DoxyCodeLine{10612 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP              TIM\_BDTR\_BKP\_Msk                             }}
\DoxyCodeLine{10613 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Pos          (14U)}}
\DoxyCodeLine{10614 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Msk          (0x1UL << TIM\_BDTR\_AOE\_Pos)                  }}
\DoxyCodeLine{10615 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE              TIM\_BDTR\_AOE\_Msk                             }}
\DoxyCodeLine{10616 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Pos          (15U)}}
\DoxyCodeLine{10617 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Msk          (0x1UL << TIM\_BDTR\_MOE\_Pos)                  }}
\DoxyCodeLine{10618 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE              TIM\_BDTR\_MOE\_Msk                             }}
\DoxyCodeLine{10620 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Pos          (16U)}}
\DoxyCodeLine{10621 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Msk          (0xFUL << TIM\_BDTR\_BKF\_Pos)                  }}
\DoxyCodeLine{10622 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF              TIM\_BDTR\_BKF\_Msk                             }}
\DoxyCodeLine{10623 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Pos         (20U)}}
\DoxyCodeLine{10624 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Msk         (0xFUL << TIM\_BDTR\_BK2F\_Pos)                 }}
\DoxyCodeLine{10625 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F             TIM\_BDTR\_BK2F\_Msk                            }}
\DoxyCodeLine{10627 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Pos         (24U)}}
\DoxyCodeLine{10628 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Msk         (0x1UL << TIM\_BDTR\_BK2E\_Pos)                 }}
\DoxyCodeLine{10629 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E             TIM\_BDTR\_BK2E\_Msk                            }}
\DoxyCodeLine{10630 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Pos         (25U)}}
\DoxyCodeLine{10631 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Msk         (0x1UL << TIM\_BDTR\_BK2P\_Pos)                 }}
\DoxyCodeLine{10632 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P             TIM\_BDTR\_BK2P\_Msk                            }}
\DoxyCodeLine{10634 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM\_Pos       (26U)}}
\DoxyCodeLine{10635 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM\_Msk       (0x1UL << TIM\_BDTR\_BKDSRM\_Pos)               }}
\DoxyCodeLine{10636 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM           TIM\_BDTR\_BKDSRM\_Msk                          }}
\DoxyCodeLine{10637 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM\_Pos      (27U)}}
\DoxyCodeLine{10638 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM\_Msk      (0x1UL << TIM\_BDTR\_BK2DSRM\_Pos)              }}
\DoxyCodeLine{10639 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM          TIM\_BDTR\_BK2DSRM\_Msk                         }}
\DoxyCodeLine{10641 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID\_Pos        (28U)}}
\DoxyCodeLine{10642 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID\_Msk        (0x1UL << TIM\_BDTR\_BKBID\_Pos)                }}
\DoxyCodeLine{10643 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID            TIM\_BDTR\_BKBID\_Msk                           }}
\DoxyCodeLine{10644 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID\_Pos       (29U)}}
\DoxyCodeLine{10645 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID\_Msk       (0x1UL << TIM\_BDTR\_BK2BID\_Pos)               }}
\DoxyCodeLine{10646 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID           TIM\_BDTR\_BK2BID\_Msk                          }}
\DoxyCodeLine{10648 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{10649 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Pos           (0U)}}
\DoxyCodeLine{10650 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Msk           (0x1FUL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{10651 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA               TIM\_DCR\_DBA\_Msk                              }}
\DoxyCodeLine{10652 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_0             (0x01UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{10653 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_1             (0x02UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{10654 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_2             (0x04UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{10655 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_3             (0x08UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{10656 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_4             (0x10UL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{10658 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Pos           (8U)}}
\DoxyCodeLine{10659 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Msk           (0x1FUL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{10660 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL               TIM\_DCR\_DBL\_Msk                              }}
\DoxyCodeLine{10661 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_0             (0x01UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{10662 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_1             (0x02UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{10663 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_2             (0x04UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{10664 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_3             (0x08UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{10665 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_4             (0x10UL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{10667 \textcolor{comment}{/*******************  Bit definition for TIM1\_AF1 register  *******************/}}
\DoxyCodeLine{10668 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{10669 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE\_Msk        (0x1UL << TIM1\_AF1\_BKINE\_Pos)                }}
\DoxyCodeLine{10670 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE            TIM1\_AF1\_BKINE\_Msk                           }}
\DoxyCodeLine{10671 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{10672 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP1E\_Pos)              }}
\DoxyCodeLine{10673 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E          TIM1\_AF1\_BKCMP1E\_Msk                         }}
\DoxyCodeLine{10674 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{10675 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP2E\_Pos)              }}
\DoxyCodeLine{10676 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E          TIM1\_AF1\_BKCMP2E\_Msk                         }}
\DoxyCodeLine{10677 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3E\_Pos      (3U)}}
\DoxyCodeLine{10678 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP3E\_Pos)              }}
\DoxyCodeLine{10679 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3E          TIM1\_AF1\_BKCMP3E\_Msk                         }}
\DoxyCodeLine{10680 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4E\_Pos      (4U)}}
\DoxyCodeLine{10681 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP4E\_Pos)              }}
\DoxyCodeLine{10682 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4E          TIM1\_AF1\_BKCMP4E\_Msk                         }}
\DoxyCodeLine{10683 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{10684 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP\_Msk        (0x1UL << TIM1\_AF1\_BKINP\_Pos)                }}
\DoxyCodeLine{10685 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP            TIM1\_AF1\_BKINP\_Msk                           }}
\DoxyCodeLine{10686 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{10687 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP1P\_Pos)              }}
\DoxyCodeLine{10688 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P          TIM1\_AF1\_BKCMP1P\_Msk                         }}
\DoxyCodeLine{10689 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{10690 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP2P\_Pos)              }}
\DoxyCodeLine{10691 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P          TIM1\_AF1\_BKCMP2P\_Msk                         }}
\DoxyCodeLine{10692 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3P\_Pos      (12U)}}
\DoxyCodeLine{10693 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP3P\_Pos)              }}
\DoxyCodeLine{10694 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP3P          TIM1\_AF1\_BKCMP3P\_Msk                         }}
\DoxyCodeLine{10695 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4P\_Pos      (13U)}}
\DoxyCodeLine{10696 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP4P\_Pos)              }}
\DoxyCodeLine{10697 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP4P          TIM1\_AF1\_BKCMP4P\_Msk                         }}
\DoxyCodeLine{10698 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_Pos       (14U)}}
\DoxyCodeLine{10699 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_Msk       (0xFUL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{10700 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL           TIM1\_AF1\_ETRSEL\_Msk                          }}
\DoxyCodeLine{10701 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_0         (0x1UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{10702 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_1         (0x2UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{10703 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_2         (0x4UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{10704 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_3         (0x8UL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{10706 \textcolor{comment}{/*******************  Bit definition for TIM1\_AF2 register  *********************/}}
\DoxyCodeLine{10707 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE\_Pos        (0U)}}
\DoxyCodeLine{10708 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE\_Msk        (0x1UL << TIM1\_AF2\_BK2INE\_Pos)                }}
\DoxyCodeLine{10709 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE            TIM1\_AF2\_BK2INE\_Msk                           }}
\DoxyCodeLine{10710 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E\_Pos      (1U)}}
\DoxyCodeLine{10711 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP1E\_Pos)              }}
\DoxyCodeLine{10712 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E          TIM1\_AF2\_BK2CMP1E\_Msk                         }}
\DoxyCodeLine{10713 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E\_Pos      (2U)}}
\DoxyCodeLine{10714 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP2E\_Pos)              }}
\DoxyCodeLine{10715 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E          TIM1\_AF2\_BK2CMP2E\_Msk                         }}
\DoxyCodeLine{10716 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3E\_Pos      (3U)}}
\DoxyCodeLine{10717 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP3E\_Pos)              }}
\DoxyCodeLine{10718 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3E          TIM1\_AF2\_BK2CMP3E\_Msk                         }}
\DoxyCodeLine{10719 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4E\_Pos      (4U)}}
\DoxyCodeLine{10720 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4E\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP4E\_Pos)              }}
\DoxyCodeLine{10721 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4E          TIM1\_AF2\_BK2CMP4E\_Msk                         }}
\DoxyCodeLine{10722 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP\_Pos        (9U)}}
\DoxyCodeLine{10723 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP\_Msk        (0x1UL << TIM1\_AF2\_BK2INP\_Pos)                }}
\DoxyCodeLine{10724 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP            TIM1\_AF2\_BK2INP\_Msk                           }}
\DoxyCodeLine{10725 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P\_Pos      (10U)}}
\DoxyCodeLine{10726 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP1P\_Pos)              }}
\DoxyCodeLine{10727 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P          TIM1\_AF2\_BK2CMP1P\_Msk                         }}
\DoxyCodeLine{10728 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P\_Pos      (11U)}}
\DoxyCodeLine{10729 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP2P\_Pos)              }}
\DoxyCodeLine{10730 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P          TIM1\_AF2\_BK2CMP2P\_Msk                         }}
\DoxyCodeLine{10731 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3P\_Pos      (12U)}}
\DoxyCodeLine{10732 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP3P\_Pos)              }}
\DoxyCodeLine{10733 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP3P          TIM1\_AF2\_BK2CMP3P\_Msk                         }}
\DoxyCodeLine{10734 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4P\_Pos      (13U)}}
\DoxyCodeLine{10735 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4P\_Msk      (0x1UL << TIM1\_AF2\_BK2CMP4P\_Pos)              }}
\DoxyCodeLine{10736 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP4P          TIM1\_AF2\_BK2CMP4P\_Msk                         }}
\DoxyCodeLine{10737 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_Pos        (16U)}}
\DoxyCodeLine{10738 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_Msk        (0x7UL << TIM1\_AF2\_OCRSEL\_Pos)                }}
\DoxyCodeLine{10739 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL            TIM1\_AF2\_OCRSEL\_Msk                           }}
\DoxyCodeLine{10740 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_0         (0x1UL << TIM1\_AF2\_OCRSEL\_Pos)                 }}
\DoxyCodeLine{10741 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_1         (0x2UL << TIM1\_AF2\_OCRSEL\_Pos)                 }}
\DoxyCodeLine{10742 \textcolor{preprocessor}{\#define TIM1\_AF2\_OCRSEL\_2         (0x4UL << TIM1\_AF2\_OCRSEL\_Pos)                 }}
\DoxyCodeLine{10744 \textcolor{comment}{/*******************  Bit definition for TIM\_OR register  *********************/}}
\DoxyCodeLine{10745 \textcolor{preprocessor}{\#define TIM\_OR\_HSE32EN\_Pos       (0U)}}
\DoxyCodeLine{10746 \textcolor{preprocessor}{\#define TIM\_OR\_HSE32EN\_Msk       (0x1UL << TIM\_OR\_HSE32EN\_Pos)                  }}
\DoxyCodeLine{10747 \textcolor{preprocessor}{\#define TIM\_OR\_HSE32EN           TIM\_OR\_HSE32EN\_Msk                             }}
\DoxyCodeLine{10749 \textcolor{comment}{/*******************  Bit definition for TIM\_TISEL register  *********************/}}
\DoxyCodeLine{10750 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_Pos      (0U)}}
\DoxyCodeLine{10751 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_Msk      (0xFUL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{10752 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL          TIM\_TISEL\_TI1SEL\_Msk                         }}
\DoxyCodeLine{10753 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_0        (0x1UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{10754 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_1        (0x2UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{10755 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_2        (0x4UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{10756 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_3        (0x8UL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{10758 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_Pos      (8U)}}
\DoxyCodeLine{10759 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_Msk      (0xFUL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{10760 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL          TIM\_TISEL\_TI2SEL\_Msk                         }}
\DoxyCodeLine{10761 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_0        (0x1UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{10762 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_1        (0x2UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{10763 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_2        (0x4UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{10764 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_3        (0x8UL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{10766 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_Pos      (16U)}}
\DoxyCodeLine{10767 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_Msk      (0xFUL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{10768 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL          TIM\_TISEL\_TI3SEL\_Msk                         }}
\DoxyCodeLine{10769 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_0        (0x1UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{10770 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_1        (0x2UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{10771 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_2        (0x4UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{10772 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_3        (0x8UL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{10774 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_Pos      (24U)}}
\DoxyCodeLine{10775 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_Msk      (0xFUL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{10776 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL          TIM\_TISEL\_TI4SEL\_Msk                         }}
\DoxyCodeLine{10777 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_0        (0x1UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{10778 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_1        (0x2UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{10779 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_2        (0x4UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{10780 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_3        (0x8UL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{10782 \textcolor{comment}{/*******************  Bit definition for TIM\_DTR2 register  *********************/}}
\DoxyCodeLine{10783 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_Pos      (0U)}}
\DoxyCodeLine{10784 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_Msk      (0xFFUL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10785 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF          TIM\_DTR2\_DTGF\_Msk                            }}
\DoxyCodeLine{10786 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_0        (0x01UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10787 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_1        (0x02UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10788 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_2        (0x04UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10789 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_3        (0x08UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10790 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_4        (0x10UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10791 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_5        (0x20UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10792 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_6        (0x40UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10793 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTGF\_7        (0x80UL << TIM\_DTR2\_DTGF\_Pos)                }}
\DoxyCodeLine{10795 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTAE\_Pos      (16U)}}
\DoxyCodeLine{10796 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTAE\_Msk      (0x1UL << TIM\_DTR2\_DTAE\_Pos)                 }}
\DoxyCodeLine{10797 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTAE          TIM\_DTR2\_DTAE\_Msk                            }}
\DoxyCodeLine{10798 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTPE\_Pos      (17U)}}
\DoxyCodeLine{10799 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTPE\_Msk      (0x1UL << TIM\_DTR2\_DTPE\_Pos)                 }}
\DoxyCodeLine{10800 \textcolor{preprocessor}{\#define TIM\_DTR2\_DTPE          TIM\_DTR2\_DTPE\_Msk                            }}
\DoxyCodeLine{10802 \textcolor{comment}{/*******************  Bit definition for TIM\_ECR register  *********************/}}
\DoxyCodeLine{10803 \textcolor{preprocessor}{\#define TIM\_ECR\_IE\_Pos       (0U)}}
\DoxyCodeLine{10804 \textcolor{preprocessor}{\#define TIM\_ECR\_IE\_Msk       (0x1UL << TIM\_ECR\_IE\_Pos)                   }}
\DoxyCodeLine{10805 \textcolor{preprocessor}{\#define TIM\_ECR\_IE           TIM\_ECR\_IE\_Msk                              }}
\DoxyCodeLine{10807 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_Pos      (1U)}}
\DoxyCodeLine{10808 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_Msk      (0x3UL << TIM\_ECR\_IDIR\_Pos)                 }}
\DoxyCodeLine{10809 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR          TIM\_ECR\_IDIR\_Msk                            }}
\DoxyCodeLine{10810 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_0        (0x01UL << TIM\_ECR\_IDIR\_Pos)                }}
\DoxyCodeLine{10811 \textcolor{preprocessor}{\#define TIM\_ECR\_IDIR\_1        (0x02UL << TIM\_ECR\_IDIR\_Pos)                }}
\DoxyCodeLine{10813 \textcolor{preprocessor}{\#define TIM\_ECR\_FIDX\_Pos      (5U)}}
\DoxyCodeLine{10814 \textcolor{preprocessor}{\#define TIM\_ECR\_FIDX\_Msk      (0x1UL << TIM\_ECR\_FIDX\_Pos)                 }}
\DoxyCodeLine{10815 \textcolor{preprocessor}{\#define TIM\_ECR\_FIDX          TIM\_ECR\_FIDX\_Msk                            }}
\DoxyCodeLine{10817 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_Pos      (6U)}}
\DoxyCodeLine{10818 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_Msk      (0x3UL << TIM\_ECR\_IPOS\_Pos)                 }}
\DoxyCodeLine{10819 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS          TIM\_ECR\_IPOS\_Msk                            }}
\DoxyCodeLine{10820 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_0        (0x01UL << TIM\_ECR\_IPOS\_Pos)                }}
\DoxyCodeLine{10821 \textcolor{preprocessor}{\#define TIM\_ECR\_IPOS\_1        (0x02UL << TIM\_ECR\_IPOS\_Pos)                }}
\DoxyCodeLine{10823 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_Pos        (16U)}}
\DoxyCodeLine{10824 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_Msk        (0xFFUL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10825 \textcolor{preprocessor}{\#define TIM\_ECR\_PW            TIM\_ECR\_PW\_Msk                              }}
\DoxyCodeLine{10826 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_0          (0x01UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10827 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_1          (0x02UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10828 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_2          (0x04UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10829 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_3          (0x08UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10830 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_4          (0x10UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10831 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_5          (0x20UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10832 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_6          (0x40UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10833 \textcolor{preprocessor}{\#define TIM\_ECR\_PW\_7          (0x80UL << TIM\_ECR\_PW\_Pos)                  }}
\DoxyCodeLine{10835 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_Pos    (24U)}}
\DoxyCodeLine{10836 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_Msk    (0x7UL << TIM\_ECR\_PWPRSC\_Pos)               }}
\DoxyCodeLine{10837 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC        TIM\_ECR\_PWPRSC\_Msk                          }}
\DoxyCodeLine{10838 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_0      (0x01UL << TIM\_ECR\_PWPRSC\_Pos)              }}
\DoxyCodeLine{10839 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_1      (0x02UL << TIM\_ECR\_PWPRSC\_Pos)              }}
\DoxyCodeLine{10840 \textcolor{preprocessor}{\#define TIM\_ECR\_PWPRSC\_2      (0x04UL << TIM\_ECR\_PWPRSC\_Pos)              }}
\DoxyCodeLine{10842 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{10843 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Pos         (0U)}}
\DoxyCodeLine{10844 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Msk         (0xFFFFFFFFUL << TIM\_DMAR\_DMAB\_Pos)     }}
\DoxyCodeLine{10845 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB             TIM\_DMAR\_DMAB\_Msk                       }}
\DoxyCodeLine{10847 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10848 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10849 \textcolor{comment}{/*                         Low Power Timer (LPTIM)                           */}}
\DoxyCodeLine{10850 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10851 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10852 \textcolor{comment}{/******************  Bit definition for LPTIM\_ISR register  *******************/}}
\DoxyCodeLine{10853 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Pos          (0U)}}
\DoxyCodeLine{10854 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Msk          (0x1UL << LPTIM\_ISR\_CMPM\_Pos)              }}
\DoxyCodeLine{10855 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM              LPTIM\_ISR\_CMPM\_Msk                         }}
\DoxyCodeLine{10856 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Pos          (1U)}}
\DoxyCodeLine{10857 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Msk          (0x1UL << LPTIM\_ISR\_ARRM\_Pos)              }}
\DoxyCodeLine{10858 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM              LPTIM\_ISR\_ARRM\_Msk                         }}
\DoxyCodeLine{10859 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Pos       (2U)}}
\DoxyCodeLine{10860 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Msk       (0x1UL << LPTIM\_ISR\_EXTTRIG\_Pos)           }}
\DoxyCodeLine{10861 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG           LPTIM\_ISR\_EXTTRIG\_Msk                      }}
\DoxyCodeLine{10862 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Pos         (3U)}}
\DoxyCodeLine{10863 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Msk         (0x1UL << LPTIM\_ISR\_CMPOK\_Pos)             }}
\DoxyCodeLine{10864 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK             LPTIM\_ISR\_CMPOK\_Msk                        }}
\DoxyCodeLine{10865 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Pos         (4U)}}
\DoxyCodeLine{10866 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Msk         (0x1UL << LPTIM\_ISR\_ARROK\_Pos)             }}
\DoxyCodeLine{10867 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK             LPTIM\_ISR\_ARROK\_Msk                        }}
\DoxyCodeLine{10868 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Pos            (5U)}}
\DoxyCodeLine{10869 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Msk            (0x1UL << LPTIM\_ISR\_UP\_Pos)                }}
\DoxyCodeLine{10870 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP                LPTIM\_ISR\_UP\_Msk                           }}
\DoxyCodeLine{10871 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Pos          (6U)}}
\DoxyCodeLine{10872 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Msk          (0x1UL << LPTIM\_ISR\_DOWN\_Pos)              }}
\DoxyCodeLine{10873 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN              LPTIM\_ISR\_DOWN\_Msk                         }}
\DoxyCodeLine{10875 \textcolor{comment}{/******************  Bit definition for LPTIM\_ICR register  *******************/}}
\DoxyCodeLine{10876 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Pos        (0U)}}
\DoxyCodeLine{10877 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Msk        (0x1UL << LPTIM\_ICR\_CMPMCF\_Pos)            }}
\DoxyCodeLine{10878 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF            LPTIM\_ICR\_CMPMCF\_Msk                       }}
\DoxyCodeLine{10879 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Pos        (1U)}}
\DoxyCodeLine{10880 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Msk        (0x1UL << LPTIM\_ICR\_ARRMCF\_Pos)            }}
\DoxyCodeLine{10881 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF            LPTIM\_ICR\_ARRMCF\_Msk                       }}
\DoxyCodeLine{10882 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Pos     (2U)}}
\DoxyCodeLine{10883 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Msk     (0x1UL << LPTIM\_ICR\_EXTTRIGCF\_Pos)         }}
\DoxyCodeLine{10884 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF         LPTIM\_ICR\_EXTTRIGCF\_Msk                    }}
\DoxyCodeLine{10885 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Pos       (3U)}}
\DoxyCodeLine{10886 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Msk       (0x1UL << LPTIM\_ICR\_CMPOKCF\_Pos)           }}
\DoxyCodeLine{10887 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF           LPTIM\_ICR\_CMPOKCF\_Msk                      }}
\DoxyCodeLine{10888 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Pos       (4U)}}
\DoxyCodeLine{10889 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Msk       (0x1UL << LPTIM\_ICR\_ARROKCF\_Pos)           }}
\DoxyCodeLine{10890 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF           LPTIM\_ICR\_ARROKCF\_Msk                      }}
\DoxyCodeLine{10891 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Pos          (5U)}}
\DoxyCodeLine{10892 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Msk          (0x1UL << LPTIM\_ICR\_UPCF\_Pos)              }}
\DoxyCodeLine{10893 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF              LPTIM\_ICR\_UPCF\_Msk                         }}
\DoxyCodeLine{10894 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Pos        (6U)}}
\DoxyCodeLine{10895 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Msk        (0x1UL << LPTIM\_ICR\_DOWNCF\_Pos)            }}
\DoxyCodeLine{10896 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF            LPTIM\_ICR\_DOWNCF\_Msk                       }}
\DoxyCodeLine{10898 \textcolor{comment}{/******************  Bit definition for LPTIM\_IER register ********************/}}
\DoxyCodeLine{10899 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Pos        (0U)}}
\DoxyCodeLine{10900 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Msk        (0x1UL << LPTIM\_IER\_CMPMIE\_Pos)            }}
\DoxyCodeLine{10901 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE            LPTIM\_IER\_CMPMIE\_Msk                       }}
\DoxyCodeLine{10902 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Pos        (1U)}}
\DoxyCodeLine{10903 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Msk        (0x1UL << LPTIM\_IER\_ARRMIE\_Pos)            }}
\DoxyCodeLine{10904 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE            LPTIM\_IER\_ARRMIE\_Msk                       }}
\DoxyCodeLine{10905 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Pos     (2U)}}
\DoxyCodeLine{10906 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Msk     (0x1UL << LPTIM\_IER\_EXTTRIGIE\_Pos)         }}
\DoxyCodeLine{10907 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE         LPTIM\_IER\_EXTTRIGIE\_Msk                    }}
\DoxyCodeLine{10908 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Pos       (3U)}}
\DoxyCodeLine{10909 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Msk       (0x1UL << LPTIM\_IER\_CMPOKIE\_Pos)           }}
\DoxyCodeLine{10910 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE           LPTIM\_IER\_CMPOKIE\_Msk                      }}
\DoxyCodeLine{10911 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Pos       (4U)}}
\DoxyCodeLine{10912 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Msk       (0x1UL << LPTIM\_IER\_ARROKIE\_Pos)           }}
\DoxyCodeLine{10913 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE           LPTIM\_IER\_ARROKIE\_Msk                      }}
\DoxyCodeLine{10914 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Pos          (5U)}}
\DoxyCodeLine{10915 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Msk          (0x1UL << LPTIM\_IER\_UPIE\_Pos)              }}
\DoxyCodeLine{10916 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE              LPTIM\_IER\_UPIE\_Msk                         }}
\DoxyCodeLine{10917 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Pos        (6U)}}
\DoxyCodeLine{10918 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Msk        (0x1UL << LPTIM\_IER\_DOWNIE\_Pos)            }}
\DoxyCodeLine{10919 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE            LPTIM\_IER\_DOWNIE\_Msk                       }}
\DoxyCodeLine{10921 \textcolor{comment}{/******************  Bit definition for LPTIM\_CFGR register *******************/}}
\DoxyCodeLine{10922 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Pos        (0U)}}
\DoxyCodeLine{10923 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Msk        (0x1UL << LPTIM\_CFGR\_CKSEL\_Pos)            }}
\DoxyCodeLine{10924 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL            LPTIM\_CFGR\_CKSEL\_Msk                       }}
\DoxyCodeLine{10926 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Pos        (1U)}}
\DoxyCodeLine{10927 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Msk        (0x3UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{10928 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL            LPTIM\_CFGR\_CKPOL\_Msk                       }}
\DoxyCodeLine{10929 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_0          (0x1UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{10930 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_1          (0x2UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{10932 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Pos        (3U)}}
\DoxyCodeLine{10933 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Msk        (0x3UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{10934 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT            LPTIM\_CFGR\_CKFLT\_Msk                       }}
\DoxyCodeLine{10935 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_0          (0x1UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{10936 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_1          (0x2UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{10938 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Pos       (6U)}}
\DoxyCodeLine{10939 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Msk       (0x3UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{10940 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT           LPTIM\_CFGR\_TRGFLT\_Msk                      }}
\DoxyCodeLine{10941 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_0         (0x1UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{10942 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_1         (0x2UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{10944 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Pos        (9U)}}
\DoxyCodeLine{10945 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Msk        (0x7UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{10946 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC            LPTIM\_CFGR\_PRESC\_Msk                       }}
\DoxyCodeLine{10947 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_0          (0x1UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{10948 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_1          (0x2UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{10949 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_2          (0x4UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{10951 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Pos      (13U)}}
\DoxyCodeLine{10952 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Msk      (0x10007UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{10953 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL          LPTIM\_CFGR\_TRIGSEL\_Msk                     }}
\DoxyCodeLine{10954 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_0        (0x00001UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{10955 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_1        (0x00002UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{10956 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_2        (0x00004UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{10957 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_3        (0x10000UL << LPTIM\_CFGR\_TRIGSEL\_Pos)      }}
\DoxyCodeLine{10959 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Pos       (17U)}}
\DoxyCodeLine{10960 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Msk       (0x3UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{10961 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN           LPTIM\_CFGR\_TRIGEN\_Msk                      }}
\DoxyCodeLine{10962 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_0         (0x1UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{10963 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_1         (0x2UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{10965 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Pos       (19U)}}
\DoxyCodeLine{10966 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Msk       (0x1UL << LPTIM\_CFGR\_TIMOUT\_Pos)           }}
\DoxyCodeLine{10967 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT           LPTIM\_CFGR\_TIMOUT\_Msk                      }}
\DoxyCodeLine{10968 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Pos         (20U)}}
\DoxyCodeLine{10969 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Msk         (0x1UL << LPTIM\_CFGR\_WAVE\_Pos)             }}
\DoxyCodeLine{10970 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE             LPTIM\_CFGR\_WAVE\_Msk                        }}
\DoxyCodeLine{10971 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Pos       (21U)}}
\DoxyCodeLine{10972 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Msk       (0x1UL << LPTIM\_CFGR\_WAVPOL\_Pos)           }}
\DoxyCodeLine{10973 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL           LPTIM\_CFGR\_WAVPOL\_Msk                      }}
\DoxyCodeLine{10974 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Pos      (22U)}}
\DoxyCodeLine{10975 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Msk      (0x1UL << LPTIM\_CFGR\_PRELOAD\_Pos)          }}
\DoxyCodeLine{10976 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD          LPTIM\_CFGR\_PRELOAD\_Msk                     }}
\DoxyCodeLine{10977 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Pos    (23U)}}
\DoxyCodeLine{10978 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Msk    (0x1UL << LPTIM\_CFGR\_COUNTMODE\_Pos)        }}
\DoxyCodeLine{10979 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE        LPTIM\_CFGR\_COUNTMODE\_Msk                   }}
\DoxyCodeLine{10980 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Pos          (24U)}}
\DoxyCodeLine{10981 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Msk          (0x1UL << LPTIM\_CFGR\_ENC\_Pos)              }}
\DoxyCodeLine{10982 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC              LPTIM\_CFGR\_ENC\_Msk                         }}
\DoxyCodeLine{10984 \textcolor{comment}{/******************  Bit definition for LPTIM\_CR register  ********************/}}
\DoxyCodeLine{10985 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Pos         (0U)}}
\DoxyCodeLine{10986 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Msk         (0x1UL << LPTIM\_CR\_ENABLE\_Pos)             }}
\DoxyCodeLine{10987 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE             LPTIM\_CR\_ENABLE\_Msk                        }}
\DoxyCodeLine{10988 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Pos        (1U)}}
\DoxyCodeLine{10989 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Msk        (0x1UL << LPTIM\_CR\_SNGSTRT\_Pos)            }}
\DoxyCodeLine{10990 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT            LPTIM\_CR\_SNGSTRT\_Msk                       }}
\DoxyCodeLine{10991 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Pos        (2U)}}
\DoxyCodeLine{10992 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Msk        (0x1UL << LPTIM\_CR\_CNTSTRT\_Pos)            }}
\DoxyCodeLine{10993 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT            LPTIM\_CR\_CNTSTRT\_Msk                       }}
\DoxyCodeLine{10994 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST\_Pos       (3U)}}
\DoxyCodeLine{10995 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST\_Msk       (0x1UL << LPTIM\_CR\_COUNTRST\_Pos)           }}
\DoxyCodeLine{10996 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST           LPTIM\_CR\_COUNTRST\_Msk                      }}
\DoxyCodeLine{10997 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE\_Pos         (4U)}}
\DoxyCodeLine{10998 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE\_Msk         (0x1UL << LPTIM\_CR\_RSTARE\_Pos)             }}
\DoxyCodeLine{10999 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE             LPTIM\_CR\_RSTARE\_Msk                        }}
\DoxyCodeLine{11001 \textcolor{comment}{/******************  Bit definition for LPTIM\_CMP register  *******************/}}
\DoxyCodeLine{11002 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Pos           (0U)}}
\DoxyCodeLine{11003 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Msk           (0xFFFFUL << LPTIM\_CMP\_CMP\_Pos)            }}
\DoxyCodeLine{11004 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP               LPTIM\_CMP\_CMP\_Msk                          }}
\DoxyCodeLine{11006 \textcolor{comment}{/******************  Bit definition for LPTIM\_ARR register  *******************/}}
\DoxyCodeLine{11007 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{11008 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Msk           (0xFFFFUL << LPTIM\_ARR\_ARR\_Pos)            }}
\DoxyCodeLine{11009 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR               LPTIM\_ARR\_ARR\_Msk                          }}
\DoxyCodeLine{11011 \textcolor{comment}{/******************  Bit definition for LPTIM\_CNT register  *******************/}}
\DoxyCodeLine{11012 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{11013 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Msk           (0xFFFFUL << LPTIM\_CNT\_CNT\_Pos)            }}
\DoxyCodeLine{11014 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT               LPTIM\_CNT\_CNT\_Msk                          }}
\DoxyCodeLine{11016 \textcolor{comment}{/******************  Bit definition for LPTIM\_OR register  *******************/}}
\DoxyCodeLine{11017 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_Pos             (0U)}}
\DoxyCodeLine{11018 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_Msk             (0xDUL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{11019 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1                 LPTIM\_OR\_IN1\_Msk                            }}
\DoxyCodeLine{11020 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_0               (0x1UL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{11021 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_1               (0x4UL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{11022 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN1\_2               (0x8UL << LPTIM\_OR\_IN1\_Pos)                 }}
\DoxyCodeLine{11024 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_Pos             (1U)}}
\DoxyCodeLine{11025 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_Msk             (0x19UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{11026 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2                 LPTIM\_OR\_IN2\_Msk                            }}
\DoxyCodeLine{11027 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_0               (0x1UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{11028 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_1               (0x8UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{11029 \textcolor{preprocessor}{\#define LPTIM\_OR\_IN2\_2               (0x10UL << LPTIM\_OR\_IN2\_Pos)                 }}
\DoxyCodeLine{11030 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11031 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11032 \textcolor{comment}{/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */}}
\DoxyCodeLine{11033 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11034 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11035 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{11036 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Pos             (0U)}}
\DoxyCodeLine{11037 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Msk             (0x1UL << USART\_CR1\_UE\_Pos)               }}
\DoxyCodeLine{11038 \textcolor{preprocessor}{\#define USART\_CR1\_UE                 USART\_CR1\_UE\_Msk                          }}
\DoxyCodeLine{11039 \textcolor{preprocessor}{\#define USART\_CR1\_UESM\_Pos           (1U)}}
\DoxyCodeLine{11040 \textcolor{preprocessor}{\#define USART\_CR1\_UESM\_Msk           (0x1UL << USART\_CR1\_UESM\_Pos)             }}
\DoxyCodeLine{11041 \textcolor{preprocessor}{\#define USART\_CR1\_UESM               USART\_CR1\_UESM\_Msk                        }}
\DoxyCodeLine{11042 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Pos             (2U)}}
\DoxyCodeLine{11043 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Msk             (0x1UL << USART\_CR1\_RE\_Pos)               }}
\DoxyCodeLine{11044 \textcolor{preprocessor}{\#define USART\_CR1\_RE                 USART\_CR1\_RE\_Msk                          }}
\DoxyCodeLine{11045 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Pos             (3U)}}
\DoxyCodeLine{11046 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Msk             (0x1UL << USART\_CR1\_TE\_Pos)               }}
\DoxyCodeLine{11047 \textcolor{preprocessor}{\#define USART\_CR1\_TE                 USART\_CR1\_TE\_Msk                          }}
\DoxyCodeLine{11048 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Pos         (4U)}}
\DoxyCodeLine{11049 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Msk         (0x1UL << USART\_CR1\_IDLEIE\_Pos)           }}
\DoxyCodeLine{11050 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE             USART\_CR1\_IDLEIE\_Msk                      }}
\DoxyCodeLine{11051 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Pos         (5U)}}
\DoxyCodeLine{11052 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Msk         (0x1UL << USART\_CR1\_RXNEIE\_Pos)           }}
\DoxyCodeLine{11053 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE             USART\_CR1\_RXNEIE\_Msk                      }}
\DoxyCodeLine{11054 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE\_Pos USART\_CR1\_RXNEIE\_Pos}}
\DoxyCodeLine{11055 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE\_Msk USART\_CR1\_RXNEIE\_Msk                      }}
\DoxyCodeLine{11056 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE     USART\_CR1\_RXNEIE\_Msk                      }}
\DoxyCodeLine{11057 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Pos           (6U)}}
\DoxyCodeLine{11058 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Msk           (0x1UL << USART\_CR1\_TCIE\_Pos)             }}
\DoxyCodeLine{11059 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE               USART\_CR1\_TCIE\_Msk                        }}
\DoxyCodeLine{11060 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Pos          (7U)}}
\DoxyCodeLine{11061 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Msk          (0x1UL << USART\_CR1\_TXEIE\_Pos)            }}
\DoxyCodeLine{11062 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE              USART\_CR1\_TXEIE\_Msk                       }}
\DoxyCodeLine{11063 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE\_Pos  USART\_CR1\_TXEIE\_Pos}}
\DoxyCodeLine{11064 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE\_Msk  USART\_CR1\_TXEIE\_Msk                       }}
\DoxyCodeLine{11065 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE      USART\_CR1\_TXEIE\_Msk                       }}
\DoxyCodeLine{11066 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Pos           (8U)}}
\DoxyCodeLine{11067 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Msk           (0x1UL << USART\_CR1\_PEIE\_Pos)             }}
\DoxyCodeLine{11068 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE               USART\_CR1\_PEIE\_Msk                        }}
\DoxyCodeLine{11069 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Pos             (9U)}}
\DoxyCodeLine{11070 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Msk             (0x1UL << USART\_CR1\_PS\_Pos)               }}
\DoxyCodeLine{11071 \textcolor{preprocessor}{\#define USART\_CR1\_PS                 USART\_CR1\_PS\_Msk                          }}
\DoxyCodeLine{11072 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Pos            (10U)}}
\DoxyCodeLine{11073 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Msk            (0x1UL << USART\_CR1\_PCE\_Pos)              }}
\DoxyCodeLine{11074 \textcolor{preprocessor}{\#define USART\_CR1\_PCE                USART\_CR1\_PCE\_Msk                         }}
\DoxyCodeLine{11075 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Pos           (11U)}}
\DoxyCodeLine{11076 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Msk           (0x1UL << USART\_CR1\_WAKE\_Pos)             }}
\DoxyCodeLine{11077 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE               USART\_CR1\_WAKE\_Msk                        }}
\DoxyCodeLine{11078 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Pos              (12U)}}
\DoxyCodeLine{11079 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Msk              (0x10001UL << USART\_CR1\_M\_Pos)            }}
\DoxyCodeLine{11080 \textcolor{preprocessor}{\#define USART\_CR1\_M                  USART\_CR1\_M\_Msk                           }}
\DoxyCodeLine{11081 \textcolor{preprocessor}{\#define USART\_CR1\_M0\_Pos             (12U)}}
\DoxyCodeLine{11082 \textcolor{preprocessor}{\#define USART\_CR1\_M0\_Msk             (0x1UL << USART\_CR1\_M0\_Pos)               }}
\DoxyCodeLine{11083 \textcolor{preprocessor}{\#define USART\_CR1\_M0                 USART\_CR1\_M0\_Msk                          }}
\DoxyCodeLine{11084 \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Pos            (13U)}}
\DoxyCodeLine{11085 \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Msk            (0x1UL << USART\_CR1\_MME\_Pos)              }}
\DoxyCodeLine{11086 \textcolor{preprocessor}{\#define USART\_CR1\_MME                USART\_CR1\_MME\_Msk                         }}
\DoxyCodeLine{11087 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Pos           (14U)}}
\DoxyCodeLine{11088 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Msk           (0x1UL << USART\_CR1\_CMIE\_Pos)             }}
\DoxyCodeLine{11089 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE               USART\_CR1\_CMIE\_Msk                        }}
\DoxyCodeLine{11090 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Pos          (15U)}}
\DoxyCodeLine{11091 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Msk          (0x1UL << USART\_CR1\_OVER8\_Pos)            }}
\DoxyCodeLine{11092 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8              USART\_CR1\_OVER8\_Msk                       }}
\DoxyCodeLine{11093 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Pos           (16U)}}
\DoxyCodeLine{11094 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Msk           (0x1FUL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{11095 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT               USART\_CR1\_DEDT\_Msk                        }}
\DoxyCodeLine{11096 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_0             (0x01UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{11097 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_1             (0x02UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{11098 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_2             (0x04UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{11099 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_3             (0x08UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{11100 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_4             (0x10UL << USART\_CR1\_DEDT\_Pos)            }}
\DoxyCodeLine{11101 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Pos           (21U)}}
\DoxyCodeLine{11102 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Msk           (0x1FUL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{11103 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT               USART\_CR1\_DEAT\_Msk                        }}
\DoxyCodeLine{11104 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_0             (0x01UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{11105 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_1             (0x02UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{11106 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_2             (0x04UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{11107 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_3             (0x08UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{11108 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_4             (0x10UL << USART\_CR1\_DEAT\_Pos)            }}
\DoxyCodeLine{11109 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Pos          (26U)}}
\DoxyCodeLine{11110 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Msk          (0x1UL << USART\_CR1\_RTOIE\_Pos)            }}
\DoxyCodeLine{11111 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE              USART\_CR1\_RTOIE\_Msk                       }}
\DoxyCodeLine{11112 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Pos          (27U)}}
\DoxyCodeLine{11113 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Msk          (0x1UL << USART\_CR1\_EOBIE\_Pos)            }}
\DoxyCodeLine{11114 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE              USART\_CR1\_EOBIE\_Msk                       }}
\DoxyCodeLine{11115 \textcolor{preprocessor}{\#define USART\_CR1\_M1\_Pos             (28U)}}
\DoxyCodeLine{11116 \textcolor{preprocessor}{\#define USART\_CR1\_M1\_Msk             (0x1UL << USART\_CR1\_M1\_Pos)               }}
\DoxyCodeLine{11117 \textcolor{preprocessor}{\#define USART\_CR1\_M1                 USART\_CR1\_M1\_Msk                          }}
\DoxyCodeLine{11118 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN\_Pos         (29U)}}
\DoxyCodeLine{11119 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN\_Msk         (0x1UL << USART\_CR1\_FIFOEN\_Pos)           }}
\DoxyCodeLine{11120 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN             USART\_CR1\_FIFOEN\_Msk                      }}
\DoxyCodeLine{11121 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE\_Pos         (30U)}}
\DoxyCodeLine{11122 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE\_Msk         (0x1UL << USART\_CR1\_TXFEIE\_Pos)           }}
\DoxyCodeLine{11123 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE             USART\_CR1\_TXFEIE\_Msk                      }}
\DoxyCodeLine{11124 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE\_Pos         (31U)}}
\DoxyCodeLine{11125 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE\_Msk         (0x1UL << USART\_CR1\_RXFFIE\_Pos)           }}
\DoxyCodeLine{11126 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE             USART\_CR1\_RXFFIE\_Msk                      }}
\DoxyCodeLine{11128 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{11129 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN\_Pos          (0U)}}
\DoxyCodeLine{11130 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN\_Msk          (0x1UL << USART\_CR2\_SLVEN\_Pos)            }}
\DoxyCodeLine{11131 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN              USART\_CR2\_SLVEN\_Msk                       }}
\DoxyCodeLine{11132 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS\_Pos        (3U)}}
\DoxyCodeLine{11133 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS\_Msk        (0x1UL << USART\_CR2\_DIS\_NSS\_Pos)          }}
\DoxyCodeLine{11134 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS            USART\_CR2\_DIS\_NSS\_Msk                     }}
\DoxyCodeLine{11135 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Pos          (4U)}}
\DoxyCodeLine{11136 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Msk          (0x1UL << USART\_CR2\_ADDM7\_Pos)            }}
\DoxyCodeLine{11137 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7              USART\_CR2\_ADDM7\_Msk                       }}
\DoxyCodeLine{11138 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Pos           (5U)}}
\DoxyCodeLine{11139 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Msk           (0x1UL << USART\_CR2\_LBDL\_Pos)             }}
\DoxyCodeLine{11140 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL               USART\_CR2\_LBDL\_Msk                        }}
\DoxyCodeLine{11141 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Pos          (6U)}}
\DoxyCodeLine{11142 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Msk          (0x1UL << USART\_CR2\_LBDIE\_Pos)            }}
\DoxyCodeLine{11143 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE              USART\_CR2\_LBDIE\_Msk                       }}
\DoxyCodeLine{11144 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Pos           (8U)}}
\DoxyCodeLine{11145 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Msk           (0x1UL << USART\_CR2\_LBCL\_Pos)             }}
\DoxyCodeLine{11146 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL               USART\_CR2\_LBCL\_Msk                        }}
\DoxyCodeLine{11147 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Pos           (9U)}}
\DoxyCodeLine{11148 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Msk           (0x1UL << USART\_CR2\_CPHA\_Pos)             }}
\DoxyCodeLine{11149 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA               USART\_CR2\_CPHA\_Msk                        }}
\DoxyCodeLine{11150 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Pos           (10U)}}
\DoxyCodeLine{11151 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Msk           (0x1UL << USART\_CR2\_CPOL\_Pos)             }}
\DoxyCodeLine{11152 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL               USART\_CR2\_CPOL\_Msk                        }}
\DoxyCodeLine{11153 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Pos          (11U)}}
\DoxyCodeLine{11154 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Msk          (0x1UL << USART\_CR2\_CLKEN\_Pos)            }}
\DoxyCodeLine{11155 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN              USART\_CR2\_CLKEN\_Msk                       }}
\DoxyCodeLine{11156 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Pos           (12U)}}
\DoxyCodeLine{11157 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Msk           (0x3UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{11158 \textcolor{preprocessor}{\#define USART\_CR2\_STOP               USART\_CR2\_STOP\_Msk                        }}
\DoxyCodeLine{11159 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_0             (0x1UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{11160 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_1             (0x2UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{11161 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Pos          (14U)}}
\DoxyCodeLine{11162 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Msk          (0x1UL << USART\_CR2\_LINEN\_Pos)            }}
\DoxyCodeLine{11163 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN              USART\_CR2\_LINEN\_Msk                       }}
\DoxyCodeLine{11164 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Pos           (15U)}}
\DoxyCodeLine{11165 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Msk           (0x1UL << USART\_CR2\_SWAP\_Pos)             }}
\DoxyCodeLine{11166 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP               USART\_CR2\_SWAP\_Msk                        }}
\DoxyCodeLine{11167 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Pos          (16U)}}
\DoxyCodeLine{11168 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Msk          (0x1UL << USART\_CR2\_RXINV\_Pos)            }}
\DoxyCodeLine{11169 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV              USART\_CR2\_RXINV\_Msk                       }}
\DoxyCodeLine{11170 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Pos          (17U)}}
\DoxyCodeLine{11171 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Msk          (0x1UL << USART\_CR2\_TXINV\_Pos)            }}
\DoxyCodeLine{11172 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV              USART\_CR2\_TXINV\_Msk                       }}
\DoxyCodeLine{11173 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Pos        (18U)}}
\DoxyCodeLine{11174 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Msk        (0x1UL << USART\_CR2\_DATAINV\_Pos)          }}
\DoxyCodeLine{11175 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV            USART\_CR2\_DATAINV\_Msk                     }}
\DoxyCodeLine{11176 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Pos       (19U)}}
\DoxyCodeLine{11177 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Msk       (0x1UL << USART\_CR2\_MSBFIRST\_Pos)         }}
\DoxyCodeLine{11178 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST           USART\_CR2\_MSBFIRST\_Msk                    }}
\DoxyCodeLine{11179 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Pos          (20U)}}
\DoxyCodeLine{11180 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Msk          (0x1UL << USART\_CR2\_ABREN\_Pos)            }}
\DoxyCodeLine{11181 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN              USART\_CR2\_ABREN\_Msk                       }}
\DoxyCodeLine{11182 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Pos        (21U)}}
\DoxyCodeLine{11183 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Msk        (0x3UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{11184 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE            USART\_CR2\_ABRMODE\_Msk                     }}
\DoxyCodeLine{11185 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_0          (0x1UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{11186 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_1          (0x2UL << USART\_CR2\_ABRMODE\_Pos)          }}
\DoxyCodeLine{11187 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Pos          (23U)}}
\DoxyCodeLine{11188 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Msk          (0x1UL << USART\_CR2\_RTOEN\_Pos)            }}
\DoxyCodeLine{11189 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN              USART\_CR2\_RTOEN\_Msk                       }}
\DoxyCodeLine{11190 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Pos            (24U)}}
\DoxyCodeLine{11191 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Msk            (0xFFUL << USART\_CR2\_ADD\_Pos)             }}
\DoxyCodeLine{11192 \textcolor{preprocessor}{\#define USART\_CR2\_ADD                USART\_CR2\_ADD\_Msk                         }}
\DoxyCodeLine{11194 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{11195 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Pos            (0U)}}
\DoxyCodeLine{11196 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Msk            (0x1UL << USART\_CR3\_EIE\_Pos)              }}
\DoxyCodeLine{11197 \textcolor{preprocessor}{\#define USART\_CR3\_EIE                USART\_CR3\_EIE\_Msk                         }}
\DoxyCodeLine{11198 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Pos           (1U)}}
\DoxyCodeLine{11199 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Msk           (0x1UL << USART\_CR3\_IREN\_Pos)             }}
\DoxyCodeLine{11200 \textcolor{preprocessor}{\#define USART\_CR3\_IREN               USART\_CR3\_IREN\_Msk                        }}
\DoxyCodeLine{11201 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Pos           (2U)}}
\DoxyCodeLine{11202 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Msk           (0x1UL << USART\_CR3\_IRLP\_Pos)             }}
\DoxyCodeLine{11203 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP               USART\_CR3\_IRLP\_Msk                        }}
\DoxyCodeLine{11204 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Pos          (3U)}}
\DoxyCodeLine{11205 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Msk          (0x1UL << USART\_CR3\_HDSEL\_Pos)            }}
\DoxyCodeLine{11206 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL              USART\_CR3\_HDSEL\_Msk                       }}
\DoxyCodeLine{11207 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Pos           (4U)}}
\DoxyCodeLine{11208 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Msk           (0x1UL << USART\_CR3\_NACK\_Pos)             }}
\DoxyCodeLine{11209 \textcolor{preprocessor}{\#define USART\_CR3\_NACK               USART\_CR3\_NACK\_Msk                        }}
\DoxyCodeLine{11210 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Pos           (5U)}}
\DoxyCodeLine{11211 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Msk           (0x1UL << USART\_CR3\_SCEN\_Pos)             }}
\DoxyCodeLine{11212 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN               USART\_CR3\_SCEN\_Msk                        }}
\DoxyCodeLine{11213 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Pos           (6U)}}
\DoxyCodeLine{11214 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Msk           (0x1UL << USART\_CR3\_DMAR\_Pos)             }}
\DoxyCodeLine{11215 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR               USART\_CR3\_DMAR\_Msk                        }}
\DoxyCodeLine{11216 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Pos           (7U)}}
\DoxyCodeLine{11217 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Msk           (0x1UL << USART\_CR3\_DMAT\_Pos)             }}
\DoxyCodeLine{11218 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT               USART\_CR3\_DMAT\_Msk                        }}
\DoxyCodeLine{11219 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Pos           (8U)}}
\DoxyCodeLine{11220 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Msk           (0x1UL << USART\_CR3\_RTSE\_Pos)             }}
\DoxyCodeLine{11221 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE               USART\_CR3\_RTSE\_Msk                        }}
\DoxyCodeLine{11222 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Pos           (9U)}}
\DoxyCodeLine{11223 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Msk           (0x1UL << USART\_CR3\_CTSE\_Pos)             }}
\DoxyCodeLine{11224 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE               USART\_CR3\_CTSE\_Msk                        }}
\DoxyCodeLine{11225 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Pos          (10U)}}
\DoxyCodeLine{11226 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Msk          (0x1UL << USART\_CR3\_CTSIE\_Pos)            }}
\DoxyCodeLine{11227 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE              USART\_CR3\_CTSIE\_Msk                       }}
\DoxyCodeLine{11228 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Pos         (11U)}}
\DoxyCodeLine{11229 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Msk         (0x1UL << USART\_CR3\_ONEBIT\_Pos)           }}
\DoxyCodeLine{11230 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT             USART\_CR3\_ONEBIT\_Msk                      }}
\DoxyCodeLine{11231 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Pos         (12U)}}
\DoxyCodeLine{11232 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Msk         (0x1UL << USART\_CR3\_OVRDIS\_Pos)           }}
\DoxyCodeLine{11233 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS             USART\_CR3\_OVRDIS\_Msk                      }}
\DoxyCodeLine{11234 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Pos           (13U)}}
\DoxyCodeLine{11235 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Msk           (0x1UL << USART\_CR3\_DDRE\_Pos)             }}
\DoxyCodeLine{11236 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE               USART\_CR3\_DDRE\_Msk                        }}
\DoxyCodeLine{11237 \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Pos            (14U)}}
\DoxyCodeLine{11238 \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Msk            (0x1UL << USART\_CR3\_DEM\_Pos)              }}
\DoxyCodeLine{11239 \textcolor{preprocessor}{\#define USART\_CR3\_DEM                USART\_CR3\_DEM\_Msk                         }}
\DoxyCodeLine{11240 \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Pos            (15U)}}
\DoxyCodeLine{11241 \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Msk            (0x1UL << USART\_CR3\_DEP\_Pos)              }}
\DoxyCodeLine{11242 \textcolor{preprocessor}{\#define USART\_CR3\_DEP                USART\_CR3\_DEP\_Msk                         }}
\DoxyCodeLine{11243 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Pos        (17U)}}
\DoxyCodeLine{11244 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Msk        (0x7UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{11245 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT            USART\_CR3\_SCARCNT\_Msk                     }}
\DoxyCodeLine{11246 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_0          (0x1UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{11247 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_1          (0x2UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{11248 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_2          (0x4UL << USART\_CR3\_SCARCNT\_Pos)          }}
\DoxyCodeLine{11249 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_Pos            (20U)}}
\DoxyCodeLine{11250 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_Msk            (0x3UL << USART\_CR3\_WUS\_Pos)              }}
\DoxyCodeLine{11251 \textcolor{preprocessor}{\#define USART\_CR3\_WUS                USART\_CR3\_WUS\_Msk                         }}
\DoxyCodeLine{11252 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_0              (0x1UL << USART\_CR3\_WUS\_Pos)              }}
\DoxyCodeLine{11253 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_1              (0x2UL << USART\_CR3\_WUS\_Pos)              }}
\DoxyCodeLine{11254 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE\_Pos          (22U)}}
\DoxyCodeLine{11255 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE\_Msk          (0x1UL << USART\_CR3\_WUFIE\_Pos)            }}
\DoxyCodeLine{11256 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE              USART\_CR3\_WUFIE\_Msk                       }}
\DoxyCodeLine{11257 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE\_Pos         (23U)}}
\DoxyCodeLine{11258 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE\_Msk         (0x1UL << USART\_CR3\_TXFTIE\_Pos)           }}
\DoxyCodeLine{11259 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE             USART\_CR3\_TXFTIE\_Msk                      }}
\DoxyCodeLine{11260 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Pos        (24U)}}
\DoxyCodeLine{11261 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Msk        (0x1UL << USART\_CR3\_TCBGTIE\_Pos)          }}
\DoxyCodeLine{11262 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE            USART\_CR3\_TCBGTIE\_Msk                     }}
\DoxyCodeLine{11263 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_Pos        (25U)}}
\DoxyCodeLine{11264 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_Msk        (0x7UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{11265 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG            USART\_CR3\_RXFTCFG\_Msk                     }}
\DoxyCodeLine{11266 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_0          (0x1UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{11267 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_1          (0x2UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{11268 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_2          (0x4UL << USART\_CR3\_RXFTCFG\_Pos)          }}
\DoxyCodeLine{11269 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE\_Pos         (28U)}}
\DoxyCodeLine{11270 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE\_Msk         (0x1UL << USART\_CR3\_RXFTIE\_Pos)           }}
\DoxyCodeLine{11271 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE             USART\_CR3\_RXFTIE\_Msk                      }}
\DoxyCodeLine{11272 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_Pos        (29U)}}
\DoxyCodeLine{11273 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_Msk        (0x7UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{11274 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG            USART\_CR3\_TXFTCFG\_Msk                     }}
\DoxyCodeLine{11275 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_0          (0x1UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{11276 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_1          (0x2UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{11277 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_2          (0x4UL << USART\_CR3\_TXFTCFG\_Pos)          }}
\DoxyCodeLine{11279 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{11280 \textcolor{preprocessor}{\#define USART\_BRR\_LPUART\_Pos         (0U)}}
\DoxyCodeLine{11281 \textcolor{preprocessor}{\#define USART\_BRR\_LPUART\_Msk         (0xFFFFFUL << USART\_BRR\_LPUART\_Pos)       }}
\DoxyCodeLine{11282 \textcolor{preprocessor}{\#define USART\_BRR\_LPUART             USART\_BRR\_LPUART\_Msk                      }}
\DoxyCodeLine{11283 \textcolor{preprocessor}{\#define USART\_BRR\_BRR\_Pos            (0U)}}
\DoxyCodeLine{11284 \textcolor{preprocessor}{\#define USART\_BRR\_BRR\_Msk            (0xFFFFUL << USART\_BRR\_BRR\_Pos)           }}
\DoxyCodeLine{11285 \textcolor{preprocessor}{\#define USART\_BRR\_BRR                USART\_BRR\_BRR\_Msk                         }}
\DoxyCodeLine{11287 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{11288 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Pos           (0U)}}
\DoxyCodeLine{11289 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Msk           (0xFFUL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{11290 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC               USART\_GTPR\_PSC\_Msk                        }}
\DoxyCodeLine{11291 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Pos            (8U)}}
\DoxyCodeLine{11292 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Msk            (0xFFUL << USART\_GTPR\_GT\_Pos)             }}
\DoxyCodeLine{11293 \textcolor{preprocessor}{\#define USART\_GTPR\_GT                USART\_GTPR\_GT\_Msk                         }}
\DoxyCodeLine{11295 \textcolor{comment}{/*******************  Bit definition for USART\_RTOR register  *****************/}}
\DoxyCodeLine{11296 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Pos           (0U)}}
\DoxyCodeLine{11297 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Msk           (0xFFFFFFUL << USART\_RTOR\_RTO\_Pos)        }}
\DoxyCodeLine{11298 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO               USART\_RTOR\_RTO\_Msk                        }}
\DoxyCodeLine{11299 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Pos          (24U)}}
\DoxyCodeLine{11300 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Msk          (0xFFUL << USART\_RTOR\_BLEN\_Pos)           }}
\DoxyCodeLine{11301 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN              USART\_RTOR\_BLEN\_Msk                       }}
\DoxyCodeLine{11303 \textcolor{comment}{/*******************  Bit definition for USART\_RQR register  ******************/}}
\DoxyCodeLine{11304 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Pos          (0U)}}
\DoxyCodeLine{11305 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Msk          (0x1UL << USART\_RQR\_ABRRQ\_Pos)            }}
\DoxyCodeLine{11306 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ              USART\_RQR\_ABRRQ\_Msk                       }}
\DoxyCodeLine{11307 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Pos          (1U)}}
\DoxyCodeLine{11308 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Msk          (0x1UL << USART\_RQR\_SBKRQ\_Pos)            }}
\DoxyCodeLine{11309 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ              USART\_RQR\_SBKRQ\_Msk                       }}
\DoxyCodeLine{11310 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Pos           (2U)}}
\DoxyCodeLine{11311 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Msk           (0x1UL << USART\_RQR\_MMRQ\_Pos)             }}
\DoxyCodeLine{11312 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ               USART\_RQR\_MMRQ\_Msk                        }}
\DoxyCodeLine{11313 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Pos          (3U)}}
\DoxyCodeLine{11314 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Msk          (0x1UL << USART\_RQR\_RXFRQ\_Pos)            }}
\DoxyCodeLine{11315 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ              USART\_RQR\_RXFRQ\_Msk                       }}
\DoxyCodeLine{11316 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Pos          (4U)}}
\DoxyCodeLine{11317 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Msk          (0x1UL << USART\_RQR\_TXFRQ\_Pos)            }}
\DoxyCodeLine{11318 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ              USART\_RQR\_TXFRQ\_Msk                       }}
\DoxyCodeLine{11320 \textcolor{comment}{/*******************  Bit definition for USART\_ISR register  ******************/}}
\DoxyCodeLine{11321 \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Pos             (0U)}}
\DoxyCodeLine{11322 \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Msk             (0x1UL << USART\_ISR\_PE\_Pos)               }}
\DoxyCodeLine{11323 \textcolor{preprocessor}{\#define USART\_ISR\_PE                 USART\_ISR\_PE\_Msk                          }}
\DoxyCodeLine{11324 \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Pos             (1U)}}
\DoxyCodeLine{11325 \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Msk             (0x1UL << USART\_ISR\_FE\_Pos)               }}
\DoxyCodeLine{11326 \textcolor{preprocessor}{\#define USART\_ISR\_FE                 USART\_ISR\_FE\_Msk                          }}
\DoxyCodeLine{11327 \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Pos             (2U)}}
\DoxyCodeLine{11328 \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Msk             (0x1UL << USART\_ISR\_NE\_Pos)               }}
\DoxyCodeLine{11329 \textcolor{preprocessor}{\#define USART\_ISR\_NE                 USART\_ISR\_NE\_Msk                          }}
\DoxyCodeLine{11330 \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Pos            (3U)}}
\DoxyCodeLine{11331 \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Msk            (0x1UL << USART\_ISR\_ORE\_Pos)              }}
\DoxyCodeLine{11332 \textcolor{preprocessor}{\#define USART\_ISR\_ORE                USART\_ISR\_ORE\_Msk                         }}
\DoxyCodeLine{11333 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Pos           (4U)}}
\DoxyCodeLine{11334 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Msk           (0x1UL << USART\_ISR\_IDLE\_Pos)             }}
\DoxyCodeLine{11335 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE               USART\_ISR\_IDLE\_Msk                        }}
\DoxyCodeLine{11336 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_Pos           (5U)}}
\DoxyCodeLine{11337 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_Msk           (0x1UL << USART\_ISR\_RXNE\_Pos)             }}
\DoxyCodeLine{11338 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE               USART\_ISR\_RXNE\_Msk                        }}
\DoxyCodeLine{11339 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE\_Pos     USART\_ISR\_RXNE\_Pos}}
\DoxyCodeLine{11340 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE\_Msk     USART\_ISR\_RXNE\_Msk                        }}
\DoxyCodeLine{11341 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE         USART\_ISR\_RXNE\_Msk                        }}
\DoxyCodeLine{11342 \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Pos             (6U)}}
\DoxyCodeLine{11343 \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Msk             (0x1UL << USART\_ISR\_TC\_Pos)               }}
\DoxyCodeLine{11344 \textcolor{preprocessor}{\#define USART\_ISR\_TC                 USART\_ISR\_TC\_Msk                          }}
\DoxyCodeLine{11345 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_Pos            (7U)}}
\DoxyCodeLine{11346 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_Msk            (0x1UL << USART\_ISR\_TXE\_Pos)              }}
\DoxyCodeLine{11347 \textcolor{preprocessor}{\#define USART\_ISR\_TXE                USART\_ISR\_TXE\_Msk                         }}
\DoxyCodeLine{11348 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF\_Pos      USART\_ISR\_TXE\_Pos}}
\DoxyCodeLine{11349 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF\_Msk      USART\_ISR\_TXE\_Msk                       }}
\DoxyCodeLine{11350 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF          USART\_ISR\_TXE\_Msk                       }}
\DoxyCodeLine{11351 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Pos           (8U)}}
\DoxyCodeLine{11352 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Msk           (0x1UL << USART\_ISR\_LBDF\_Pos)             }}
\DoxyCodeLine{11353 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF               USART\_ISR\_LBDF\_Msk                        }}
\DoxyCodeLine{11354 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Pos          (9U)}}
\DoxyCodeLine{11355 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Msk          (0x1UL << USART\_ISR\_CTSIF\_Pos)            }}
\DoxyCodeLine{11356 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF              USART\_ISR\_CTSIF\_Msk                       }}
\DoxyCodeLine{11357 \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Pos            (10U)}}
\DoxyCodeLine{11358 \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Msk            (0x1UL << USART\_ISR\_CTS\_Pos)              }}
\DoxyCodeLine{11359 \textcolor{preprocessor}{\#define USART\_ISR\_CTS                USART\_ISR\_CTS\_Msk                         }}
\DoxyCodeLine{11360 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Pos           (11U)}}
\DoxyCodeLine{11361 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Msk           (0x1UL << USART\_ISR\_RTOF\_Pos)             }}
\DoxyCodeLine{11362 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF               USART\_ISR\_RTOF\_Msk                        }}
\DoxyCodeLine{11363 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Pos           (12U)}}
\DoxyCodeLine{11364 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Msk           (0x1UL << USART\_ISR\_EOBF\_Pos)             }}
\DoxyCodeLine{11365 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF               USART\_ISR\_EOBF\_Msk                        }}
\DoxyCodeLine{11366 \textcolor{preprocessor}{\#define USART\_ISR\_UDR\_Pos            (13U)}}
\DoxyCodeLine{11367 \textcolor{preprocessor}{\#define USART\_ISR\_UDR\_Msk            (0x1UL << USART\_ISR\_UDR\_Pos)              }}
\DoxyCodeLine{11368 \textcolor{preprocessor}{\#define USART\_ISR\_UDR                USART\_ISR\_UDR\_Msk                         }}
\DoxyCodeLine{11369 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Pos           (14U)}}
\DoxyCodeLine{11370 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Msk           (0x1UL << USART\_ISR\_ABRE\_Pos)             }}
\DoxyCodeLine{11371 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE               USART\_ISR\_ABRE\_Msk                        }}
\DoxyCodeLine{11372 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Pos           (15U)}}
\DoxyCodeLine{11373 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Msk           (0x1UL << USART\_ISR\_ABRF\_Pos)             }}
\DoxyCodeLine{11374 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF               USART\_ISR\_ABRF\_Msk                        }}
\DoxyCodeLine{11375 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Pos           (16U)}}
\DoxyCodeLine{11376 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Msk           (0x1UL << USART\_ISR\_BUSY\_Pos)             }}
\DoxyCodeLine{11377 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY               USART\_ISR\_BUSY\_Msk                        }}
\DoxyCodeLine{11378 \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Pos            (17U)}}
\DoxyCodeLine{11379 \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Msk            (0x1UL << USART\_ISR\_CMF\_Pos)              }}
\DoxyCodeLine{11380 \textcolor{preprocessor}{\#define USART\_ISR\_CMF                USART\_ISR\_CMF\_Msk                         }}
\DoxyCodeLine{11381 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Pos           (18U)}}
\DoxyCodeLine{11382 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Msk           (0x1UL << USART\_ISR\_SBKF\_Pos)             }}
\DoxyCodeLine{11383 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF               USART\_ISR\_SBKF\_Msk                        }}
\DoxyCodeLine{11384 \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Pos            (19U)}}
\DoxyCodeLine{11385 \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Msk            (0x1UL << USART\_ISR\_RWU\_Pos)              }}
\DoxyCodeLine{11386 \textcolor{preprocessor}{\#define USART\_ISR\_RWU                USART\_ISR\_RWU\_Msk                         }}
\DoxyCodeLine{11387 \textcolor{preprocessor}{\#define USART\_ISR\_WUF\_Pos            (20U)}}
\DoxyCodeLine{11388 \textcolor{preprocessor}{\#define USART\_ISR\_WUF\_Msk            (0x1UL << USART\_ISR\_WUF\_Pos)              }}
\DoxyCodeLine{11389 \textcolor{preprocessor}{\#define USART\_ISR\_WUF                USART\_ISR\_WUF\_Msk                         }}
\DoxyCodeLine{11390 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Pos          (21U)}}
\DoxyCodeLine{11391 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Msk          (0x1UL << USART\_ISR\_TEACK\_Pos)            }}
\DoxyCodeLine{11392 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK              USART\_ISR\_TEACK\_Msk                       }}
\DoxyCodeLine{11393 \textcolor{preprocessor}{\#define USART\_ISR\_REACK\_Pos          (22U)}}
\DoxyCodeLine{11394 \textcolor{preprocessor}{\#define USART\_ISR\_REACK\_Msk          (0x1UL << USART\_ISR\_REACK\_Pos)            }}
\DoxyCodeLine{11395 \textcolor{preprocessor}{\#define USART\_ISR\_REACK              USART\_ISR\_REACK\_Msk                       }}
\DoxyCodeLine{11396 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE\_Pos           (23U)}}
\DoxyCodeLine{11397 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE\_Msk           (0x1UL << USART\_ISR\_TXFE\_Pos)             }}
\DoxyCodeLine{11398 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE               USART\_ISR\_TXFE\_Msk                        }}
\DoxyCodeLine{11399 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF\_Pos           (24U)}}
\DoxyCodeLine{11400 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF\_Msk           (0x1UL << USART\_ISR\_RXFF\_Pos)             }}
\DoxyCodeLine{11401 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF               USART\_ISR\_RXFF\_Msk                        }}
\DoxyCodeLine{11402 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Pos          (25U)}}
\DoxyCodeLine{11403 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Msk          (0x1UL << USART\_ISR\_TCBGT\_Pos)            }}
\DoxyCodeLine{11404 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT              USART\_ISR\_TCBGT\_Msk                       }}
\DoxyCodeLine{11405 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT\_Pos           (26U)}}
\DoxyCodeLine{11406 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT\_Msk           (0x1UL << USART\_ISR\_RXFT\_Pos)             }}
\DoxyCodeLine{11407 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT               USART\_ISR\_RXFT\_Msk                        }}
\DoxyCodeLine{11408 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT\_Pos           (27U)}}
\DoxyCodeLine{11409 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT\_Msk           (0x1UL << USART\_ISR\_TXFT\_Pos)             }}
\DoxyCodeLine{11410 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT               USART\_ISR\_TXFT\_Msk                        }}
\DoxyCodeLine{11412 \textcolor{comment}{/*******************  Bit definition for USART\_ICR register  ******************/}}
\DoxyCodeLine{11413 \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Pos           (0U)}}
\DoxyCodeLine{11414 \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Msk           (0x1UL << USART\_ICR\_PECF\_Pos)             }}
\DoxyCodeLine{11415 \textcolor{preprocessor}{\#define USART\_ICR\_PECF               USART\_ICR\_PECF\_Msk                        }}
\DoxyCodeLine{11416 \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Pos           (1U)}}
\DoxyCodeLine{11417 \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Msk           (0x1UL << USART\_ICR\_FECF\_Pos)             }}
\DoxyCodeLine{11418 \textcolor{preprocessor}{\#define USART\_ICR\_FECF               USART\_ICR\_FECF\_Msk                        }}
\DoxyCodeLine{11419 \textcolor{preprocessor}{\#define USART\_ICR\_NECF\_Pos           (2U)}}
\DoxyCodeLine{11420 \textcolor{preprocessor}{\#define USART\_ICR\_NECF\_Msk           (0x1UL << USART\_ICR\_NECF\_Pos)             }}
\DoxyCodeLine{11421 \textcolor{preprocessor}{\#define USART\_ICR\_NECF               USART\_ICR\_NECF\_Msk                        }}
\DoxyCodeLine{11422 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Pos          (3U)}}
\DoxyCodeLine{11423 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Msk          (0x1UL << USART\_ICR\_ORECF\_Pos)            }}
\DoxyCodeLine{11424 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF              USART\_ICR\_ORECF\_Msk                       }}
\DoxyCodeLine{11425 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Pos         (4U)}}
\DoxyCodeLine{11426 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Msk         (0x1UL << USART\_ICR\_IDLECF\_Pos)           }}
\DoxyCodeLine{11427 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF             USART\_ICR\_IDLECF\_Msk                      }}
\DoxyCodeLine{11428 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF\_Pos         (5U)}}
\DoxyCodeLine{11429 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF\_Msk         (0x1UL << USART\_ICR\_TXFECF\_Pos)           }}
\DoxyCodeLine{11430 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF             USART\_ICR\_TXFECF\_Msk                      }}
\DoxyCodeLine{11431 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Pos           (6U)}}
\DoxyCodeLine{11432 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Msk           (0x1UL << USART\_ICR\_TCCF\_Pos)             }}
\DoxyCodeLine{11433 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF               USART\_ICR\_TCCF\_Msk                        }}
\DoxyCodeLine{11434 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Pos        (7U)}}
\DoxyCodeLine{11435 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Msk        (0x1UL << USART\_ICR\_TCBGTCF\_Pos)          }}
\DoxyCodeLine{11436 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF            USART\_ICR\_TCBGTCF\_Msk                     }}
\DoxyCodeLine{11437 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Pos          (8U)}}
\DoxyCodeLine{11438 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Msk          (0x1UL << USART\_ICR\_LBDCF\_Pos)            }}
\DoxyCodeLine{11439 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF              USART\_ICR\_LBDCF\_Msk                       }}
\DoxyCodeLine{11440 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Pos          (9U)}}
\DoxyCodeLine{11441 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Msk          (0x1UL << USART\_ICR\_CTSCF\_Pos)            }}
\DoxyCodeLine{11442 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF              USART\_ICR\_CTSCF\_Msk                       }}
\DoxyCodeLine{11443 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Pos          (11U)}}
\DoxyCodeLine{11444 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Msk          (0x1UL << USART\_ICR\_RTOCF\_Pos)            }}
\DoxyCodeLine{11445 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF              USART\_ICR\_RTOCF\_Msk                       }}
\DoxyCodeLine{11446 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Pos          (12U)}}
\DoxyCodeLine{11447 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Msk          (0x1UL << USART\_ICR\_EOBCF\_Pos)            }}
\DoxyCodeLine{11448 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF              USART\_ICR\_EOBCF\_Msk                       }}
\DoxyCodeLine{11449 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF\_Pos          (13U)}}
\DoxyCodeLine{11450 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF\_Msk          (0x1UL << USART\_ICR\_UDRCF\_Pos)            }}
\DoxyCodeLine{11451 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF              USART\_ICR\_UDRCF\_Msk                       }}
\DoxyCodeLine{11452 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Pos           (17U)}}
\DoxyCodeLine{11453 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Msk           (0x1UL << USART\_ICR\_CMCF\_Pos)             }}
\DoxyCodeLine{11454 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF               USART\_ICR\_CMCF\_Msk                        }}
\DoxyCodeLine{11455 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF\_Pos           (20U)}}
\DoxyCodeLine{11456 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF\_Msk           (0x1UL << USART\_ICR\_WUCF\_Pos)             }}
\DoxyCodeLine{11457 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF               USART\_ICR\_WUCF\_Msk                        }}
\DoxyCodeLine{11459 \textcolor{comment}{/*******************  Bit definition for USART\_RDR register  ******************/}}
\DoxyCodeLine{11460 \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Pos            (0U)}}
\DoxyCodeLine{11461 \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Msk            (0x1FFUL << USART\_RDR\_RDR\_Pos)            }}
\DoxyCodeLine{11462 \textcolor{preprocessor}{\#define USART\_RDR\_RDR                 USART\_RDR\_RDR\_Msk                        }}
\DoxyCodeLine{11464 \textcolor{comment}{/*******************  Bit definition for USART\_TDR register  ******************/}}
\DoxyCodeLine{11465 \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Pos            (0U)}}
\DoxyCodeLine{11466 \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Msk            (0x1FFUL << USART\_TDR\_TDR\_Pos)            }}
\DoxyCodeLine{11467 \textcolor{preprocessor}{\#define USART\_TDR\_TDR                USART\_TDR\_TDR\_Msk                         }}
\DoxyCodeLine{11469 \textcolor{comment}{/*******************  Bit definition for USART\_PRESC register  ****************/}}
\DoxyCodeLine{11470 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_Pos    (0U)}}
\DoxyCodeLine{11471 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_Msk    (0xFUL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{11472 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER        USART\_PRESC\_PRESCALER\_Msk                 }}
\DoxyCodeLine{11473 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_0      (0x1UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{11474 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_1      (0x2UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{11475 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_2      (0x4UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{11476 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_3      (0x8UL << USART\_PRESC\_PRESCALER\_Pos)      }}
\DoxyCodeLine{11478 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11479 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11480 \textcolor{comment}{/*                                 VREFBUF                                    */}}
\DoxyCodeLine{11481 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11482 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11483 \textcolor{comment}{/*******************  Bit definition for VREFBUF\_CSR register  ****************/}}
\DoxyCodeLine{11484 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR\_Pos    (0U)}}
\DoxyCodeLine{11485 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR\_Msk    (0x1UL << VREFBUF\_CSR\_ENVR\_Pos)                }}
\DoxyCodeLine{11486 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR        VREFBUF\_CSR\_ENVR\_Msk                           }}
\DoxyCodeLine{11487 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ\_Pos     (1U)}}
\DoxyCodeLine{11488 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ\_Msk     (0x1UL << VREFBUF\_CSR\_HIZ\_Pos)                 }}
\DoxyCodeLine{11489 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ         VREFBUF\_CSR\_HIZ\_Msk                            }}
\DoxyCodeLine{11490 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR\_Pos     (3U)}}
\DoxyCodeLine{11491 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR\_Msk     (0x1UL << VREFBUF\_CSR\_VRR\_Pos)                 }}
\DoxyCodeLine{11492 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR         VREFBUF\_CSR\_VRR\_Msk                            }}
\DoxyCodeLine{11493 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_Pos     (4U)}}
\DoxyCodeLine{11494 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_Msk     (0x3UL << VREFBUF\_CSR\_VRS\_Pos)                 }}
\DoxyCodeLine{11495 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS         VREFBUF\_CSR\_VRS\_Msk                            }}
\DoxyCodeLine{11496 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_0       (0x1UL << VREFBUF\_CSR\_VRS\_Pos)                 }}
\DoxyCodeLine{11497 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_1       (0x2UL << VREFBUF\_CSR\_VRS\_Pos)                 }}
\DoxyCodeLine{11499 \textcolor{comment}{/*******************  Bit definition for VREFBUF\_CCR register  ******************/}}
\DoxyCodeLine{11500 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM\_Pos    (0U)}}
\DoxyCodeLine{11501 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM\_Msk    (0x3FUL << VREFBUF\_CCR\_TRIM\_Pos)               }}
\DoxyCodeLine{11502 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM        VREFBUF\_CCR\_TRIM\_Msk                           }}
\DoxyCodeLine{11504 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11505 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11506 \textcolor{comment}{/*                         USB Device FS Endpoint registers                   */}}
\DoxyCodeLine{11507 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11508 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11509 \textcolor{preprocessor}{\#define USB\_EP0R                             USB\_BASE                    }}
\DoxyCodeLine{11510 \textcolor{preprocessor}{\#define USB\_EP1R                             (USB\_BASE + 0x0x00000004)   }}
\DoxyCodeLine{11511 \textcolor{preprocessor}{\#define USB\_EP2R                             (USB\_BASE + 0x0x00000008)   }}
\DoxyCodeLine{11512 \textcolor{preprocessor}{\#define USB\_EP3R                             (USB\_BASE + 0x0x0000000C)   }}
\DoxyCodeLine{11513 \textcolor{preprocessor}{\#define USB\_EP4R                             (USB\_BASE + 0x0x00000010)   }}
\DoxyCodeLine{11514 \textcolor{preprocessor}{\#define USB\_EP5R                             (USB\_BASE + 0x0x00000014)   }}
\DoxyCodeLine{11515 \textcolor{preprocessor}{\#define USB\_EP6R                             (USB\_BASE + 0x0x00000018)   }}
\DoxyCodeLine{11516 \textcolor{preprocessor}{\#define USB\_EP7R                             (USB\_BASE + 0x0x0000001C)   }}
\DoxyCodeLine{11518 \textcolor{comment}{/* bit positions */}}
\DoxyCodeLine{11519 \textcolor{preprocessor}{\#define USB\_EP\_CTR\_RX                            ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{11520 \textcolor{preprocessor}{\#define USB\_EP\_DTOG\_RX                           ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{11521 \textcolor{preprocessor}{\#define USB\_EPRX\_STAT                            ((uint16\_t)0x3000U)           }}
\DoxyCodeLine{11522 \textcolor{preprocessor}{\#define USB\_EP\_SETUP                             ((uint16\_t)0x0800U)           }}
\DoxyCodeLine{11523 \textcolor{preprocessor}{\#define USB\_EP\_T\_FIELD                           ((uint16\_t)0x0600U)           }}
\DoxyCodeLine{11524 \textcolor{preprocessor}{\#define USB\_EP\_KIND                              ((uint16\_t)0x0100U)           }}
\DoxyCodeLine{11525 \textcolor{preprocessor}{\#define USB\_EP\_CTR\_TX                            ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{11526 \textcolor{preprocessor}{\#define USB\_EP\_DTOG\_TX                           ((uint16\_t)0x0040U)           }}
\DoxyCodeLine{11527 \textcolor{preprocessor}{\#define USB\_EPTX\_STAT                            ((uint16\_t)0x0030U)           }}
\DoxyCodeLine{11528 \textcolor{preprocessor}{\#define USB\_EPADDR\_FIELD                         ((uint16\_t)0x000FU)           }}
\DoxyCodeLine{11530 \textcolor{comment}{/* EndPoint REGister MASK (no toggle fields) */}}
\DoxyCodeLine{11531 \textcolor{preprocessor}{\#define USB\_EPREG\_MASK     (USB\_EP\_CTR\_RX|USB\_EP\_SETUP|USB\_EP\_T\_FIELD|USB\_EP\_KIND|USB\_EP\_CTR\_TX|USB\_EPADDR\_FIELD)}}
\DoxyCodeLine{11533 \textcolor{preprocessor}{\#define USB\_EP\_TYPE\_MASK                         ((uint16\_t)0x0600U)           }}
\DoxyCodeLine{11534 \textcolor{preprocessor}{\#define USB\_EP\_BULK                              ((uint16\_t)0x0000U)           }}
\DoxyCodeLine{11535 \textcolor{preprocessor}{\#define USB\_EP\_CONTROL                           ((uint16\_t)0x0200U)           }}
\DoxyCodeLine{11536 \textcolor{preprocessor}{\#define USB\_EP\_ISOCHRONOUS                       ((uint16\_t)0x0400U)           }}
\DoxyCodeLine{11537 \textcolor{preprocessor}{\#define USB\_EP\_INTERRUPT                         ((uint16\_t)0x0600U)           }}
\DoxyCodeLine{11538 \textcolor{preprocessor}{\#define USB\_EP\_T\_MASK                        ((uint16\_t) \string~USB\_EP\_T\_FIELD \& USB\_EPREG\_MASK)}}
\DoxyCodeLine{11539 }
\DoxyCodeLine{11540 \textcolor{preprocessor}{\#define USB\_EPKIND\_MASK                      ((uint16\_t)\string~USB\_EP\_KIND \& USB\_EPREG\_MASK) }}
\DoxyCodeLine{11542 \textcolor{preprocessor}{\#define USB\_EP\_TX\_DIS                            ((uint16\_t)0x0000U)           }}
\DoxyCodeLine{11543 \textcolor{preprocessor}{\#define USB\_EP\_TX\_STALL                          ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{11544 \textcolor{preprocessor}{\#define USB\_EP\_TX\_NAK                            ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{11545 \textcolor{preprocessor}{\#define USB\_EP\_TX\_VALID                          ((uint16\_t)0x0030U)           }}
\DoxyCodeLine{11546 \textcolor{preprocessor}{\#define USB\_EPTX\_DTOG1                           ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{11547 \textcolor{preprocessor}{\#define USB\_EPTX\_DTOG2                           ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{11548 \textcolor{preprocessor}{\#define USB\_EPTX\_DTOGMASK  (USB\_EPTX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{11550 \textcolor{preprocessor}{\#define USB\_EP\_RX\_DIS                            ((uint16\_t)0x0000U)           }}
\DoxyCodeLine{11551 \textcolor{preprocessor}{\#define USB\_EP\_RX\_STALL                          ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{11552 \textcolor{preprocessor}{\#define USB\_EP\_RX\_NAK                            ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{11553 \textcolor{preprocessor}{\#define USB\_EP\_RX\_VALID                          ((uint16\_t)0x3000U)           }}
\DoxyCodeLine{11554 \textcolor{preprocessor}{\#define USB\_EPRX\_DTOG1                           ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{11555 \textcolor{preprocessor}{\#define USB\_EPRX\_DTOG2                           ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{11556 \textcolor{preprocessor}{\#define USB\_EPRX\_DTOGMASK  (USB\_EPRX\_STAT|USB\_EPREG\_MASK)}}
\DoxyCodeLine{11557 }
\DoxyCodeLine{11558 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11559 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11560 \textcolor{comment}{/*                         USB Device FS General registers                    */}}
\DoxyCodeLine{11561 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11562 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11563 \textcolor{preprocessor}{\#define USB\_CNTR                             (USB\_BASE + 0x00000040U)     }}
\DoxyCodeLine{11564 \textcolor{preprocessor}{\#define USB\_ISTR                             (USB\_BASE + 0x00000044U)     }}
\DoxyCodeLine{11565 \textcolor{preprocessor}{\#define USB\_FNR                              (USB\_BASE + 0x00000048U)     }}
\DoxyCodeLine{11566 \textcolor{preprocessor}{\#define USB\_DADDR                            (USB\_BASE + 0x0000004CU)     }}
\DoxyCodeLine{11567 \textcolor{preprocessor}{\#define USB\_BTABLE                           (USB\_BASE + 0x00000050U)     }}
\DoxyCodeLine{11568 \textcolor{preprocessor}{\#define USB\_LPMCSR                           (USB\_BASE + 0x00000054U)     }}
\DoxyCodeLine{11569 \textcolor{preprocessor}{\#define USB\_BCDR                             (USB\_BASE + 0x00000058U)     }}
\DoxyCodeLine{11571 \textcolor{comment}{/******************  Bits definition for USB\_CNTR register  *******************/}}
\DoxyCodeLine{11572 \textcolor{preprocessor}{\#define USB\_CNTR\_CTRM                            ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{11573 \textcolor{preprocessor}{\#define USB\_CNTR\_PMAOVRM                         ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{11574 \textcolor{preprocessor}{\#define USB\_CNTR\_ERRM                            ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{11575 \textcolor{preprocessor}{\#define USB\_CNTR\_WKUPM                           ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{11576 \textcolor{preprocessor}{\#define USB\_CNTR\_SUSPM                           ((uint16\_t)0x0800U)           }}
\DoxyCodeLine{11577 \textcolor{preprocessor}{\#define USB\_CNTR\_RESETM                          ((uint16\_t)0x0400U)           }}
\DoxyCodeLine{11578 \textcolor{preprocessor}{\#define USB\_CNTR\_SOFM                            ((uint16\_t)0x0200U)           }}
\DoxyCodeLine{11579 \textcolor{preprocessor}{\#define USB\_CNTR\_ESOFM                           ((uint16\_t)0x0100U)           }}
\DoxyCodeLine{11580 \textcolor{preprocessor}{\#define USB\_CNTR\_L1REQM                          ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{11581 \textcolor{preprocessor}{\#define USB\_CNTR\_L1RESUME                        ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{11582 \textcolor{preprocessor}{\#define USB\_CNTR\_RESUME                          ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{11583 \textcolor{preprocessor}{\#define USB\_CNTR\_FSUSP                           ((uint16\_t)0x0008U)           }}
\DoxyCodeLine{11584 \textcolor{preprocessor}{\#define USB\_CNTR\_LPMODE                          ((uint16\_t)0x0004U)           }}
\DoxyCodeLine{11585 \textcolor{preprocessor}{\#define USB\_CNTR\_PDWN                            ((uint16\_t)0x0002U)           }}
\DoxyCodeLine{11586 \textcolor{preprocessor}{\#define USB\_CNTR\_FRES                            ((uint16\_t)0x0001U)           }}
\DoxyCodeLine{11588 \textcolor{comment}{/******************  Bits definition for USB\_ISTR register  *******************/}}
\DoxyCodeLine{11589 \textcolor{preprocessor}{\#define USB\_ISTR\_EP\_ID                           ((uint16\_t)0x000FU)           }}
\DoxyCodeLine{11590 \textcolor{preprocessor}{\#define USB\_ISTR\_DIR                             ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{11591 \textcolor{preprocessor}{\#define USB\_ISTR\_L1REQ                           ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{11592 \textcolor{preprocessor}{\#define USB\_ISTR\_ESOF                            ((uint16\_t)0x0100U)           }}
\DoxyCodeLine{11593 \textcolor{preprocessor}{\#define USB\_ISTR\_SOF                             ((uint16\_t)0x0200U)           }}
\DoxyCodeLine{11594 \textcolor{preprocessor}{\#define USB\_ISTR\_RESET                           ((uint16\_t)0x0400U)           }}
\DoxyCodeLine{11595 \textcolor{preprocessor}{\#define USB\_ISTR\_SUSP                            ((uint16\_t)0x0800U)           }}
\DoxyCodeLine{11596 \textcolor{preprocessor}{\#define USB\_ISTR\_WKUP                            ((uint16\_t)0x1000U)           }}
\DoxyCodeLine{11597 \textcolor{preprocessor}{\#define USB\_ISTR\_ERR                             ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{11598 \textcolor{preprocessor}{\#define USB\_ISTR\_PMAOVR                          ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{11599 \textcolor{preprocessor}{\#define USB\_ISTR\_CTR                             ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{11601 \textcolor{preprocessor}{\#define USB\_CLR\_L1REQ                        (\string~USB\_ISTR\_L1REQ)           }}
\DoxyCodeLine{11602 \textcolor{preprocessor}{\#define USB\_CLR\_ESOF                         (\string~USB\_ISTR\_ESOF)            }}
\DoxyCodeLine{11603 \textcolor{preprocessor}{\#define USB\_CLR\_SOF                          (\string~USB\_ISTR\_SOF)             }}
\DoxyCodeLine{11604 \textcolor{preprocessor}{\#define USB\_CLR\_RESET                        (\string~USB\_ISTR\_RESET)           }}
\DoxyCodeLine{11605 \textcolor{preprocessor}{\#define USB\_CLR\_SUSP                         (\string~USB\_ISTR\_SUSP)            }}
\DoxyCodeLine{11606 \textcolor{preprocessor}{\#define USB\_CLR\_WKUP                         (\string~USB\_ISTR\_WKUP)            }}
\DoxyCodeLine{11607 \textcolor{preprocessor}{\#define USB\_CLR\_ERR                          (\string~USB\_ISTR\_ERR)             }}
\DoxyCodeLine{11608 \textcolor{preprocessor}{\#define USB\_CLR\_PMAOVR                       (\string~USB\_ISTR\_PMAOVR)          }}
\DoxyCodeLine{11609 \textcolor{preprocessor}{\#define USB\_CLR\_CTR                          (\string~USB\_ISTR\_CTR)             }}
\DoxyCodeLine{11611 \textcolor{comment}{/******************  Bits definition for USB\_FNR register  ********************/}}
\DoxyCodeLine{11612 \textcolor{preprocessor}{\#define USB\_FNR\_FN                               ((uint16\_t)0x07FFU)           }}
\DoxyCodeLine{11613 \textcolor{preprocessor}{\#define USB\_FNR\_LSOF                             ((uint16\_t)0x1800U)           }}
\DoxyCodeLine{11614 \textcolor{preprocessor}{\#define USB\_FNR\_LCK                              ((uint16\_t)0x2000U)           }}
\DoxyCodeLine{11615 \textcolor{preprocessor}{\#define USB\_FNR\_RXDM                             ((uint16\_t)0x4000U)           }}
\DoxyCodeLine{11616 \textcolor{preprocessor}{\#define USB\_FNR\_RXDP                             ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{11618 \textcolor{comment}{/******************  Bits definition for USB\_DADDR register    ****************/}}
\DoxyCodeLine{11619 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD                            ((uint8\_t)0x7FU)              }}
\DoxyCodeLine{11620 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD0                           ((uint8\_t)0x01U)              }}
\DoxyCodeLine{11621 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD1                           ((uint8\_t)0x02U)              }}
\DoxyCodeLine{11622 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD2                           ((uint8\_t)0x04U)              }}
\DoxyCodeLine{11623 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD3                           ((uint8\_t)0x08U)              }}
\DoxyCodeLine{11624 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD4                           ((uint8\_t)0x10U)              }}
\DoxyCodeLine{11625 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD5                           ((uint8\_t)0x20U)              }}
\DoxyCodeLine{11626 \textcolor{preprocessor}{\#define USB\_DADDR\_ADD6                           ((uint8\_t)0x40U)              }}
\DoxyCodeLine{11628 \textcolor{preprocessor}{\#define USB\_DADDR\_EF                             ((uint8\_t)0x80U)              }}
\DoxyCodeLine{11630 \textcolor{comment}{/******************  Bit definition for USB\_BTABLE register  ******************/}}
\DoxyCodeLine{11631 \textcolor{preprocessor}{\#define USB\_BTABLE\_BTABLE                        ((uint16\_t)0xFFF8U)           }}
\DoxyCodeLine{11633 \textcolor{comment}{/******************  Bits definition for USB\_BCDR register  *******************/}}
\DoxyCodeLine{11634 \textcolor{preprocessor}{\#define USB\_BCDR\_BCDEN                           ((uint16\_t)0x0001U)           }}
\DoxyCodeLine{11635 \textcolor{preprocessor}{\#define USB\_BCDR\_DCDEN                           ((uint16\_t)0x0002U)           }}
\DoxyCodeLine{11636 \textcolor{preprocessor}{\#define USB\_BCDR\_PDEN                            ((uint16\_t)0x0004U)           }}
\DoxyCodeLine{11637 \textcolor{preprocessor}{\#define USB\_BCDR\_SDEN                            ((uint16\_t)0x0008U)           }}
\DoxyCodeLine{11638 \textcolor{preprocessor}{\#define USB\_BCDR\_DCDET                           ((uint16\_t)0x0010U)           }}
\DoxyCodeLine{11639 \textcolor{preprocessor}{\#define USB\_BCDR\_PDET                            ((uint16\_t)0x0020U)           }}
\DoxyCodeLine{11640 \textcolor{preprocessor}{\#define USB\_BCDR\_SDET                            ((uint16\_t)0x0040U)           }}
\DoxyCodeLine{11641 \textcolor{preprocessor}{\#define USB\_BCDR\_PS2DET                          ((uint16\_t)0x0080U)           }}
\DoxyCodeLine{11642 \textcolor{preprocessor}{\#define USB\_BCDR\_DPPU                            ((uint16\_t)0x8000U)           }}
\DoxyCodeLine{11644 \textcolor{comment}{/*******************  Bit definition for LPMCSR register  *********************/}}
\DoxyCodeLine{11645 \textcolor{preprocessor}{\#define USB\_LPMCSR\_LMPEN                         ((uint16\_t)0x0001U)           }}
\DoxyCodeLine{11646 \textcolor{preprocessor}{\#define USB\_LPMCSR\_LPMACK                        ((uint16\_t)0x0002U)           }}
\DoxyCodeLine{11647 \textcolor{preprocessor}{\#define USB\_LPMCSR\_REMWAKE                       ((uint16\_t)0x0008U)           }}
\DoxyCodeLine{11648 \textcolor{preprocessor}{\#define USB\_LPMCSR\_BESL                          ((uint16\_t)0x00F0U)           }}
\DoxyCodeLine{11651 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR0\_TX register  *****************/}}
\DoxyCodeLine{11652 \textcolor{preprocessor}{\#define USB\_ADDR0\_TX\_ADDR0\_TX\_Pos                (1U)}}
\DoxyCodeLine{11653 \textcolor{preprocessor}{\#define USB\_ADDR0\_TX\_ADDR0\_TX\_Msk                (0x7FFFUL << USB\_ADDR0\_TX\_ADDR0\_TX\_Pos)}}
\DoxyCodeLine{11654 \textcolor{preprocessor}{\#define USB\_ADDR0\_TX\_ADDR0\_TX                    USB\_ADDR0\_TX\_ADDR0\_TX\_Msk     }}
\DoxyCodeLine{11656 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR1\_TX register  *****************/}}
\DoxyCodeLine{11657 \textcolor{preprocessor}{\#define USB\_ADDR1\_TX\_ADDR1\_TX\_Pos                (1U)}}
\DoxyCodeLine{11658 \textcolor{preprocessor}{\#define USB\_ADDR1\_TX\_ADDR1\_TX\_Msk                (0x7FFFUL << USB\_ADDR1\_TX\_ADDR1\_TX\_Pos)}}
\DoxyCodeLine{11659 \textcolor{preprocessor}{\#define USB\_ADDR1\_TX\_ADDR1\_TX                    USB\_ADDR1\_TX\_ADDR1\_TX\_Msk     }}
\DoxyCodeLine{11661 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR2\_TX register  *****************/}}
\DoxyCodeLine{11662 \textcolor{preprocessor}{\#define USB\_ADDR2\_TX\_ADDR2\_TX\_Pos                (1U)}}
\DoxyCodeLine{11663 \textcolor{preprocessor}{\#define USB\_ADDR2\_TX\_ADDR2\_TX\_Msk                (0x7FFFUL << USB\_ADDR2\_TX\_ADDR2\_TX\_Pos)}}
\DoxyCodeLine{11664 \textcolor{preprocessor}{\#define USB\_ADDR2\_TX\_ADDR2\_TX                    USB\_ADDR2\_TX\_ADDR2\_TX\_Msk     }}
\DoxyCodeLine{11666 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR3\_TX register  *****************/}}
\DoxyCodeLine{11667 \textcolor{preprocessor}{\#define USB\_ADDR3\_TX\_ADDR3\_TX\_Pos                (1U)}}
\DoxyCodeLine{11668 \textcolor{preprocessor}{\#define USB\_ADDR3\_TX\_ADDR3\_TX\_Msk                (0x7FFFUL << USB\_ADDR3\_TX\_ADDR3\_TX\_Pos)}}
\DoxyCodeLine{11669 \textcolor{preprocessor}{\#define USB\_ADDR3\_TX\_ADDR3\_TX                    USB\_ADDR3\_TX\_ADDR3\_TX\_Msk     }}
\DoxyCodeLine{11671 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR4\_TX register  *****************/}}
\DoxyCodeLine{11672 \textcolor{preprocessor}{\#define USB\_ADDR4\_TX\_ADDR4\_TX\_Pos                (1U)}}
\DoxyCodeLine{11673 \textcolor{preprocessor}{\#define USB\_ADDR4\_TX\_ADDR4\_TX\_Msk                (0x7FFFUL << USB\_ADDR4\_TX\_ADDR4\_TX\_Pos)}}
\DoxyCodeLine{11674 \textcolor{preprocessor}{\#define USB\_ADDR4\_TX\_ADDR4\_TX                    USB\_ADDR4\_TX\_ADDR4\_TX\_Msk     }}
\DoxyCodeLine{11676 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR5\_TX register  *****************/}}
\DoxyCodeLine{11677 \textcolor{preprocessor}{\#define USB\_ADDR5\_TX\_ADDR5\_TX\_Pos                (1U)}}
\DoxyCodeLine{11678 \textcolor{preprocessor}{\#define USB\_ADDR5\_TX\_ADDR5\_TX\_Msk                (0x7FFFUL << USB\_ADDR5\_TX\_ADDR5\_TX\_Pos)}}
\DoxyCodeLine{11679 \textcolor{preprocessor}{\#define USB\_ADDR5\_TX\_ADDR5\_TX                    USB\_ADDR5\_TX\_ADDR5\_TX\_Msk     }}
\DoxyCodeLine{11681 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR6\_TX register  *****************/}}
\DoxyCodeLine{11682 \textcolor{preprocessor}{\#define USB\_ADDR6\_TX\_ADDR6\_TX\_Pos                (1U)}}
\DoxyCodeLine{11683 \textcolor{preprocessor}{\#define USB\_ADDR6\_TX\_ADDR6\_TX\_Msk                (0x7FFFUL << USB\_ADDR6\_TX\_ADDR6\_TX\_Pos)}}
\DoxyCodeLine{11684 \textcolor{preprocessor}{\#define USB\_ADDR6\_TX\_ADDR6\_TX                    USB\_ADDR6\_TX\_ADDR6\_TX\_Msk     }}
\DoxyCodeLine{11686 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR7\_TX register  *****************/}}
\DoxyCodeLine{11687 \textcolor{preprocessor}{\#define USB\_ADDR7\_TX\_ADDR7\_TX\_Pos                (1U)}}
\DoxyCodeLine{11688 \textcolor{preprocessor}{\#define USB\_ADDR7\_TX\_ADDR7\_TX\_Msk                (0x7FFFUL << USB\_ADDR7\_TX\_ADDR7\_TX\_Pos)}}
\DoxyCodeLine{11689 \textcolor{preprocessor}{\#define USB\_ADDR7\_TX\_ADDR7\_TX                    USB\_ADDR7\_TX\_ADDR7\_TX\_Msk     }}
\DoxyCodeLine{11691 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11692 }
\DoxyCodeLine{11693 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT0\_TX register  ****************/}}
\DoxyCodeLine{11694 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_COUNT0\_TX\_Pos              (0U)}}
\DoxyCodeLine{11695 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_COUNT0\_TX\_Msk              (0x3FFUL << USB\_COUNT0\_TX\_COUNT0\_TX\_Pos)}}
\DoxyCodeLine{11696 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_COUNT0\_TX                  USB\_COUNT0\_TX\_COUNT0\_TX\_Msk   }}
\DoxyCodeLine{11698 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT1\_TX register  ****************/}}
\DoxyCodeLine{11699 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_COUNT1\_TX\_Pos              (0U)}}
\DoxyCodeLine{11700 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_COUNT1\_TX\_Msk              (0x3FFUL << USB\_COUNT1\_TX\_COUNT1\_TX\_Pos)}}
\DoxyCodeLine{11701 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_COUNT1\_TX                  USB\_COUNT1\_TX\_COUNT1\_TX\_Msk   }}
\DoxyCodeLine{11703 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT2\_TX register  ****************/}}
\DoxyCodeLine{11704 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_COUNT2\_TX\_Pos              (0U)}}
\DoxyCodeLine{11705 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_COUNT2\_TX\_Msk              (0x3FFUL << USB\_COUNT2\_TX\_COUNT2\_TX\_Pos)}}
\DoxyCodeLine{11706 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_COUNT2\_TX                  USB\_COUNT2\_TX\_COUNT2\_TX\_Msk   }}
\DoxyCodeLine{11708 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT3\_TX register  ****************/}}
\DoxyCodeLine{11709 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_COUNT3\_TX\_Pos              (0U)}}
\DoxyCodeLine{11710 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_COUNT3\_TX\_Msk              (0x3FFUL << USB\_COUNT3\_TX\_COUNT3\_TX\_Pos)}}
\DoxyCodeLine{11711 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_COUNT3\_TX                  USB\_COUNT3\_TX\_COUNT3\_TX\_Msk   }}
\DoxyCodeLine{11713 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT4\_TX register  ****************/}}
\DoxyCodeLine{11714 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_COUNT4\_TX\_Pos              (0U)}}
\DoxyCodeLine{11715 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_COUNT4\_TX\_Msk              (0x3FFUL << USB\_COUNT4\_TX\_COUNT4\_TX\_Pos)}}
\DoxyCodeLine{11716 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_COUNT4\_TX                  USB\_COUNT4\_TX\_COUNT4\_TX\_Msk   }}
\DoxyCodeLine{11718 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT5\_TX register  ****************/}}
\DoxyCodeLine{11719 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_COUNT5\_TX\_Pos              (0U)}}
\DoxyCodeLine{11720 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_COUNT5\_TX\_Msk              (0x3FFUL << USB\_COUNT5\_TX\_COUNT5\_TX\_Pos)}}
\DoxyCodeLine{11721 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_COUNT5\_TX                  USB\_COUNT5\_TX\_COUNT5\_TX\_Msk   }}
\DoxyCodeLine{11723 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT6\_TX register  ****************/}}
\DoxyCodeLine{11724 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_COUNT6\_TX\_Pos              (0U)}}
\DoxyCodeLine{11725 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_COUNT6\_TX\_Msk              (0x3FFUL << USB\_COUNT6\_TX\_COUNT6\_TX\_Pos)}}
\DoxyCodeLine{11726 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_COUNT6\_TX                  USB\_COUNT6\_TX\_COUNT6\_TX\_Msk   }}
\DoxyCodeLine{11728 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT7\_TX register  ****************/}}
\DoxyCodeLine{11729 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_COUNT7\_TX\_Pos              (0U)}}
\DoxyCodeLine{11730 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_COUNT7\_TX\_Msk              (0x3FFUL << USB\_COUNT7\_TX\_COUNT7\_TX\_Pos)}}
\DoxyCodeLine{11731 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_COUNT7\_TX                  USB\_COUNT7\_TX\_COUNT7\_TX\_Msk   }}
\DoxyCodeLine{11733 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11734 }
\DoxyCodeLine{11735 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_TX\_0 register  ***************/}}
\DoxyCodeLine{11736 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_0\_COUNT0\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11738 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_TX\_1 register  ***************/}}
\DoxyCodeLine{11739 \textcolor{preprocessor}{\#define USB\_COUNT0\_TX\_1\_COUNT0\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11741 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_TX\_0 register  ***************/}}
\DoxyCodeLine{11742 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_0\_COUNT1\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11744 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_TX\_1 register  ***************/}}
\DoxyCodeLine{11745 \textcolor{preprocessor}{\#define USB\_COUNT1\_TX\_1\_COUNT1\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11747 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_TX\_0 register  ***************/}}
\DoxyCodeLine{11748 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_0\_COUNT2\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11750 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_TX\_1 register  ***************/}}
\DoxyCodeLine{11751 \textcolor{preprocessor}{\#define USB\_COUNT2\_TX\_1\_COUNT2\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11753 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_TX\_0 register  ***************/}}
\DoxyCodeLine{11754 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_0\_COUNT3\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11756 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_TX\_1 register  ***************/}}
\DoxyCodeLine{11757 \textcolor{preprocessor}{\#define USB\_COUNT3\_TX\_1\_COUNT3\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11759 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_TX\_0 register  ***************/}}
\DoxyCodeLine{11760 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_0\_COUNT4\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11762 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_TX\_1 register  ***************/}}
\DoxyCodeLine{11763 \textcolor{preprocessor}{\#define USB\_COUNT4\_TX\_1\_COUNT4\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11765 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_TX\_0 register  ***************/}}
\DoxyCodeLine{11766 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_0\_COUNT5\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11768 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_TX\_1 register  ***************/}}
\DoxyCodeLine{11769 \textcolor{preprocessor}{\#define USB\_COUNT5\_TX\_1\_COUNT5\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11771 \textcolor{comment}{/****************  Bit definition for USB\_COUNT6\_TX\_0 register  ***************/}}
\DoxyCodeLine{11772 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_0\_COUNT6\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11774 \textcolor{comment}{/****************  Bit definition for USB\_COUNT6\_TX\_1 register  ***************/}}
\DoxyCodeLine{11775 \textcolor{preprocessor}{\#define USB\_COUNT6\_TX\_1\_COUNT6\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11777 \textcolor{comment}{/****************  Bit definition for USB\_COUNT7\_TX\_0 register  ***************/}}
\DoxyCodeLine{11778 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_0\_COUNT7\_TX\_0         (0x000003FFU)        }}
\DoxyCodeLine{11780 \textcolor{comment}{/****************  Bit definition for USB\_COUNT7\_TX\_1 register  ***************/}}
\DoxyCodeLine{11781 \textcolor{preprocessor}{\#define USB\_COUNT7\_TX\_1\_COUNT7\_TX\_1         (0x03FF0000U)        }}
\DoxyCodeLine{11783 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11784 }
\DoxyCodeLine{11785 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR0\_RX register  *****************/}}
\DoxyCodeLine{11786 \textcolor{preprocessor}{\#define USB\_ADDR0\_RX\_ADDR0\_RX\_Pos                (1U)}}
\DoxyCodeLine{11787 \textcolor{preprocessor}{\#define USB\_ADDR0\_RX\_ADDR0\_RX\_Msk                (0x7FFFUL << USB\_ADDR0\_RX\_ADDR0\_RX\_Pos)}}
\DoxyCodeLine{11788 \textcolor{preprocessor}{\#define USB\_ADDR0\_RX\_ADDR0\_RX                    USB\_ADDR0\_RX\_ADDR0\_RX\_Msk     }}
\DoxyCodeLine{11790 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR1\_RX register  *****************/}}
\DoxyCodeLine{11791 \textcolor{preprocessor}{\#define USB\_ADDR1\_RX\_ADDR1\_RX\_Pos                (1U)}}
\DoxyCodeLine{11792 \textcolor{preprocessor}{\#define USB\_ADDR1\_RX\_ADDR1\_RX\_Msk                (0x7FFFUL << USB\_ADDR1\_RX\_ADDR1\_RX\_Pos)}}
\DoxyCodeLine{11793 \textcolor{preprocessor}{\#define USB\_ADDR1\_RX\_ADDR1\_RX                    USB\_ADDR1\_RX\_ADDR1\_RX\_Msk     }}
\DoxyCodeLine{11795 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR2\_RX register  *****************/}}
\DoxyCodeLine{11796 \textcolor{preprocessor}{\#define USB\_ADDR2\_RX\_ADDR2\_RX\_Pos                (1U)}}
\DoxyCodeLine{11797 \textcolor{preprocessor}{\#define USB\_ADDR2\_RX\_ADDR2\_RX\_Msk                (0x7FFFUL << USB\_ADDR2\_RX\_ADDR2\_RX\_Pos)}}
\DoxyCodeLine{11798 \textcolor{preprocessor}{\#define USB\_ADDR2\_RX\_ADDR2\_RX                    USB\_ADDR2\_RX\_ADDR2\_RX\_Msk     }}
\DoxyCodeLine{11800 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR3\_RX register  *****************/}}
\DoxyCodeLine{11801 \textcolor{preprocessor}{\#define USB\_ADDR3\_RX\_ADDR3\_RX\_Pos                (1U)}}
\DoxyCodeLine{11802 \textcolor{preprocessor}{\#define USB\_ADDR3\_RX\_ADDR3\_RX\_Msk                (0x7FFFUL << USB\_ADDR3\_RX\_ADDR3\_RX\_Pos)}}
\DoxyCodeLine{11803 \textcolor{preprocessor}{\#define USB\_ADDR3\_RX\_ADDR3\_RX                    USB\_ADDR3\_RX\_ADDR3\_RX\_Msk     }}
\DoxyCodeLine{11805 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR4\_RX register  *****************/}}
\DoxyCodeLine{11806 \textcolor{preprocessor}{\#define USB\_ADDR4\_RX\_ADDR4\_RX\_Pos                (1U)}}
\DoxyCodeLine{11807 \textcolor{preprocessor}{\#define USB\_ADDR4\_RX\_ADDR4\_RX\_Msk                (0x7FFFUL << USB\_ADDR4\_RX\_ADDR4\_RX\_Pos)}}
\DoxyCodeLine{11808 \textcolor{preprocessor}{\#define USB\_ADDR4\_RX\_ADDR4\_RX                    USB\_ADDR4\_RX\_ADDR4\_RX\_Msk     }}
\DoxyCodeLine{11810 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR5\_RX register  *****************/}}
\DoxyCodeLine{11811 \textcolor{preprocessor}{\#define USB\_ADDR5\_RX\_ADDR5\_RX\_Pos                (1U)}}
\DoxyCodeLine{11812 \textcolor{preprocessor}{\#define USB\_ADDR5\_RX\_ADDR5\_RX\_Msk                (0x7FFFUL << USB\_ADDR5\_RX\_ADDR5\_RX\_Pos)}}
\DoxyCodeLine{11813 \textcolor{preprocessor}{\#define USB\_ADDR5\_RX\_ADDR5\_RX                    USB\_ADDR5\_RX\_ADDR5\_RX\_Msk     }}
\DoxyCodeLine{11815 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR6\_RX register  *****************/}}
\DoxyCodeLine{11816 \textcolor{preprocessor}{\#define USB\_ADDR6\_RX\_ADDR6\_RX\_Pos                (1U)}}
\DoxyCodeLine{11817 \textcolor{preprocessor}{\#define USB\_ADDR6\_RX\_ADDR6\_RX\_Msk                (0x7FFFUL << USB\_ADDR6\_RX\_ADDR6\_RX\_Pos)}}
\DoxyCodeLine{11818 \textcolor{preprocessor}{\#define USB\_ADDR6\_RX\_ADDR6\_RX                    USB\_ADDR6\_RX\_ADDR6\_RX\_Msk     }}
\DoxyCodeLine{11820 \textcolor{comment}{/*****************  Bit definition for USB\_ADDR7\_RX register  *****************/}}
\DoxyCodeLine{11821 \textcolor{preprocessor}{\#define USB\_ADDR7\_RX\_ADDR7\_RX\_Pos                (1U)}}
\DoxyCodeLine{11822 \textcolor{preprocessor}{\#define USB\_ADDR7\_RX\_ADDR7\_RX\_Msk                (0x7FFFUL << USB\_ADDR7\_RX\_ADDR7\_RX\_Pos)}}
\DoxyCodeLine{11823 \textcolor{preprocessor}{\#define USB\_ADDR7\_RX\_ADDR7\_RX                    USB\_ADDR7\_RX\_ADDR7\_RX\_Msk     }}
\DoxyCodeLine{11825 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11826 }
\DoxyCodeLine{11827 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT0\_RX register  ****************/}}
\DoxyCodeLine{11828 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_COUNT0\_RX\_Pos              (0U)}}
\DoxyCodeLine{11829 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_COUNT0\_RX\_Msk              (0x3FFUL << USB\_COUNT0\_RX\_COUNT0\_RX\_Pos)}}
\DoxyCodeLine{11830 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_COUNT0\_RX                  USB\_COUNT0\_RX\_COUNT0\_RX\_Msk   }}
\DoxyCodeLine{11832 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11833 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11834 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK                  USB\_COUNT0\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11835 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11836 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11837 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11838 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11839 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT0\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11841 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11842 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT0\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11843 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_BLSIZE                     USB\_COUNT0\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11845 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT1\_RX register  ****************/}}
\DoxyCodeLine{11846 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_COUNT1\_RX\_Pos              (0U)}}
\DoxyCodeLine{11847 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_COUNT1\_RX\_Msk              (0x3FFUL << USB\_COUNT1\_RX\_COUNT1\_RX\_Pos)}}
\DoxyCodeLine{11848 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_COUNT1\_RX                  USB\_COUNT1\_RX\_COUNT1\_RX\_Msk   }}
\DoxyCodeLine{11850 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11851 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11852 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK                  USB\_COUNT1\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11853 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11854 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11855 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11856 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11857 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT1\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11859 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11860 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT1\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11861 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_BLSIZE                     USB\_COUNT1\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11863 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT2\_RX register  ****************/}}
\DoxyCodeLine{11864 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_COUNT2\_RX\_Pos              (0U)}}
\DoxyCodeLine{11865 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_COUNT2\_RX\_Msk              (0x3FFUL << USB\_COUNT2\_RX\_COUNT2\_RX\_Pos)}}
\DoxyCodeLine{11866 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_COUNT2\_RX                  USB\_COUNT2\_RX\_COUNT2\_RX\_Msk   }}
\DoxyCodeLine{11868 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11869 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11870 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK                  USB\_COUNT2\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11871 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11872 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11873 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11874 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11875 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT2\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11877 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11878 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT2\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11879 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_BLSIZE                     USB\_COUNT2\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11881 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT3\_RX register  ****************/}}
\DoxyCodeLine{11882 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_COUNT3\_RX\_Pos              (0U)}}
\DoxyCodeLine{11883 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_COUNT3\_RX\_Msk              (0x3FFUL << USB\_COUNT3\_RX\_COUNT3\_RX\_Pos)}}
\DoxyCodeLine{11884 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_COUNT3\_RX                  USB\_COUNT3\_RX\_COUNT3\_RX\_Msk   }}
\DoxyCodeLine{11886 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11887 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11888 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK                  USB\_COUNT3\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11889 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11890 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11891 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11892 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11893 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT3\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11895 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11896 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT3\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11897 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_BLSIZE                     USB\_COUNT3\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11899 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT4\_RX register  ****************/}}
\DoxyCodeLine{11900 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_COUNT4\_RX\_Pos              (0U)}}
\DoxyCodeLine{11901 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_COUNT4\_RX\_Msk              (0x3FFUL << USB\_COUNT4\_RX\_COUNT4\_RX\_Pos)}}
\DoxyCodeLine{11902 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_COUNT4\_RX                  USB\_COUNT4\_RX\_COUNT4\_RX\_Msk   }}
\DoxyCodeLine{11904 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11905 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11906 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK                  USB\_COUNT4\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11907 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11908 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11909 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11910 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11911 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT4\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11913 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11914 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT4\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11915 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_BLSIZE                     USB\_COUNT4\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11917 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT5\_RX register  ****************/}}
\DoxyCodeLine{11918 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_COUNT5\_RX\_Pos              (0U)}}
\DoxyCodeLine{11919 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_COUNT5\_RX\_Msk              (0x3FFUL << USB\_COUNT5\_RX\_COUNT5\_RX\_Pos)}}
\DoxyCodeLine{11920 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_COUNT5\_RX                  USB\_COUNT5\_RX\_COUNT5\_RX\_Msk   }}
\DoxyCodeLine{11922 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11923 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11924 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK                  USB\_COUNT5\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11925 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11926 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11927 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11928 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11929 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT5\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11931 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11932 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT5\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11933 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_BLSIZE                     USB\_COUNT5\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11935 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT6\_RX register  ****************/}}
\DoxyCodeLine{11936 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_COUNT6\_RX\_Pos              (0U)}}
\DoxyCodeLine{11937 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_COUNT6\_RX\_Msk              (0x3FFUL << USB\_COUNT6\_RX\_COUNT6\_RX\_Pos)}}
\DoxyCodeLine{11938 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_COUNT6\_RX                  USB\_COUNT6\_RX\_COUNT6\_RX\_Msk   }}
\DoxyCodeLine{11940 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11941 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11942 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK                  USB\_COUNT6\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11943 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11944 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11945 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11946 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11947 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT6\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11949 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11950 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT6\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11951 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_BLSIZE                     USB\_COUNT6\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11953 \textcolor{comment}{/*****************  Bit definition for USB\_COUNT7\_RX register  ****************/}}
\DoxyCodeLine{11954 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_COUNT7\_RX\_Pos              (0U)}}
\DoxyCodeLine{11955 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_COUNT7\_RX\_Msk              (0x3FFUL << USB\_COUNT7\_RX\_COUNT7\_RX\_Pos)}}
\DoxyCodeLine{11956 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_COUNT7\_RX                  USB\_COUNT7\_RX\_COUNT7\_RX\_Msk   }}
\DoxyCodeLine{11958 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos              (10U)}}
\DoxyCodeLine{11959 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk              (0x1FUL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11960 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK                  USB\_COUNT7\_RX\_NUM\_BLOCK\_Msk   }}
\DoxyCodeLine{11961 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_0                (0x01UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11962 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_1                (0x02UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11963 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_2                (0x04UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11964 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_3                (0x08UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11965 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_NUM\_BLOCK\_4                (0x10UL << USB\_COUNT7\_RX\_NUM\_BLOCK\_Pos)}}
\DoxyCodeLine{11967 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_BLSIZE\_Pos                 (15U)}}
\DoxyCodeLine{11968 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_BLSIZE\_Msk                 (0x1UL << USB\_COUNT7\_RX\_BLSIZE\_Pos)}}
\DoxyCodeLine{11969 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_BLSIZE                     USB\_COUNT7\_RX\_BLSIZE\_Msk      }}
\DoxyCodeLine{11971 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{11972 }
\DoxyCodeLine{11973 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_RX\_0 register  ***************/}}
\DoxyCodeLine{11974 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_COUNT0\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{11976 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{11977 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{11978 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{11979 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{11980 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{11981 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{11983 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{11985 \textcolor{comment}{/****************  Bit definition for USB\_COUNT0\_RX\_1 register  ***************/}}
\DoxyCodeLine{11986 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_COUNT0\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{11988 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{11989 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{11990 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{11991 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{11992 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{11993 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{11995 \textcolor{preprocessor}{\#define USB\_COUNT0\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{11997 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_RX\_0 register  ***************/}}
\DoxyCodeLine{11998 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_COUNT1\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12000 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12001 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12002 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12003 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12004 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12005 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12007 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12009 \textcolor{comment}{/****************  Bit definition for USB\_COUNT1\_RX\_1 register  ***************/}}
\DoxyCodeLine{12010 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_COUNT1\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12012 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12013 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12014 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12015 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12016 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12017 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12019 \textcolor{preprocessor}{\#define USB\_COUNT1\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12021 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_RX\_0 register  ***************/}}
\DoxyCodeLine{12022 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_COUNT2\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12024 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12025 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12026 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12027 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12028 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12029 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12031 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12033 \textcolor{comment}{/****************  Bit definition for USB\_COUNT2\_RX\_1 register  ***************/}}
\DoxyCodeLine{12034 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_COUNT2\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12036 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12037 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12038 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12039 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12040 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12041 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12043 \textcolor{preprocessor}{\#define USB\_COUNT2\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12045 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_RX\_0 register  ***************/}}
\DoxyCodeLine{12046 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_COUNT3\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12048 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12049 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12050 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12051 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12052 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12053 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12055 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12057 \textcolor{comment}{/****************  Bit definition for USB\_COUNT3\_RX\_1 register  ***************/}}
\DoxyCodeLine{12058 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_COUNT3\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12060 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12061 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12062 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12063 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12064 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12065 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12067 \textcolor{preprocessor}{\#define USB\_COUNT3\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12069 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_RX\_0 register  ***************/}}
\DoxyCodeLine{12070 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_COUNT4\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12072 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12073 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12074 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12075 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12076 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12077 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12079 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12081 \textcolor{comment}{/****************  Bit definition for USB\_COUNT4\_RX\_1 register  ***************/}}
\DoxyCodeLine{12082 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_COUNT4\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12084 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12085 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12086 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12087 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12088 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12089 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12091 \textcolor{preprocessor}{\#define USB\_COUNT4\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12093 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_RX\_0 register  ***************/}}
\DoxyCodeLine{12094 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_COUNT5\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12096 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12097 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12098 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12099 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12100 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12101 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12103 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12105 \textcolor{comment}{/****************  Bit definition for USB\_COUNT5\_RX\_1 register  ***************/}}
\DoxyCodeLine{12106 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_COUNT5\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12108 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12109 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12110 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12111 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12112 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12113 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12115 \textcolor{preprocessor}{\#define USB\_COUNT5\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12117 \textcolor{comment}{/***************  Bit definition for USB\_COUNT6\_RX\_0  register  ***************/}}
\DoxyCodeLine{12118 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_COUNT6\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12120 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12121 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12122 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12123 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12124 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12125 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12127 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12129 \textcolor{comment}{/****************  Bit definition for USB\_COUNT6\_RX\_1 register  ***************/}}
\DoxyCodeLine{12130 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_COUNT6\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12132 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12133 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12134 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12135 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12136 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12137 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12139 \textcolor{preprocessor}{\#define USB\_COUNT6\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12141 \textcolor{comment}{/***************  Bit definition for USB\_COUNT7\_RX\_0 register  ****************/}}
\DoxyCodeLine{12142 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_COUNT7\_RX\_0              (0x000003FFU)           }}
\DoxyCodeLine{12144 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0              (0x00007C00U)           }}
\DoxyCodeLine{12145 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_0            (0x00000400U)           }}
\DoxyCodeLine{12146 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_1            (0x00000800U)           }}
\DoxyCodeLine{12147 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_2            (0x00001000U)           }}
\DoxyCodeLine{12148 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_3            (0x00002000U)           }}
\DoxyCodeLine{12149 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_NUM\_BLOCK\_0\_4            (0x00004000U)           }}
\DoxyCodeLine{12151 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_0\_BLSIZE\_0                 (0x00008000U)           }}
\DoxyCodeLine{12153 \textcolor{comment}{/***************  Bit definition for USB\_COUNT7\_RX\_1 register  ****************/}}
\DoxyCodeLine{12154 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_COUNT7\_RX\_1              (0x03FF0000U)           }}
\DoxyCodeLine{12156 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1              (0x7C000000U)           }}
\DoxyCodeLine{12157 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_0            (0x04000000U)           }}
\DoxyCodeLine{12158 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_1            (0x08000000U)           }}
\DoxyCodeLine{12159 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_2            (0x10000000U)           }}
\DoxyCodeLine{12160 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_3            (0x20000000U)           }}
\DoxyCodeLine{12161 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_NUM\_BLOCK\_1\_4            (0x40000000U)           }}
\DoxyCodeLine{12163 \textcolor{preprocessor}{\#define USB\_COUNT7\_RX\_1\_BLSIZE\_1                 (0x80000000U)           }}
\DoxyCodeLine{12165 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12166 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12167 \textcolor{comment}{/*                                    UCPD                                    */}}
\DoxyCodeLine{12168 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12169 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12170 \textcolor{comment}{/********************  Bits definition for UCPD\_CFG1 register  *******************/}}
\DoxyCodeLine{12171 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_Pos            (0U)}}
\DoxyCodeLine{12172 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_Msk            (0x3FUL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12173 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV                UCPD\_CFG1\_HBITCLKDIV\_Msk             }}
\DoxyCodeLine{12174 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_0              (0x01UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12175 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_1              (0x02UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12176 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_2              (0x04UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12177 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_3              (0x08UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12178 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_4              (0x10UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12179 \textcolor{preprocessor}{\#define UCPD\_CFG1\_HBITCLKDIV\_5              (0x20UL << UCPD\_CFG1\_HBITCLKDIV\_Pos) }}
\DoxyCodeLine{12180 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_Pos                (6U)}}
\DoxyCodeLine{12181 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_Msk                (0x1FUL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{12182 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP                    UCPD\_CFG1\_IFRGAP\_Msk                 }}
\DoxyCodeLine{12183 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_0                  (0x01UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{12184 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_1                  (0x02UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{12185 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_2                  (0x04UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{12186 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_3                  (0x08UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{12187 \textcolor{preprocessor}{\#define UCPD\_CFG1\_IFRGAP\_4                  (0x10UL << UCPD\_CFG1\_IFRGAP\_Pos)     }}
\DoxyCodeLine{12188 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_Pos              (11U)}}
\DoxyCodeLine{12189 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_Msk              (0x1FUL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{12190 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN                  UCPD\_CFG1\_TRANSWIN\_Msk               }}
\DoxyCodeLine{12191 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_0                (0x01UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{12192 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_1                (0x02UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{12193 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_2                (0x04UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{12194 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_3                (0x08UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{12195 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TRANSWIN\_4                (0x10UL << UCPD\_CFG1\_TRANSWIN\_Pos)   }}
\DoxyCodeLine{12196 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_Pos           (17U)}}
\DoxyCodeLine{12197 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_Msk           (0x7UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{12198 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK               UCPD\_CFG1\_PSC\_UCPDCLK\_Msk            }}
\DoxyCodeLine{12199 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_0             (0x1UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{12200 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_1             (0x2UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{12201 \textcolor{preprocessor}{\#define UCPD\_CFG1\_PSC\_UCPDCLK\_2             (0x4UL << UCPD\_CFG1\_PSC\_UCPDCLK\_Pos) }}
\DoxyCodeLine{12202 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_Pos            (20U)}}
\DoxyCodeLine{12203 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_Msk            (0x1FFUL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12204 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN                UCPD\_CFG1\_RXORDSETEN\_Msk             }}
\DoxyCodeLine{12205 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_0              (0x001UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12206 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_1              (0x002UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12207 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_2              (0x004UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12208 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_3              (0x008UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12209 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_4              (0x010UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12210 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_5              (0x020UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12211 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_6              (0x040UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12212 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_7              (0x080UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12213 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXORDSETEN\_8              (0x100UL << UCPD\_CFG1\_RXORDSETEN\_Pos)}}
\DoxyCodeLine{12214 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TXDMAEN\_Pos               (29U)}}
\DoxyCodeLine{12215 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TXDMAEN\_Msk               (0x1UL << UCPD\_CFG1\_TXDMAEN\_Pos)     }}
\DoxyCodeLine{12216 \textcolor{preprocessor}{\#define UCPD\_CFG1\_TXDMAEN                   UCPD\_CFG1\_TXDMAEN\_Msk                }}
\DoxyCodeLine{12217 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXDMAEN\_Pos               (30U)}}
\DoxyCodeLine{12218 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXDMAEN\_Msk               (0x1UL << UCPD\_CFG1\_RXDMAEN\_Pos)     }}
\DoxyCodeLine{12219 \textcolor{preprocessor}{\#define UCPD\_CFG1\_RXDMAEN                   UCPD\_CFG1\_RXDMAEN\_Msk                }}
\DoxyCodeLine{12220 \textcolor{preprocessor}{\#define UCPD\_CFG1\_UCPDEN\_Pos                (31U)}}
\DoxyCodeLine{12221 \textcolor{preprocessor}{\#define UCPD\_CFG1\_UCPDEN\_Msk                (0x1UL << UCPD\_CFG1\_UCPDEN\_Pos)      }}
\DoxyCodeLine{12222 \textcolor{preprocessor}{\#define UCPD\_CFG1\_UCPDEN                    UCPD\_CFG1\_UCPDEN\_Msk                 }}
\DoxyCodeLine{12224 \textcolor{comment}{/********************  Bits definition for UCPD\_CFG2 register  *******************/}}
\DoxyCodeLine{12225 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILTDIS\_Pos             (0U)}}
\DoxyCodeLine{12226 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILTDIS\_Msk             (0x1UL << UCPD\_CFG2\_RXFILTDIS\_Pos)   }}
\DoxyCodeLine{12227 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILTDIS                 UCPD\_CFG2\_RXFILTDIS\_Msk              }}
\DoxyCodeLine{12228 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILT2N3\_Pos             (1U)}}
\DoxyCodeLine{12229 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILT2N3\_Msk             (0x1UL << UCPD\_CFG2\_RXFILT2N3\_Pos)   }}
\DoxyCodeLine{12230 \textcolor{preprocessor}{\#define UCPD\_CFG2\_RXFILT2N3                 UCPD\_CFG2\_RXFILT2N3\_Msk              }}
\DoxyCodeLine{12231 \textcolor{preprocessor}{\#define UCPD\_CFG2\_FORCECLK\_Pos              (2U)}}
\DoxyCodeLine{12232 \textcolor{preprocessor}{\#define UCPD\_CFG2\_FORCECLK\_Msk              (0x1UL << UCPD\_CFG2\_FORCECLK\_Pos)    }}
\DoxyCodeLine{12233 \textcolor{preprocessor}{\#define UCPD\_CFG2\_FORCECLK                  UCPD\_CFG2\_FORCECLK\_Msk               }}
\DoxyCodeLine{12234 \textcolor{preprocessor}{\#define UCPD\_CFG2\_WUPEN\_Pos                 (3U)}}
\DoxyCodeLine{12235 \textcolor{preprocessor}{\#define UCPD\_CFG2\_WUPEN\_Msk                 (0x1UL << UCPD\_CFG2\_WUPEN\_Pos)       }}
\DoxyCodeLine{12236 \textcolor{preprocessor}{\#define UCPD\_CFG2\_WUPEN                     UCPD\_CFG2\_WUPEN\_Msk                  }}
\DoxyCodeLine{12238 \textcolor{comment}{/********************  Bits definition for UCPD\_CR register  ********************/}}
\DoxyCodeLine{12239 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_Pos                  (0U)}}
\DoxyCodeLine{12240 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_Msk                  (0x3UL << UCPD\_CR\_TXMODE\_Pos)        }}
\DoxyCodeLine{12241 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE                      UCPD\_CR\_TXMODE\_Msk                   }}
\DoxyCodeLine{12242 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_0                    (0x1UL << UCPD\_CR\_TXMODE\_Pos)        }}
\DoxyCodeLine{12243 \textcolor{preprocessor}{\#define UCPD\_CR\_TXMODE\_1                    (0x2UL << UCPD\_CR\_TXMODE\_Pos)        }}
\DoxyCodeLine{12244 \textcolor{preprocessor}{\#define UCPD\_CR\_TXSEND\_Pos                  (2U)}}
\DoxyCodeLine{12245 \textcolor{preprocessor}{\#define UCPD\_CR\_TXSEND\_Msk                  (0x1UL << UCPD\_CR\_TXSEND\_Pos)        }}
\DoxyCodeLine{12246 \textcolor{preprocessor}{\#define UCPD\_CR\_TXSEND                      UCPD\_CR\_TXSEND\_Msk                   }}
\DoxyCodeLine{12247 \textcolor{preprocessor}{\#define UCPD\_CR\_TXHRST\_Pos                  (3U)}}
\DoxyCodeLine{12248 \textcolor{preprocessor}{\#define UCPD\_CR\_TXHRST\_Msk                  (0x1UL << UCPD\_CR\_TXHRST\_Pos)        }}
\DoxyCodeLine{12249 \textcolor{preprocessor}{\#define UCPD\_CR\_TXHRST                      UCPD\_CR\_TXHRST\_Msk                   }}
\DoxyCodeLine{12250 \textcolor{preprocessor}{\#define UCPD\_CR\_RXMODE\_Pos                  (4U)}}
\DoxyCodeLine{12251 \textcolor{preprocessor}{\#define UCPD\_CR\_RXMODE\_Msk                  (0x1UL << UCPD\_CR\_RXMODE\_Pos)        }}
\DoxyCodeLine{12252 \textcolor{preprocessor}{\#define UCPD\_CR\_RXMODE                      UCPD\_CR\_RXMODE\_Msk                   }}
\DoxyCodeLine{12253 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYRXEN\_Pos                 (5U)}}
\DoxyCodeLine{12254 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYRXEN\_Msk                 (0x1UL << UCPD\_CR\_PHYRXEN\_Pos)       }}
\DoxyCodeLine{12255 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYRXEN                     UCPD\_CR\_PHYRXEN\_Msk                  }}
\DoxyCodeLine{12256 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYCCSEL\_Pos                (6U)}}
\DoxyCodeLine{12257 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYCCSEL\_Msk                (0x1UL << UCPD\_CR\_PHYCCSEL\_Pos)      }}
\DoxyCodeLine{12258 \textcolor{preprocessor}{\#define UCPD\_CR\_PHYCCSEL                    UCPD\_CR\_PHYCCSEL\_Msk                 }}
\DoxyCodeLine{12259 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_Pos              (7U)}}
\DoxyCodeLine{12260 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_Msk              (0x3UL << UCPD\_CR\_ANASUBMODE\_Pos)    }}
\DoxyCodeLine{12261 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE                  UCPD\_CR\_ANASUBMODE\_Msk               }}
\DoxyCodeLine{12262 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_0                (0x1UL << UCPD\_CR\_ANASUBMODE\_Pos)    }}
\DoxyCodeLine{12263 \textcolor{preprocessor}{\#define UCPD\_CR\_ANASUBMODE\_1                (0x2UL << UCPD\_CR\_ANASUBMODE\_Pos)    }}
\DoxyCodeLine{12264 \textcolor{preprocessor}{\#define UCPD\_CR\_ANAMODE\_Pos                 (9U)}}
\DoxyCodeLine{12265 \textcolor{preprocessor}{\#define UCPD\_CR\_ANAMODE\_Msk                 (0x1UL << UCPD\_CR\_ANAMODE\_Pos)       }}
\DoxyCodeLine{12266 \textcolor{preprocessor}{\#define UCPD\_CR\_ANAMODE                     UCPD\_CR\_ANAMODE\_Msk                  }}
\DoxyCodeLine{12267 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_Pos                (10U)}}
\DoxyCodeLine{12268 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_Msk                (0x3UL << UCPD\_CR\_CCENABLE\_Pos)      }}
\DoxyCodeLine{12269 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE                    UCPD\_CR\_CCENABLE\_Msk                 }}
\DoxyCodeLine{12270 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_0                  (0x1UL << UCPD\_CR\_CCENABLE\_Pos)      }}
\DoxyCodeLine{12271 \textcolor{preprocessor}{\#define UCPD\_CR\_CCENABLE\_1                  (0x2UL << UCPD\_CR\_CCENABLE\_Pos)      }}
\DoxyCodeLine{12272 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSRXEN\_Pos                 (16U)}}
\DoxyCodeLine{12273 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSRXEN\_Msk                 (0x1UL << UCPD\_CR\_FRSRXEN\_Pos)       }}
\DoxyCodeLine{12274 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSRXEN                     UCPD\_CR\_FRSRXEN\_Msk                  }}
\DoxyCodeLine{12275 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSTX\_Pos                   (17U)}}
\DoxyCodeLine{12276 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSTX\_Msk                   (0x1UL << UCPD\_CR\_FRSTX\_Pos)         }}
\DoxyCodeLine{12277 \textcolor{preprocessor}{\#define UCPD\_CR\_FRSTX                       UCPD\_CR\_FRSTX\_Msk                    }}
\DoxyCodeLine{12278 \textcolor{preprocessor}{\#define UCPD\_CR\_RDCH\_Pos                    (18U)}}
\DoxyCodeLine{12279 \textcolor{preprocessor}{\#define UCPD\_CR\_RDCH\_Msk                    (0x1UL << UCPD\_CR\_RDCH\_Pos)          }}
\DoxyCodeLine{12280 \textcolor{preprocessor}{\#define UCPD\_CR\_RDCH                        UCPD\_CR\_RDCH\_Msk                     }}
\DoxyCodeLine{12281 \textcolor{preprocessor}{\#define UCPD\_CR\_CC1TCDIS\_Pos                (20U)}}
\DoxyCodeLine{12282 \textcolor{preprocessor}{\#define UCPD\_CR\_CC1TCDIS\_Msk                (0x1UL << UCPD\_CR\_CC1TCDIS\_Pos)      }}
\DoxyCodeLine{12283 \textcolor{preprocessor}{\#define UCPD\_CR\_CC1TCDIS                    UCPD\_CR\_CC1TCDIS\_Msk                 }}
\DoxyCodeLine{12284 \textcolor{preprocessor}{\#define UCPD\_CR\_CC2TCDIS\_Pos                (21U)}}
\DoxyCodeLine{12285 \textcolor{preprocessor}{\#define UCPD\_CR\_CC2TCDIS\_Msk                (0x1UL << UCPD\_CR\_CC2TCDIS\_Pos)      }}
\DoxyCodeLine{12286 \textcolor{preprocessor}{\#define UCPD\_CR\_CC2TCDIS                    UCPD\_CR\_CC2TCDIS\_Msk                 }}
\DoxyCodeLine{12288 \textcolor{comment}{/********************  Bits definition for UCPD\_IMR register  *******************/}}
\DoxyCodeLine{12289 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXISIE\_Pos                 (0U)}}
\DoxyCodeLine{12290 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXISIE\_Msk                 (0x1UL << UCPD\_IMR\_TXISIE\_Pos)       }}
\DoxyCodeLine{12291 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXISIE                     UCPD\_IMR\_TXISIE\_Msk                  }}
\DoxyCodeLine{12292 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGDISCIE\_Pos            (1U)}}
\DoxyCodeLine{12293 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGDISCIE\_Msk            (0x1UL << UCPD\_IMR\_TXMSGDISCIE\_Pos)  }}
\DoxyCodeLine{12294 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGDISCIE                UCPD\_IMR\_TXMSGDISCIE\_Msk             }}
\DoxyCodeLine{12295 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGSENTIE\_Pos            (2U)}}
\DoxyCodeLine{12296 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGSENTIE\_Msk            (0x1UL << UCPD\_IMR\_TXMSGSENTIE\_Pos)  }}
\DoxyCodeLine{12297 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGSENTIE                UCPD\_IMR\_TXMSGSENTIE\_Msk             }}
\DoxyCodeLine{12298 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGABTIE\_Pos             (3U)}}
\DoxyCodeLine{12299 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGABTIE\_Msk             (0x1UL << UCPD\_IMR\_TXMSGABTIE\_Pos)   }}
\DoxyCodeLine{12300 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXMSGABTIE                 UCPD\_IMR\_TXMSGABTIE\_Msk              }}
\DoxyCodeLine{12301 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTDISCIE\_Pos             (4U)}}
\DoxyCodeLine{12302 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTDISCIE\_Msk             (0x1UL << UCPD\_IMR\_HRSTDISCIE\_Pos)   }}
\DoxyCodeLine{12303 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTDISCIE                 UCPD\_IMR\_HRSTDISCIE\_Msk              }}
\DoxyCodeLine{12304 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTSENTIE\_Pos             (5U)}}
\DoxyCodeLine{12305 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTSENTIE\_Msk             (0x1UL << UCPD\_IMR\_HRSTSENTIE\_Pos)   }}
\DoxyCodeLine{12306 \textcolor{preprocessor}{\#define UCPD\_IMR\_HRSTSENTIE                 UCPD\_IMR\_HRSTSENTIE\_Msk              }}
\DoxyCodeLine{12307 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXUNDIE\_Pos                (6U)}}
\DoxyCodeLine{12308 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXUNDIE\_Msk                (0x1UL << UCPD\_IMR\_TXUNDIE\_Pos)      }}
\DoxyCodeLine{12309 \textcolor{preprocessor}{\#define UCPD\_IMR\_TXUNDIE                    UCPD\_IMR\_TXUNDIE\_Msk                 }}
\DoxyCodeLine{12310 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXNEIE\_Pos                 (8U)}}
\DoxyCodeLine{12311 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXNEIE\_Msk                 (0x1UL << UCPD\_IMR\_RXNEIE\_Pos)       }}
\DoxyCodeLine{12312 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXNEIE                     UCPD\_IMR\_RXNEIE\_Msk                  }}
\DoxyCodeLine{12313 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXORDDETIE\_Pos             (9U)}}
\DoxyCodeLine{12314 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXORDDETIE\_Msk             (0x1UL << UCPD\_IMR\_RXORDDETIE\_Pos)   }}
\DoxyCodeLine{12315 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXORDDETIE                 UCPD\_IMR\_RXORDDETIE\_Msk              }}
\DoxyCodeLine{12316 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXHRSTDETIE\_Pos            (10U)}}
\DoxyCodeLine{12317 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXHRSTDETIE\_Msk            (0x1UL << UCPD\_IMR\_RXHRSTDETIE\_Pos)  }}
\DoxyCodeLine{12318 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXHRSTDETIE                UCPD\_IMR\_RXHRSTDETIE\_Msk             }}
\DoxyCodeLine{12319 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXOVRIE\_Pos                (11U)}}
\DoxyCodeLine{12320 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXOVRIE\_Msk                (0x1UL << UCPD\_IMR\_RXOVRIE\_Pos)      }}
\DoxyCodeLine{12321 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXOVRIE                    UCPD\_IMR\_RXOVRIE\_Msk                 }}
\DoxyCodeLine{12322 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXMSGENDIE\_Pos             (12U)}}
\DoxyCodeLine{12323 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXMSGENDIE\_Msk             (0x1UL << UCPD\_IMR\_RXMSGENDIE\_Pos)   }}
\DoxyCodeLine{12324 \textcolor{preprocessor}{\#define UCPD\_IMR\_RXMSGENDIE                 UCPD\_IMR\_RXMSGENDIE\_Msk              }}
\DoxyCodeLine{12325 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT1IE\_Pos            (14U)}}
\DoxyCodeLine{12326 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT1IE\_Msk            (0x1UL << UCPD\_IMR\_TYPECEVT1IE\_Pos)  }}
\DoxyCodeLine{12327 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT1IE                UCPD\_IMR\_TYPECEVT1IE\_Msk             }}
\DoxyCodeLine{12328 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT2IE\_Pos            (15U)}}
\DoxyCodeLine{12329 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT2IE\_Msk            (0x1UL << UCPD\_IMR\_TYPECEVT2IE\_Pos)  }}
\DoxyCodeLine{12330 \textcolor{preprocessor}{\#define UCPD\_IMR\_TYPECEVT2IE                UCPD\_IMR\_TYPECEVT2IE\_Msk             }}
\DoxyCodeLine{12331 \textcolor{preprocessor}{\#define UCPD\_IMR\_FRSEVTIE\_Pos               (20U)}}
\DoxyCodeLine{12332 \textcolor{preprocessor}{\#define UCPD\_IMR\_FRSEVTIE\_Msk               (0x1UL << UCPD\_IMR\_FRSEVTIE\_Pos)     }}
\DoxyCodeLine{12333 \textcolor{preprocessor}{\#define UCPD\_IMR\_FRSEVTIE                   UCPD\_IMR\_FRSEVTIE\_Msk                }}
\DoxyCodeLine{12335 \textcolor{comment}{/********************  Bits definition for UCPD\_SR register  ********************/}}
\DoxyCodeLine{12336 \textcolor{preprocessor}{\#define UCPD\_SR\_TXIS\_Pos                    (0U)}}
\DoxyCodeLine{12337 \textcolor{preprocessor}{\#define UCPD\_SR\_TXIS\_Msk                    (0x1UL << UCPD\_SR\_TXIS\_Pos)          }}
\DoxyCodeLine{12338 \textcolor{preprocessor}{\#define UCPD\_SR\_TXIS                        UCPD\_SR\_TXIS\_Msk                     }}
\DoxyCodeLine{12339 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGDISC\_Pos               (1U)}}
\DoxyCodeLine{12340 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGDISC\_Msk               (0x1UL << UCPD\_SR\_TXMSGDISC\_Pos)     }}
\DoxyCodeLine{12341 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGDISC                   UCPD\_SR\_TXMSGDISC\_Msk                }}
\DoxyCodeLine{12342 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGSENT\_Pos               (2U)}}
\DoxyCodeLine{12343 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGSENT\_Msk               (0x1UL << UCPD\_SR\_TXMSGSENT\_Pos)     }}
\DoxyCodeLine{12344 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGSENT                   UCPD\_SR\_TXMSGSENT\_Msk                }}
\DoxyCodeLine{12345 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGABT\_Pos                (3U)}}
\DoxyCodeLine{12346 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGABT\_Msk                (0x1UL << UCPD\_SR\_TXMSGABT\_Pos)      }}
\DoxyCodeLine{12347 \textcolor{preprocessor}{\#define UCPD\_SR\_TXMSGABT                    UCPD\_SR\_TXMSGABT\_Msk                 }}
\DoxyCodeLine{12348 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTDISC\_Pos                (4U)}}
\DoxyCodeLine{12349 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTDISC\_Msk                (0x1UL << UCPD\_SR\_HRSTDISC\_Pos)      }}
\DoxyCodeLine{12350 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTDISC                    UCPD\_SR\_HRSTDISC\_Msk                 }}
\DoxyCodeLine{12351 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTSENT\_Pos                (5U)}}
\DoxyCodeLine{12352 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTSENT\_Msk                (0x1UL << UCPD\_SR\_HRSTSENT\_Pos)      }}
\DoxyCodeLine{12353 \textcolor{preprocessor}{\#define UCPD\_SR\_HRSTSENT                    UCPD\_SR\_HRSTSENT\_Msk                 }}
\DoxyCodeLine{12354 \textcolor{preprocessor}{\#define UCPD\_SR\_TXUND\_Pos                   (6U)}}
\DoxyCodeLine{12355 \textcolor{preprocessor}{\#define UCPD\_SR\_TXUND\_Msk                   (0x1UL << UCPD\_SR\_TXUND\_Pos)         }}
\DoxyCodeLine{12356 \textcolor{preprocessor}{\#define UCPD\_SR\_TXUND                       UCPD\_SR\_TXUND\_Msk                    }}
\DoxyCodeLine{12357 \textcolor{preprocessor}{\#define UCPD\_SR\_RXNE\_Pos                    (8U)}}
\DoxyCodeLine{12358 \textcolor{preprocessor}{\#define UCPD\_SR\_RXNE\_Msk                    (0x1UL << UCPD\_SR\_RXNE\_Pos)          }}
\DoxyCodeLine{12359 \textcolor{preprocessor}{\#define UCPD\_SR\_RXNE                        UCPD\_SR\_RXNE\_Msk                     }}
\DoxyCodeLine{12360 \textcolor{preprocessor}{\#define UCPD\_SR\_RXORDDET\_Pos                (9U)}}
\DoxyCodeLine{12361 \textcolor{preprocessor}{\#define UCPD\_SR\_RXORDDET\_Msk                (0x1UL << UCPD\_SR\_RXORDDET\_Pos)      }}
\DoxyCodeLine{12362 \textcolor{preprocessor}{\#define UCPD\_SR\_RXORDDET                    UCPD\_SR\_RXORDDET\_Msk                 }}
\DoxyCodeLine{12363 \textcolor{preprocessor}{\#define UCPD\_SR\_RXHRSTDET\_Pos               (10U)}}
\DoxyCodeLine{12364 \textcolor{preprocessor}{\#define UCPD\_SR\_RXHRSTDET\_Msk               (0x1UL << UCPD\_SR\_RXHRSTDET\_Pos)     }}
\DoxyCodeLine{12365 \textcolor{preprocessor}{\#define UCPD\_SR\_RXHRSTDET                   UCPD\_SR\_RXHRSTDET\_Msk                }}
\DoxyCodeLine{12366 \textcolor{preprocessor}{\#define UCPD\_SR\_RXOVR\_Pos                   (11U)}}
\DoxyCodeLine{12367 \textcolor{preprocessor}{\#define UCPD\_SR\_RXOVR\_Msk                   (0x1UL << UCPD\_SR\_RXOVR\_Pos)         }}
\DoxyCodeLine{12368 \textcolor{preprocessor}{\#define UCPD\_SR\_RXOVR                       UCPD\_SR\_RXOVR\_Msk                    }}
\DoxyCodeLine{12369 \textcolor{preprocessor}{\#define UCPD\_SR\_RXMSGEND\_Pos                (12U)}}
\DoxyCodeLine{12370 \textcolor{preprocessor}{\#define UCPD\_SR\_RXMSGEND\_Msk                (0x1UL << UCPD\_SR\_RXMSGEND\_Pos)      }}
\DoxyCodeLine{12371 \textcolor{preprocessor}{\#define UCPD\_SR\_RXMSGEND                    UCPD\_SR\_RXMSGEND\_Msk                 }}
\DoxyCodeLine{12372 \textcolor{preprocessor}{\#define UCPD\_SR\_RXERR\_Pos                   (13U)}}
\DoxyCodeLine{12373 \textcolor{preprocessor}{\#define UCPD\_SR\_RXERR\_Msk                   (0x1UL << UCPD\_SR\_RXERR\_Pos)         }}
\DoxyCodeLine{12374 \textcolor{preprocessor}{\#define UCPD\_SR\_RXERR                       UCPD\_SR\_RXERR\_Msk                    }}
\DoxyCodeLine{12375 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT1\_Pos               (14U)}}
\DoxyCodeLine{12376 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT1\_Msk               (0x1UL << UCPD\_SR\_TYPECEVT1\_Pos)     }}
\DoxyCodeLine{12377 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT1                   UCPD\_SR\_TYPECEVT1\_Msk                }}
\DoxyCodeLine{12378 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT2\_Pos               (15U)}}
\DoxyCodeLine{12379 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT2\_Msk               (0x1UL << UCPD\_SR\_TYPECEVT2\_Pos)     }}
\DoxyCodeLine{12380 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPECEVT2                   UCPD\_SR\_TYPECEVT2\_Msk                }}
\DoxyCodeLine{12381 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos        (16U)}}
\DoxyCodeLine{12382 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk        (0x3UL << UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{12383 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1            UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Msk           }}
\DoxyCodeLine{12384 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_0          (0x1UL << UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{12385 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC1\_1          (0x2UL << UCPD\_SR\_TYPEC\_VSTATE\_CC1\_Pos)}}
\DoxyCodeLine{12386 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos        (18U)}}
\DoxyCodeLine{12387 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk        (0x3UL << UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{12388 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2            UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Msk           }}
\DoxyCodeLine{12389 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_0          (0x1UL << UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{12390 \textcolor{preprocessor}{\#define UCPD\_SR\_TYPEC\_VSTATE\_CC2\_1          (0x2UL << UCPD\_SR\_TYPEC\_VSTATE\_CC2\_Pos)}}
\DoxyCodeLine{12391 \textcolor{preprocessor}{\#define UCPD\_SR\_FRSEVT\_Pos                  (20U)}}
\DoxyCodeLine{12392 \textcolor{preprocessor}{\#define UCPD\_SR\_FRSEVT\_Msk                  (0x1UL << UCPD\_SR\_FRSEVT\_Pos)        }}
\DoxyCodeLine{12393 \textcolor{preprocessor}{\#define UCPD\_SR\_FRSEVT                      UCPD\_SR\_FRSEVT\_Msk                   }}
\DoxyCodeLine{12395 \textcolor{comment}{/********************  Bits definition for UCPD\_ICR register  *******************/}}
\DoxyCodeLine{12396 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGDISCCF\_Pos            (1U)}}
\DoxyCodeLine{12397 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGDISCCF\_Msk            (0x1UL << UCPD\_ICR\_TXMSGDISCCF\_Pos)  }}
\DoxyCodeLine{12398 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGDISCCF                UCPD\_ICR\_TXMSGDISCCF\_Msk             }}
\DoxyCodeLine{12399 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGSENTCF\_Pos            (2U)}}
\DoxyCodeLine{12400 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGSENTCF\_Msk            (0x1UL << UCPD\_ICR\_TXMSGSENTCF\_Pos)  }}
\DoxyCodeLine{12401 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGSENTCF                UCPD\_ICR\_TXMSGSENTCF\_Msk             }}
\DoxyCodeLine{12402 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGABTCF\_Pos             (3U)}}
\DoxyCodeLine{12403 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGABTCF\_Msk             (0x1UL << UCPD\_ICR\_TXMSGABTCF\_Pos)   }}
\DoxyCodeLine{12404 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXMSGABTCF                 UCPD\_ICR\_TXMSGABTCF\_Msk              }}
\DoxyCodeLine{12405 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTDISCCF\_Pos             (4U)}}
\DoxyCodeLine{12406 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTDISCCF\_Msk             (0x1UL << UCPD\_ICR\_HRSTDISCCF\_Pos)   }}
\DoxyCodeLine{12407 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTDISCCF                 UCPD\_ICR\_HRSTDISCCF\_Msk              }}
\DoxyCodeLine{12408 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTSENTCF\_Pos             (5U)}}
\DoxyCodeLine{12409 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTSENTCF\_Msk             (0x1UL << UCPD\_ICR\_HRSTSENTCF\_Pos)   }}
\DoxyCodeLine{12410 \textcolor{preprocessor}{\#define UCPD\_ICR\_HRSTSENTCF                 UCPD\_ICR\_HRSTSENTCF\_Msk              }}
\DoxyCodeLine{12411 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXUNDCF\_Pos                (6U)}}
\DoxyCodeLine{12412 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXUNDCF\_Msk                (0x1UL << UCPD\_ICR\_TXUNDCF\_Pos)      }}
\DoxyCodeLine{12413 \textcolor{preprocessor}{\#define UCPD\_ICR\_TXUNDCF                    UCPD\_ICR\_TXUNDCF\_Msk                 }}
\DoxyCodeLine{12414 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXORDDETCF\_Pos             (9U)}}
\DoxyCodeLine{12415 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXORDDETCF\_Msk             (0x1UL << UCPD\_ICR\_RXORDDETCF\_Pos)   }}
\DoxyCodeLine{12416 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXORDDETCF                 UCPD\_ICR\_RXORDDETCF\_Msk              }}
\DoxyCodeLine{12417 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXHRSTDETCF\_Pos            (10U)}}
\DoxyCodeLine{12418 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXHRSTDETCF\_Msk            (0x1UL << UCPD\_ICR\_RXHRSTDETCF\_Pos)  }}
\DoxyCodeLine{12419 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXHRSTDETCF                UCPD\_ICR\_RXHRSTDETCF\_Msk             }}
\DoxyCodeLine{12420 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXOVRCF\_Pos                (11U)}}
\DoxyCodeLine{12421 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXOVRCF\_Msk                (0x1UL << UCPD\_ICR\_RXOVRCF\_Pos)      }}
\DoxyCodeLine{12422 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXOVRCF                    UCPD\_ICR\_RXOVRCF\_Msk                 }}
\DoxyCodeLine{12423 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXMSGENDCF\_Pos             (12U)}}
\DoxyCodeLine{12424 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXMSGENDCF\_Msk             (0x1UL << UCPD\_ICR\_RXMSGENDCF\_Pos)   }}
\DoxyCodeLine{12425 \textcolor{preprocessor}{\#define UCPD\_ICR\_RXMSGENDCF                 UCPD\_ICR\_RXMSGENDCF\_Msk              }}
\DoxyCodeLine{12426 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT1CF\_Pos            (14U)}}
\DoxyCodeLine{12427 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT1CF\_Msk            (0x1UL << UCPD\_ICR\_TYPECEVT1CF\_Pos)  }}
\DoxyCodeLine{12428 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT1CF                UCPD\_ICR\_TYPECEVT1CF\_Msk             }}
\DoxyCodeLine{12429 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT2CF\_Pos            (15U)}}
\DoxyCodeLine{12430 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT2CF\_Msk            (0x1UL << UCPD\_ICR\_TYPECEVT2CF\_Pos)  }}
\DoxyCodeLine{12431 \textcolor{preprocessor}{\#define UCPD\_ICR\_TYPECEVT2CF                UCPD\_ICR\_TYPECEVT2CF\_Msk             }}
\DoxyCodeLine{12432 \textcolor{preprocessor}{\#define UCPD\_ICR\_FRSEVTCF\_Pos               (20U)}}
\DoxyCodeLine{12433 \textcolor{preprocessor}{\#define UCPD\_ICR\_FRSEVTCF\_Msk               (0x1UL << UCPD\_ICR\_FRSEVTCF\_Pos)     }}
\DoxyCodeLine{12434 \textcolor{preprocessor}{\#define UCPD\_ICR\_FRSEVTCF                   UCPD\_ICR\_FRSEVTCF\_Msk                }}
\DoxyCodeLine{12436 \textcolor{comment}{/********************  Bits definition for UCPD\_TXORDSET register  **************/}}
\DoxyCodeLine{12437 \textcolor{preprocessor}{\#define UCPD\_TX\_ORDSET\_TXORDSET\_Pos         (0U)}}
\DoxyCodeLine{12438 \textcolor{preprocessor}{\#define UCPD\_TX\_ORDSET\_TXORDSET\_Msk         (0xFFFFFUL << UCPD\_TX\_ORDSET\_TXORDSET\_Pos)}}
\DoxyCodeLine{12439 \textcolor{preprocessor}{\#define UCPD\_TX\_ORDSET\_TXORDSET             UCPD\_TX\_ORDSET\_TXORDSET\_Msk               }}
\DoxyCodeLine{12441 \textcolor{comment}{/********************  Bits definition for UCPD\_TXPAYSZ register  ****************/}}
\DoxyCodeLine{12442 \textcolor{preprocessor}{\#define UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos           (0U)}}
\DoxyCodeLine{12443 \textcolor{preprocessor}{\#define UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk           (0x3FFUL << UCPD\_TX\_PAYSZ\_TXPAYSZ\_Pos)}}
\DoxyCodeLine{12444 \textcolor{preprocessor}{\#define UCPD\_TX\_PAYSZ\_TXPAYSZ               UCPD\_TX\_PAYSZ\_TXPAYSZ\_Msk             }}
\DoxyCodeLine{12446 \textcolor{comment}{/********************  Bits definition for UCPD\_TXDR register  *******************/}}
\DoxyCodeLine{12447 \textcolor{preprocessor}{\#define UCPD\_TXDR\_TXDATA\_Pos                (0U)}}
\DoxyCodeLine{12448 \textcolor{preprocessor}{\#define UCPD\_TXDR\_TXDATA\_Msk                 (0xFFUL << UCPD\_TXDR\_TXDATA\_Pos)     }}
\DoxyCodeLine{12449 \textcolor{preprocessor}{\#define UCPD\_TXDR\_TXDATA                    UCPD\_TXDR\_TXDATA\_Msk                  }}
\DoxyCodeLine{12451 \textcolor{comment}{/********************  Bits definition for UCPD\_RXORDSET register  **************/}}
\DoxyCodeLine{12452 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_Pos         (0U)}}
\DoxyCodeLine{12453 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_Msk         (0x7UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{12454 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET             UCPD\_RX\_ORDSET\_RXORDSET\_Msk            }}
\DoxyCodeLine{12455 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_0           (0x1UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{12456 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_1           (0x2UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{12457 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXORDSET\_2           (0x4UL << UCPD\_RX\_ORDSET\_RXORDSET\_Pos) }}
\DoxyCodeLine{12458 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos        (3U)}}
\DoxyCodeLine{12459 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk        (0x1UL << UCPD\_RX\_ORDSET\_RXSOP3OF4\_Pos)}}
\DoxyCodeLine{12460 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOP3OF4            UCPD\_RX\_ORDSET\_RXSOP3OF4\_Msk           }}
\DoxyCodeLine{12461 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos    (4U)}}
\DoxyCodeLine{12462 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk    (0x7UL << UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Pos)}}
\DoxyCodeLine{12463 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDSET\_RXSOPKINVALID        UCPD\_RX\_ORDSET\_RXSOPKINVALID\_Msk           }}
\DoxyCodeLine{12465 \textcolor{comment}{/********************  Bits definition for UCPD\_RXPAYSZ register  ****************/}}
\DoxyCodeLine{12466 \textcolor{preprocessor}{\#define UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos           (0U)}}
\DoxyCodeLine{12467 \textcolor{preprocessor}{\#define UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk           (0x3FFUL << UCPD\_RX\_PAYSZ\_RXPAYSZ\_Pos)}}
\DoxyCodeLine{12468 \textcolor{preprocessor}{\#define UCPD\_RX\_PAYSZ\_RXPAYSZ               UCPD\_RX\_PAYSZ\_RXPAYSZ\_Msk             }}
\DoxyCodeLine{12470 \textcolor{comment}{/********************  Bits definition for UCPD\_RXDR register  *******************/}}
\DoxyCodeLine{12471 \textcolor{preprocessor}{\#define UCPD\_RXDR\_RXDATA\_Pos                (0U)}}
\DoxyCodeLine{12472 \textcolor{preprocessor}{\#define UCPD\_RXDR\_RXDATA\_Msk                (0xFFUL << UCPD\_RXDR\_RXDATA\_Pos)     }}
\DoxyCodeLine{12473 \textcolor{preprocessor}{\#define UCPD\_RXDR\_RXDATA                    UCPD\_RXDR\_RXDATA\_Msk                 }}
\DoxyCodeLine{12475 \textcolor{comment}{/********************  Bits definition for UCPD\_RXORDEXT1 register  **************/}}
\DoxyCodeLine{12476 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos         (0U)}}
\DoxyCodeLine{12477 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk         (0xFFFFFUL << UCPD\_RX\_ORDEXT1\_RXSOPX1\_Pos)}}
\DoxyCodeLine{12478 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT1\_RXSOPX1             UCPD\_RX\_ORDEXT1\_RXSOPX1\_Msk               }}
\DoxyCodeLine{12480 \textcolor{comment}{/********************  Bits definition for UCPD\_RXORDEXT2 register  **************/}}
\DoxyCodeLine{12481 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos         (0U)}}
\DoxyCodeLine{12482 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk         (0xFFFFFUL << UCPD\_RX\_ORDEXT2\_RXSOPX2\_Pos)}}
\DoxyCodeLine{12483 \textcolor{preprocessor}{\#define UCPD\_RX\_ORDEXT2\_RXSOPX2             UCPD\_RX\_ORDEXT2\_RXSOPX2\_Msk               }}
\DoxyCodeLine{12485 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12486 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12487 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{12488 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12489 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12490 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{12491 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Pos           (0U)}}
\DoxyCodeLine{12492 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Msk           (0x7FUL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12493 \textcolor{preprocessor}{\#define WWDG\_CR\_T               WWDG\_CR\_T\_Msk                                  }}
\DoxyCodeLine{12494 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_0             (0x01UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12495 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_1             (0x02UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12496 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_2             (0x04UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12497 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_3             (0x08UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12498 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_4             (0x10UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12499 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_5             (0x20UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12500 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_6             (0x40UL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{12502 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Pos        (7U)}}
\DoxyCodeLine{12503 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Msk        (0x1UL << WWDG\_CR\_WDGA\_Pos)                    }}
\DoxyCodeLine{12504 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA            WWDG\_CR\_WDGA\_Msk                               }}
\DoxyCodeLine{12506 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{12507 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Pos          (0U)}}
\DoxyCodeLine{12508 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Msk          (0x7FUL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12509 \textcolor{preprocessor}{\#define WWDG\_CFR\_W              WWDG\_CFR\_W\_Msk                                 }}
\DoxyCodeLine{12510 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_0            (0x01UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12511 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_1            (0x02UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12512 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_2            (0x04UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12513 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_3            (0x08UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12514 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_4            (0x10UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12515 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_5            (0x20UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12516 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_6            (0x40UL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{12518 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Pos      (11U)}}
\DoxyCodeLine{12519 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Msk      (0x7UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{12520 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB          WWDG\_CFR\_WDGTB\_Msk                             }}
\DoxyCodeLine{12521 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_0        (0x1UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{12522 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_1        (0x2UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{12523 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_2        (0x4UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{12525 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Pos        (9U)}}
\DoxyCodeLine{12526 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Msk        (0x1UL << WWDG\_CFR\_EWI\_Pos)                    }}
\DoxyCodeLine{12527 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI            WWDG\_CFR\_EWI\_Msk                               }}
\DoxyCodeLine{12529 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{12530 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Pos        (0U)}}
\DoxyCodeLine{12531 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Msk        (0x1UL << WWDG\_SR\_EWIF\_Pos)                    }}
\DoxyCodeLine{12532 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF            WWDG\_SR\_EWIF\_Msk                               }}
\DoxyCodeLine{12546 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{12547 \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \(\backslash\)}}
\DoxyCodeLine{12548 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC2))}}
\DoxyCodeLine{12549 }
\DoxyCodeLine{12550 \textcolor{preprocessor}{\#define IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{12551 }
\DoxyCodeLine{12552 \textcolor{preprocessor}{\#define IS\_ADC\_COMMON\_INSTANCE(INSTANCE) ((INSTANCE) == ADC12\_COMMON)}}
\DoxyCodeLine{12553 }
\DoxyCodeLine{12554 }
\DoxyCodeLine{12555 \textcolor{comment}{/******************************** FDCAN Instances ******************************/}}
\DoxyCodeLine{12556 \textcolor{preprocessor}{\#define IS\_FDCAN\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN1)}}
\DoxyCodeLine{12557 }
\DoxyCodeLine{12558 \textcolor{preprocessor}{\#define IS\_FDCAN\_CONFIG\_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN\_CONFIG)}}
\DoxyCodeLine{12559 \textcolor{comment}{/******************************** COMP Instances ******************************/}}
\DoxyCodeLine{12560 \textcolor{preprocessor}{\#define IS\_COMP\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \(\backslash\)}}
\DoxyCodeLine{12561 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP2) || \(\backslash\)}}
\DoxyCodeLine{12562 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP3) || \(\backslash\)}}
\DoxyCodeLine{12563 \textcolor{preprocessor}{                                        ((INSTANCE) == COMP4))}}
\DoxyCodeLine{12564 }
\DoxyCodeLine{12565 \textcolor{comment}{/******************************* CORDIC Instances *****************************/}}
\DoxyCodeLine{12566 \textcolor{preprocessor}{\#define IS\_CORDIC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)}}
\DoxyCodeLine{12567 }
\DoxyCodeLine{12568 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{12569 \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{12570 }
\DoxyCodeLine{12571 \textcolor{comment}{/******************************* DAC Instances ********************************/}}
\DoxyCodeLine{12572 \textcolor{preprocessor}{\#define IS\_DAC\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DAC1) || \(\backslash\)}}
\DoxyCodeLine{12573 \textcolor{preprocessor}{                                       ((INSTANCE) == DAC3))}}
\DoxyCodeLine{12574 }
\DoxyCodeLine{12575 }
\DoxyCodeLine{12576 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{12577 \textcolor{preprocessor}{\#define IS\_DMA\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{12578 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{12579 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{12580 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{12581 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{12582 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{12583 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{12584 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{12585 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{12586 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{12587 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{12588 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Channel6))}}
\DoxyCodeLine{12589 }
\DoxyCodeLine{12590 \textcolor{preprocessor}{\#define IS\_DMA\_REQUEST\_GEN\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1\_RequestGenerator0) || \(\backslash\)}}
\DoxyCodeLine{12591 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator1) || \(\backslash\)}}
\DoxyCodeLine{12592 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator2) || \(\backslash\)}}
\DoxyCodeLine{12593 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator3))}}
\DoxyCodeLine{12594 }
\DoxyCodeLine{12595 \textcolor{comment}{/******************************* FMAC Instances *******************************/}}
\DoxyCodeLine{12596 \textcolor{preprocessor}{\#define IS\_FMAC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)}}
\DoxyCodeLine{12597 }
\DoxyCodeLine{12598 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{12599 \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{12600 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{12601 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{12602 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{12603 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{12604 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOF) || \(\backslash\)}}
\DoxyCodeLine{12605 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOG))}}
\DoxyCodeLine{12606 }
\DoxyCodeLine{12607 \textcolor{comment}{/******************************* GPIO AF Instances ****************************/}}
\DoxyCodeLine{12608 \textcolor{preprocessor}{\#define IS\_GPIO\_AF\_INSTANCE(INSTANCE)   IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{12609 }
\DoxyCodeLine{12610 \textcolor{comment}{/**************************** GPIO Lock Instances *****************************/}}
\DoxyCodeLine{12611 \textcolor{preprocessor}{\#define IS\_GPIO\_LOCK\_INSTANCE(INSTANCE) IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{12612 }
\DoxyCodeLine{12613 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{12614 \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{12615 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{12616 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3))}}
\DoxyCodeLine{12617 }
\DoxyCodeLine{12618 \textcolor{comment}{/****************** I2C Instances : wakeup capability from stop modes *********/}}
\DoxyCodeLine{12619 \textcolor{preprocessor}{\#define IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE) IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{12620 }
\DoxyCodeLine{12621 \textcolor{comment}{/****************************** OPAMP Instances *******************************/}}
\DoxyCodeLine{12622 \textcolor{preprocessor}{\#define IS\_OPAMP\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \(\backslash\)}}
\DoxyCodeLine{12623 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP2) || \(\backslash\)}}
\DoxyCodeLine{12624 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP3))}}
\DoxyCodeLine{12625 }
\DoxyCodeLine{12626 \textcolor{comment}{/******************************** PCD Instances *******************************/}}
\DoxyCodeLine{12627 \textcolor{preprocessor}{\#define IS\_PCD\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB)}}
\DoxyCodeLine{12628 }
\DoxyCodeLine{12629 }
\DoxyCodeLine{12630 \textcolor{comment}{/******************************* RNG Instances ********************************/}}
\DoxyCodeLine{12631 \textcolor{preprocessor}{\#define IS\_RNG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)}}
\DoxyCodeLine{12632 }
\DoxyCodeLine{12633 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{12634 \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{12635 }
\DoxyCodeLine{12636 \textcolor{preprocessor}{\#define IS\_TAMP\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == TAMP)}}
\DoxyCodeLine{12637 }
\DoxyCodeLine{12638 \textcolor{comment}{/****************************** SMBUS Instances *******************************/}}
\DoxyCodeLine{12639 \textcolor{preprocessor}{\#define IS\_SMBUS\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{12640 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{12641 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C3))}}
\DoxyCodeLine{12642 }
\DoxyCodeLine{12643 \textcolor{comment}{/******************************** SAI Instances *******************************/}}
\DoxyCodeLine{12644 \textcolor{preprocessor}{\#define IS\_SAI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SAI1\_Block\_A) || ((INSTANCE) == SAI1\_Block\_B))}}
\DoxyCodeLine{12645 }
\DoxyCodeLine{12646 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{12647 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{12648 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{12649 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3))}}
\DoxyCodeLine{12650 }
\DoxyCodeLine{12651 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{12652 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{12653 \textcolor{preprocessor}{                                            ((\_\_INSTANCE\_\_) == SPI3))}}
\DoxyCodeLine{12654 }
\DoxyCodeLine{12655 \textcolor{comment}{/****************** LPTIM Instances : All supported instances *****************/}}
\DoxyCodeLine{12656 \textcolor{preprocessor}{\#define IS\_LPTIM\_INSTANCE(INSTANCE)     ((INSTANCE) == LPTIM1)}}
\DoxyCodeLine{12657 }
\DoxyCodeLine{12658 \textcolor{comment}{/****************** LPTIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{12659 \textcolor{preprocessor}{\#define IS\_LPTIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)     ((INSTANCE) == LPTIM1)}}
\DoxyCodeLine{12660 }
\DoxyCodeLine{12661 \textcolor{comment}{/****************** LPTIM Instances : All supported instances *****************/}}
\DoxyCodeLine{12662 \textcolor{preprocessor}{\#define IS\_LPTIM\_ENCODER\_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)}}
\DoxyCodeLine{12663 }
\DoxyCodeLine{12664 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{12665 \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12666 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12667 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12668 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12669 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{12670 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{12671 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12672 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12673 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12674 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12675 }
\DoxyCodeLine{12676 \textcolor{comment}{/****************** TIM Instances : supporting 32 bits counter ****************/}}
\DoxyCodeLine{12677 }
\DoxyCodeLine{12678 \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE) ((INSTANCE) == TIM2)}}
\DoxyCodeLine{12679 }
\DoxyCodeLine{12680 \textcolor{comment}{/****************** TIM Instances : supporting the break function *************/}}
\DoxyCodeLine{12681 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{12682 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{12683 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{12684 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{12685 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12686 }
\DoxyCodeLine{12687 \textcolor{comment}{/************** TIM Instances : supporting Break source selection *************/}}
\DoxyCodeLine{12688 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12689 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12690 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12691 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12692 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12693 }
\DoxyCodeLine{12694 \textcolor{comment}{/****************** TIM Instances : supporting 2 break inputs *****************/}}
\DoxyCodeLine{12695 \textcolor{preprocessor}{\#define IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{12696 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12697 }
\DoxyCodeLine{12698 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{12699 \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12700 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12701 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12702 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12703 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12704 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12705 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12706 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12707 }
\DoxyCodeLine{12708 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{12709 \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12710 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12711 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12712 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12713 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12714 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12715 }
\DoxyCodeLine{12716 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{12717 \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12718 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12719 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12720 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12721 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12722 }
\DoxyCodeLine{12723 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{12724 \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12725 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12726 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12727 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12728 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12729 }
\DoxyCodeLine{12730 \textcolor{comment}{/****************** TIM Instances : at least 5 capture/compare channels *******/}}
\DoxyCodeLine{12731 \textcolor{preprocessor}{\#define IS\_TIM\_CC5\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12732 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12733 }
\DoxyCodeLine{12734 \textcolor{comment}{/****************** TIM Instances : at least 6 capture/compare channels *******/}}
\DoxyCodeLine{12735 \textcolor{preprocessor}{\#define IS\_TIM\_CC6\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12736 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12737 }
\DoxyCodeLine{12738 \textcolor{comment}{/************ TIM Instances : DMA requests generation (TIMx\_DIER.COMDE) *******/}}
\DoxyCodeLine{12739 \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12740 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12741 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12742 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12743 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12744 }
\DoxyCodeLine{12745 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (TIMx\_DIER.UDE) ***/}}
\DoxyCodeLine{12746 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12747 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12748 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12749 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12750 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{12751 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{12752 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12753 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12754 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12755 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12756 }
\DoxyCodeLine{12757 \textcolor{comment}{/************ TIM Instances : DMA requests generation (TIMx\_DIER.CCxDE) *******/}}
\DoxyCodeLine{12758 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12759 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12760 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12761 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12762 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12763 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12764 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12765 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12766 }
\DoxyCodeLine{12767 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{12768 \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12769 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12770 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12771 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12772 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12773 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12774 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12775 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12776 }
\DoxyCodeLine{12777 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{12778 \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{12779 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{12780 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{12781 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{12782 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{12783 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{12784 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{12785 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{12786 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12787 \textcolor{preprocessor}{     (((INSTANCE) == TIM2) \&\&                  \(\backslash\)}}
\DoxyCodeLine{12788 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{12789 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{12790 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{12791 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{12792 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12793 \textcolor{preprocessor}{     (((INSTANCE) == TIM3) \&\&                  \(\backslash\)}}
\DoxyCodeLine{12794 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{12795 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{12796 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{12797 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{12798 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12799 \textcolor{preprocessor}{     (((INSTANCE) == TIM4) \&\&                  \(\backslash\)}}
\DoxyCodeLine{12800 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{12801 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{12802 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{12803 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{12804 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12805 \textcolor{preprocessor}{     (((INSTANCE) == TIM8) \&\&                  \(\backslash\)}}
\DoxyCodeLine{12806 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{12807 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{12808 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{12809 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{12810 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{12811 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{12812 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12813 \textcolor{preprocessor}{     (((INSTANCE) == TIM15) \&\&                 \(\backslash\)}}
\DoxyCodeLine{12814 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{12815 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{12816 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12817 \textcolor{preprocessor}{     (((INSTANCE) == TIM16) \&\&                 \(\backslash\)}}
\DoxyCodeLine{12818 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{12819 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{12820 \textcolor{preprocessor}{     (((INSTANCE) == TIM17) \&\&                 \(\backslash\)}}
\DoxyCodeLine{12821 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{12822 }
\DoxyCodeLine{12823 \textcolor{comment}{/****************** TIM Instances : supporting complementary output(s) ********/}}
\DoxyCodeLine{12824 \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{12825 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{12826 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{12827 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{12828 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||           \(\backslash\)}}
\DoxyCodeLine{12829 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))            \(\backslash\)}}
\DoxyCodeLine{12830 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{12831 \textcolor{preprocessor}{    (((INSTANCE) == TIM8) \&\&                    \(\backslash\)}}
\DoxyCodeLine{12832 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{12833 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{12834 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||           \(\backslash\)}}
\DoxyCodeLine{12835 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))            \(\backslash\)}}
\DoxyCodeLine{12836 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{12837 \textcolor{preprocessor}{    (((INSTANCE) == TIM15) \&\&                   \(\backslash\)}}
\DoxyCodeLine{12838 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1))              \(\backslash\)}}
\DoxyCodeLine{12839 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{12840 \textcolor{preprocessor}{    (((INSTANCE) == TIM16) \&\&                   \(\backslash\)}}
\DoxyCodeLine{12841 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1))              \(\backslash\)}}
\DoxyCodeLine{12842 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{12843 \textcolor{preprocessor}{    (((INSTANCE) == TIM17) \&\&                   \(\backslash\)}}
\DoxyCodeLine{12844 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1)))}}
\DoxyCodeLine{12845 }
\DoxyCodeLine{12846 \textcolor{comment}{/****************** TIM Instances : supporting clock division *****************/}}
\DoxyCodeLine{12847 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{12848 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{12849 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{12850 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{12851 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{12852 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{12853 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{12854 \textcolor{preprocessor}{                                                    ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12855 }
\DoxyCodeLine{12856 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/}}
\DoxyCodeLine{12857 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{12858 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{12859 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{12860 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{12861 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12862 }
\DoxyCodeLine{12863 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/}}
\DoxyCodeLine{12864 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{12865 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{12866 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{12867 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{12868 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12869 }
\DoxyCodeLine{12870 \textcolor{comment}{/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/}}
\DoxyCodeLine{12871 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{12872 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{12873 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{12874 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{12875 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{12876 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12877 }
\DoxyCodeLine{12878 \textcolor{comment}{/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/}}
\DoxyCodeLine{12879 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{12880 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{12881 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{12882 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{12883 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{12884 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12885 }
\DoxyCodeLine{12886 \textcolor{comment}{/****************** TIM Instances : supporting combined 3-\/phase PWM mode ******/}}
\DoxyCodeLine{12887 \textcolor{preprocessor}{\#define IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12888 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12889 }
\DoxyCodeLine{12890 \textcolor{comment}{/****************** TIM Instances : supporting commutation event generation ***/}}
\DoxyCodeLine{12891 \textcolor{preprocessor}{\#define IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12892 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12893 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{12894 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{12895 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12896 }
\DoxyCodeLine{12897 \textcolor{comment}{/****************** TIM Instances : supporting counting mode selection ********/}}
\DoxyCodeLine{12898 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{12899 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{12900 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{12901 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{12902 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12903 }
\DoxyCodeLine{12904 \textcolor{comment}{/****************** TIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{12905 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12906 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12907 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12908 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12909 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12910 }
\DoxyCodeLine{12911 \textcolor{comment}{/****************** TIM Instances : supporting Hall sensor interface **********/}}
\DoxyCodeLine{12912 \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12913 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12914 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12915 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12916 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12917 \textcolor{preprocessor}{                                                         ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12918 }
\DoxyCodeLine{12919 \textcolor{comment}{/**************** TIM Instances : external trigger input available ************/}}
\DoxyCodeLine{12920 \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12921 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12922 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12923 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12924 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12925 }
\DoxyCodeLine{12926 \textcolor{comment}{/************* TIM Instances : supporting ETR source selection ***************/}}
\DoxyCodeLine{12927 \textcolor{preprocessor}{\#define IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12928 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12929 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12930 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12931 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12932 }
\DoxyCodeLine{12933 \textcolor{comment}{/****** TIM Instances : Master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{12934 \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12935 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12936 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12937 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12938 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM6)  || \(\backslash\)}}
\DoxyCodeLine{12939 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM7)  || \(\backslash\)}}
\DoxyCodeLine{12940 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{12941 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12942 }
\DoxyCodeLine{12943 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{12944 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12945 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12946 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12947 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12948 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{12949 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12950 }
\DoxyCodeLine{12951 \textcolor{comment}{/****************** TIM Instances : supporting OCxREF clear *******************/}}
\DoxyCodeLine{12952 \textcolor{preprocessor}{\#define IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{12953 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{12954 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{12955 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12956 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{12957 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{12958 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{12959 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12960 }
\DoxyCodeLine{12961 \textcolor{comment}{/****************** TIM Instances : supporting bitfield OCCS in SMCR register *******************/}}
\DoxyCodeLine{12962 \textcolor{preprocessor}{\#define IS\_TIM\_OCCS\_INSTANCE(INSTANCE)                (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12963 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12964 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12965 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{12966 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{12967 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{12968 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12969 }
\DoxyCodeLine{12970 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{12971 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12972 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{12973 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{12974 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{12975 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12976 }
\DoxyCodeLine{12977 \textcolor{comment}{/****************** TIM Instances : supporting repetition counter *************/}}
\DoxyCodeLine{12978 \textcolor{preprocessor}{\#define IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{12979 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{12980 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{12981 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{12982 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM17))}}
\DoxyCodeLine{12983 }
\DoxyCodeLine{12984 \textcolor{comment}{/****************** TIM Instances : supporting ADC triggering through TRGO2 ***/}}
\DoxyCodeLine{12985 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{12986 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{12987 }
\DoxyCodeLine{12988 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{12989 \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12990 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12991 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{12992 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{12993 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{12994 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15))}}
\DoxyCodeLine{12995 }
\DoxyCodeLine{12996 \textcolor{comment}{/******************* TIM Instances : Timer input selection ********************/}}
\DoxyCodeLine{12997 \textcolor{preprocessor}{\#define IS\_TIM\_TISEL\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{12998 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{12999 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{13000 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{13001 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{13002 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{13003 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{13004 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17))}}
\DoxyCodeLine{13005 }
\DoxyCodeLine{13006 \textcolor{comment}{/****************** TIM Instances : Advanced timer instances *******************/}}
\DoxyCodeLine{13007 \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{13008 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM8))}}
\DoxyCodeLine{13009 }
\DoxyCodeLine{13010 }
\DoxyCodeLine{13011 \textcolor{comment}{/****************** TIM Instances : supporting HSE/32 request instances *******************/}}
\DoxyCodeLine{13012 \textcolor{preprocessor}{\#define IS\_TIM\_HSE32\_INSTANCE(INSTANCE)         (((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{13013 \textcolor{preprocessor}{                                                 ((INSTANCE) == TIM17))}}
\DoxyCodeLine{13014 }
\DoxyCodeLine{13015 }
\DoxyCodeLine{13016 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{13017 \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13018 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13019 \textcolor{preprocessor}{                                     ((INSTANCE) == USART3))}}
\DoxyCodeLine{13020 }
\DoxyCodeLine{13021 \textcolor{comment}{/******************** UART Instances : Asynchronous mode **********************/}}
\DoxyCodeLine{13022 \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13023 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13024 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13025 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4))}}
\DoxyCodeLine{13026 }
\DoxyCodeLine{13027 \textcolor{comment}{/*********************** UART Instances : FIFO mode ***************************/}}
\DoxyCodeLine{13028 \textcolor{preprocessor}{\#define IS\_UART\_FIFO\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13029 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13030 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13031 \textcolor{preprocessor}{                                         ((INSTANCE) == UART4) || \(\backslash\)}}
\DoxyCodeLine{13032 \textcolor{preprocessor}{                                         ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{13033 }
\DoxyCodeLine{13034 \textcolor{comment}{/*********************** UART Instances : SPI Slave mode **********************/}}
\DoxyCodeLine{13035 \textcolor{preprocessor}{\#define IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13036 \textcolor{preprocessor}{                                              ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13037 \textcolor{preprocessor}{                                              ((INSTANCE) == USART3))}}
\DoxyCodeLine{13038 }
\DoxyCodeLine{13039 \textcolor{comment}{/****************** UART Instances : Auto Baud Rate detection ****************/}}
\DoxyCodeLine{13040 \textcolor{preprocessor}{\#define IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13041 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13042 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13043 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART4))}}
\DoxyCodeLine{13044 }
\DoxyCodeLine{13045 \textcolor{comment}{/****************** UART Instances : Driver Enable *****************/}}
\DoxyCodeLine{13046 \textcolor{preprocessor}{\#define IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE)     (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13047 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13048 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13049 \textcolor{preprocessor}{                                                      ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{13050 \textcolor{preprocessor}{                                                      ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{13051 }
\DoxyCodeLine{13052 \textcolor{comment}{/******************** UART Instances : Half-\/Duplex mode **********************/}}
\DoxyCodeLine{13053 \textcolor{preprocessor}{\#define IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13054 \textcolor{preprocessor}{                                                 ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13055 \textcolor{preprocessor}{                                                 ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13056 \textcolor{preprocessor}{                                                 ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{13057 \textcolor{preprocessor}{                                                 ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{13058 }
\DoxyCodeLine{13059 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{13060 \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13061 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13062 \textcolor{preprocessor}{                                           ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13063 \textcolor{preprocessor}{                                           ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{13064 \textcolor{preprocessor}{                                           ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{13065 }
\DoxyCodeLine{13066 \textcolor{comment}{/******************** UART Instances : LIN mode **********************/}}
\DoxyCodeLine{13067 \textcolor{preprocessor}{\#define IS\_UART\_LIN\_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13068 \textcolor{preprocessor}{                                          ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13069 \textcolor{preprocessor}{                                          ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13070 \textcolor{preprocessor}{                                          ((INSTANCE) == UART4))}}
\DoxyCodeLine{13071 }
\DoxyCodeLine{13072 \textcolor{comment}{/******************** UART Instances : Wake-\/up from Stop mode **********************/}}
\DoxyCodeLine{13073 \textcolor{preprocessor}{\#define IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE)   (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13074 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13075 \textcolor{preprocessor}{                                                      ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13076 \textcolor{preprocessor}{                                                      ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{13077 \textcolor{preprocessor}{                                                      ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{13078 }
\DoxyCodeLine{13079 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{13080 \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13081 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13082 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{13083 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4))}}
\DoxyCodeLine{13084 }
\DoxyCodeLine{13085 \textcolor{comment}{/********************* USART Instances : Smard card mode ***********************/}}
\DoxyCodeLine{13086 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{13087 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{13088 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3))}}
\DoxyCodeLine{13089 }
\DoxyCodeLine{13090 \textcolor{comment}{/******************** LPUART Instance *****************************************/}}
\DoxyCodeLine{13091 \textcolor{preprocessor}{\#define IS\_LPUART\_INSTANCE(INSTANCE)    ((INSTANCE) == LPUART1)}}
\DoxyCodeLine{13092 }
\DoxyCodeLine{13093 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{13094 \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)}}
\DoxyCodeLine{13095 }
\DoxyCodeLine{13096 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{13097 \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)}}
\DoxyCodeLine{13098 }
\DoxyCodeLine{13099 \textcolor{comment}{/****************************** UCPD Instances ********************************/}}
\DoxyCodeLine{13100 \textcolor{preprocessor}{\#define IS\_UCPD\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == UCPD1)}}
\DoxyCodeLine{13101 }
\DoxyCodeLine{13102 \textcolor{comment}{/******************************* USB Instances *******************************/}}
\DoxyCodeLine{13103 \textcolor{preprocessor}{\#define IS\_USB\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB)}}
\DoxyCodeLine{13104 }
\DoxyCodeLine{13110 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13111 \textcolor{comment}{/*  For a painless codes migration between the STM32G4xx device product       */}}
\DoxyCodeLine{13112 \textcolor{comment}{/*  lines, the aliases defined below are put in place to overcome the         */}}
\DoxyCodeLine{13113 \textcolor{comment}{/*  differences in the interrupt handlers and IRQn definitions.               */}}
\DoxyCodeLine{13114 \textcolor{comment}{/*  No need to update developed interrupt code when moving across             */}}
\DoxyCodeLine{13115 \textcolor{comment}{/*  product lines within the same STM32G4 Family                              */}}
\DoxyCodeLine{13116 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13117 }
\DoxyCodeLine{13118 \textcolor{comment}{/* Aliases for \_\_IRQn */}}
\DoxyCodeLine{13119 \textcolor{preprocessor}{\#define TIM7\_DAC\_IRQn     TIM7\_IRQn}}
\DoxyCodeLine{13120 \textcolor{preprocessor}{\#define COMP4\_5\_6\_IRQn    COMP4\_IRQn}}
\DoxyCodeLine{13121 }
\DoxyCodeLine{13122 \textcolor{comment}{/* Aliases for \_\_IRQHandler */}}
\DoxyCodeLine{13123 \textcolor{preprocessor}{\#define TIM7\_DAC\_IRQHandler     TIM7\_IRQHandler}}
\DoxyCodeLine{13124 \textcolor{preprocessor}{\#define COMP4\_5\_6\_IRQHandler    COMP4\_IRQHandler}}
\DoxyCodeLine{13125 }
\DoxyCodeLine{13126 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{13127 \}}
\DoxyCodeLine{13128 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{13129 }
\DoxyCodeLine{13130 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32G431xx\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{13131 }

\end{DoxyCode}
