// Seed: 1597311326
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output tri id_2,
    input tri id_3,
    output wire id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    input wand id_11,
    input tri0 id_12,
    output tri id_13,
    input uwire id_14
);
  wire id_16;
endmodule
module module_1 (
    inout tri id_0,
    output uwire id_1,
    output wand id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9
);
  wire id_11;
  module_0(
      id_0, id_2, id_1, id_9, id_8, id_1, id_8, id_6, id_3, id_8, id_3, id_9, id_6, id_0, id_7
  );
  assign id_1 = 1 * id_7;
endmodule
