01-15:19:23  INFO: logging file is: ./demo/cell_apr/outputs/c153\00_LOG_08_01_15.txt
01-15:19:23  INFO: ************Create Cell Apr: c153 Logger************
01-15:19:23  INFO: tech->layers: ['NW', 'AA', 'GT', 'SP', 'SN', 'CT', 'M1', 'V1', 'M2', 'BORDER', 'M1TXT', 'SUBTXT']
01-15:19:23  INFO: tech->rules: [GT_W : 180 nm, GT_S : 250 nm, GT_S_LAA_GT : 84 nm, GT_S_LGT_AA : 84 nm, GT_X_AA : 186 nm, AA_X_GT : 270 nm, AA_S : 238 nm, SP_X_AA : 152 nm, SN_X_AA : 152 nm, CT_W : 186 nm, CT_S : 212 nm, CT_S_AA : 144 nm, CT_S_GT : 140 nm, CT_E_NP : 102 nm, CT_E_AA : 70 nm, CT_E_GT : 70 nm, CT_E_M1 : 4 nm, CT_E_M1_END : 50 nm, M1_W : 194 nm, M1_S : 194 nm, M2_W : 238 nm, M2_S : 238 nm]
01-15:19:23  INFO: tech->Load tech files of tech:c153 sucessfully
01-15:19:23  INFO: ascell-> Begin processing techc153 @ Fri Aug  1 15:19:23 2025
01-15:19:23  INFO: c153, (DFBFB1, 40 devices), 40 devices
01-15:19:23  INFO: -----    DFBFB1:      ff False False undef
01-15:19:23  INFO: 1. clock pattern: pattern: CLK1 in DFBFB1: clk
01-15:19:23  INFO: 2. inputs inv pattern: pattern: INV in DFBFB1: ininv_RN_0
01-15:19:23  INFO: 3. output pattern: pattern: INV in DFBFB1: out_QN
01-15:19:23  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q
01-15:19:23  INFO: 3. output pattern: pattern: INV in DFBFB1: out_Q_2
01-15:19:23  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFBFB1: cross1
01-15:19:24  INFO: 5.2  back track 1 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross1
01-15:19:24  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFBFB1: cross2
01-15:19:24  INFO: 5.4  back track 2 pattern: pattern: BACKTRACK3_1 in DFBFB1: cross2
01-15:19:24  INFO:  ## |    N_6    CKN    VDD ||    VDD    N_6    N_4 | ## |    VDD      D   N_14 ||   N_14    N_6    N_5 ||    N_5    N_4   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_5   N_16 ||   N_16   N_10    N_7 ||    N_7     SN    VDD | ## |    VDD    N_7   N_17 ||   N_17    N_4    N_8 ||    N_8    N_6   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 ||    N_9     SN    VDD | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
01-15:19:24  INFO:  ## |    N_6    CKN    VSS ||    VSS    N_6    N_4 | ## |    VSS      D   N_26 ||   N_26    N_4    N_5 ||    N_5    N_6   N_27 ||   N_27    N_7    VSS | ## |   N_23    N_5    N_7 ||    N_7   N_10   N_23 ||   N_23     SN    VSS | ## |    VSS    N_7   N_28 ||   N_28    N_6    N_8 ||    N_8    N_4   N_29 ||   N_29    N_9    VSS | ## |   N_21    N_8    N_9 ||    N_9   N_10   N_21 ||   N_21     SN    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
01-15:19:25  INFO: c153, (DFCFB1, 36 devices), 36 devices
01-15:19:25  INFO: -----    DFCFB1:      ff False False undef
01-15:19:25  INFO: 1. clock pattern: pattern: CLK1 in DFCFB1: clk
01-15:19:25  INFO: 2. inputs inv pattern: pattern: INV in DFCFB1: ininv_RN_0
01-15:19:25  INFO: 3. output pattern: pattern: INV in DFCFB1: out_QN
01-15:19:25  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q
01-15:19:25  INFO: 3. output pattern: pattern: INV in DFCFB1: out_Q_2
01-15:19:25  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFB1: cross1
01-15:19:25  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross1
01-15:19:25  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFB1: cross2
01-15:19:25  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFB1: cross2
01-15:19:25  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_21 ||   N_21    N_4    N_6 ||    N_6    N_5   N_22 ||   N_22    N_7    VDD | ## |    VDD    N_6   N_23 ||   N_23   N_10    N_7 | ## |    VDD    N_7   N_24 ||   N_24    N_5    N_8 ||    N_8    N_4   N_25 ||   N_25    N_9    VDD | ## |    VDD    N_8   N_26 ||   N_26   N_10    N_9 | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
01-15:19:25  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_14 ||   N_14    N_5    N_6 ||    N_6    N_4   N_15 ||   N_15    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_16 ||   N_16    N_4    N_8 ||    N_8    N_5   N_17 ||   N_17    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
01-15:19:27  INFO: c153, (DFCFQ1, 34 devices), 34 devices
01-15:19:27  INFO: -----    DFCFQ1:      ff False False undef
01-15:19:27  INFO: 1. clock pattern: pattern: CLK1 in DFCFQ1: clk
01-15:19:27  INFO: 2. inputs inv pattern: pattern: INV in DFCFQ1: ininv_RN_0
01-15:19:27  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q
01-15:19:27  INFO: 3. output pattern: pattern: INV in DFCFQ1: out_Q_2
01-15:19:27  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCFQ1: cross1
01-15:19:27  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross1
01-15:19:27  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCFQ1: cross2
01-15:19:27  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCFQ1: cross2
01-15:19:27  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_20 ||   N_20    N_4    N_6 ||    N_6    N_5   N_21 ||   N_21    N_7    VDD | ## |    VDD    N_6   N_22 ||   N_22   N_10    N_7 | ## |    VDD    N_7   N_23 ||   N_23    N_5    N_8 ||    N_8    N_4   N_24 ||   N_24    N_9    VDD | ## |    VDD    N_8   N_25 ||   N_25   N_10    N_9 | ## |    VDD     RN   N_10 | ## |   N_11    N_9    VDD ||    VDD   N_11      Q |
01-15:19:27  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_13 ||   N_13    N_5    N_6 ||    N_6    N_4   N_14 ||   N_14    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_15 ||   N_15    N_4    N_8 ||    N_8    N_5   N_16 ||   N_16    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |    VSS     RN   N_10 | ## |   N_11    N_9    VSS ||    VSS   N_11      Q |
01-15:19:29  INFO: c153, (DFCRB1, 36 devices), 36 devices
01-15:19:29  INFO: -----    DFCRB1:      ff False False undef
01-15:19:29  INFO: 1. clock pattern: pattern: CLK1 in DFCRB1: clk
01-15:19:29  INFO: 2. inputs inv pattern: pattern: INV in DFCRB1: ininv_RN_0
01-15:19:29  INFO: 3. output pattern: pattern: INV in DFCRB1: out_QN
01-15:19:29  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q
01-15:19:29  INFO: 3. output pattern: pattern: INV in DFCRB1: out_Q_2
01-15:19:29  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRB1: cross1
01-15:19:30  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross1
01-15:19:30  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRB1: cross2
01-15:19:30  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRB1: cross2
01-15:19:30  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    VDD      D   N_14 ||   N_14    N_4    N_6 ||    N_6    N_5   N_15 ||   N_15    N_7    VDD | ## |    VDD    N_6   N_16 ||   N_16   N_10    N_7 | ## |    VDD    N_7   N_17 ||   N_17    N_5    N_8 ||    N_8    N_4   N_18 ||   N_18    N_9    VDD | ## |    VDD    N_8   N_19 ||   N_19   N_10    N_9 | ## |   N_10     RN    VDD ||    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
01-15:19:30  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    VSS      D   N_23 ||   N_23    N_5    N_6 ||    N_6    N_4   N_24 ||   N_24    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_25 ||   N_25    N_4    N_8 ||    N_8    N_5   N_26 ||   N_26    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |   N_10     RN    VSS ||    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
01-15:19:31  INFO: c153, (DFCRN1, 32 devices), 32 devices
01-15:19:31  INFO: -----    DFCRN1:      ff False False undef
01-15:19:31  INFO: 1. clock pattern: pattern: CLK1 in DFCRN1: clk
01-15:19:31  INFO: 2. inputs inv pattern: pattern: INV in DFCRN1: ininv_RN_0
01-15:19:31  INFO: 3. output pattern: pattern: INV in DFCRN1: out_QN
01-15:19:32  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRN1: cross1
01-15:19:32  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRN1: cross1
01-15:19:32  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRN1: cross2
01-15:19:32  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRN1: cross2
01-15:19:32  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    VDD      D   N_12 ||   N_12    N_4    N_6 ||    N_6    N_5   N_13 ||   N_13    N_7    VDD | ## |    VDD    N_6   N_14 ||   N_14   N_10    N_7 | ## |    VDD    N_7   N_15 ||   N_15    N_5    N_8 ||    N_8    N_4   N_16 ||   N_16    N_9    VDD | ## |    VDD    N_8   N_17 ||   N_17   N_10    N_9 | ## |     QN    N_9    VDD ||    VDD     RN   N_10 |
01-15:19:32  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    VSS      D   N_31 ||   N_31    N_5    N_6 ||    N_6    N_4   N_32 ||   N_32    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7   N_10    VSS | ## |    VSS    N_7   N_33 ||   N_33    N_4    N_8 ||    N_8    N_5   N_34 ||   N_34    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9   N_10    VSS | ## |     QN    N_9    VSS ||    VSS     RN   N_10 |
01-15:19:34  INFO: c153, (DFCRQ1, 34 devices), 34 devices
01-15:19:34  INFO: -----    DFCRQ1:      ff False False undef
01-15:19:34  INFO: 1. clock pattern: pattern: CLK1 in DFCRQ1: clk
01-15:19:34  INFO: 2. inputs inv pattern: pattern: INV in DFCRQ1: ininv_RN_0
01-15:19:34  INFO: 3. output pattern: pattern: LOGIC2_NOR2 in DFCRQ1: out_Q
01-15:19:34  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFCRQ1: cross1
01-15:19:34  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NOR2 in DFCRQ1: cross1
01-15:19:34  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFCRQ1: cross2
01-15:19:34  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NOR2 in DFCRQ1: cross2
01-15:19:34  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    VDD      D   N_12 ||   N_12    N_4    N_6 ||    N_6    N_5   N_13 ||   N_13    N_7    VDD | ## |    VDD    N_6   N_14 ||   N_14    N_3    N_7 | ## |    VDD    N_7   N_15 ||   N_15    N_5    N_8 ||    N_8    N_4   N_16 ||   N_16    N_9    VDD | ## |    VDD    N_8   N_17 ||   N_17    N_3    N_9 | ## |      Q    N_3   N_18 ||   N_18    N_8    VDD ||    VDD     RN    N_3 |
01-15:19:34  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    VSS      D   N_32 ||   N_32    N_5    N_6 ||    N_6    N_4   N_33 ||   N_33    N_7    VSS | ## |    VSS    N_6    N_7 ||    N_7    N_3    VSS | ## |    VSS    N_7   N_34 ||   N_34    N_4    N_8 ||    N_8    N_5   N_35 ||   N_35    N_9    VSS | ## |    VSS    N_8    N_9 ||    N_9    N_3    VSS | ## |    VSS    N_3      Q ||      Q    N_8    VSS ||    VSS     RN    N_3 |
01-15:19:36  INFO: c153, (DFNFB1, 28 devices), 28 devices
01-15:19:36  INFO: -----    DFNFB1:      ff False False undef
01-15:19:36  INFO: 1. clock pattern: pattern: CLK1 in DFNFB1: clk
01-15:19:36  INFO: 3. output pattern: pattern: INV in DFNFB1: out_QN
01-15:19:36  INFO: 3. output pattern: pattern: INV in DFNFB1: out_Q
01-15:19:36  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNFB1: cross1
01-15:19:36  INFO: 5.2  back track 1 pattern: pattern: INV in DFNFB1: cross1
01-15:19:36  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNFB1: cross2
01-15:19:36  INFO: 5.4  back track 2 pattern: pattern: INV in DFNFB1: cross2
01-15:19:36  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_12 ||   N_12    N_4    N_6 ||    N_6    N_5   N_13 ||   N_13    N_7    VDD | ## |    VDD    N_6    N_7 | ## |    VDD    N_7   N_14 ||   N_14    N_5    N_8 ||    N_8    N_4   N_15 ||   N_15    N_9    VDD | ## |    VDD    N_8    N_9 | ## |      Q    N_8    VDD ||    VDD    N_9     QN |
01-15:19:36  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_28 ||   N_28    N_5    N_6 ||    N_6    N_4   N_29 ||   N_29    N_7    VSS | ## |    VSS    N_6    N_7 | ## |    VSS    N_7   N_30 ||   N_30    N_4    N_8 ||    N_8    N_5   N_31 ||   N_31    N_9    VSS | ## |    VSS    N_8    N_9 | ## |      Q    N_8    VSS ||    VSS    N_9     QN |
01-15:19:37  INFO: c153, (DFNRB1, 28 devices), 28 devices
01-15:19:37  INFO: -----    DFNRB1:      ff False False undef
01-15:19:37  INFO: 1. clock pattern: pattern: CLK1 in DFNRB1: clk
01-15:19:37  INFO: 3. output pattern: pattern: INV in DFNRB1: out_QN
01-15:19:37  INFO: 3. output pattern: pattern: INV in DFNRB1: out_Q
01-15:19:37  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNRB1: cross1
01-15:19:37  INFO: 5.2  back track 1 pattern: pattern: INV in DFNRB1: cross1
01-15:19:37  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNRB1: cross2
01-15:19:37  INFO: 5.4  back track 2 pattern: pattern: INV in DFNRB1: cross2
01-15:19:37  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_13 ||   N_13    N_5    N_6 ||    N_6    N_4   N_14 ||   N_14    N_7    VDD | ## |    VDD    N_6    N_7 | ## |    VDD    N_7   N_15 ||   N_15    N_4    N_8 ||    N_8    N_5   N_16 ||   N_16   N_10    VDD | ## |    VDD    N_8   N_10 | ## |      Q    N_8    VDD ||    VDD   N_10     QN |
01-15:19:37  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_29 ||   N_29    N_4    N_6 ||    N_6    N_5   N_30 ||   N_30    N_7    VSS | ## |    VSS    N_6    N_7 | ## |    VSS    N_7   N_31 ||   N_31    N_5    N_8 ||    N_8    N_4   N_32 ||   N_32   N_10    VSS | ## |    VSS    N_8   N_10 | ## |      Q    N_8    VSS ||    VSS   N_10     QN |
01-15:19:38  INFO: c153, (DFNRN1, 26 devices), 26 devices
01-15:19:38  INFO: -----    DFNRN1:      ff False False undef
01-15:19:38  INFO: 1. clock pattern: pattern: CLK1 in DFNRN1: clk
01-15:19:38  INFO: 3. output pattern: pattern: INV in DFNRN1: out_QN
01-15:19:39  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNRN1: cross1
01-15:19:39  INFO: 5.2  back track 1 pattern: pattern: INV in DFNRN1: cross1
01-15:19:39  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNRN1: cross2
01-15:19:39  INFO: 5.4  back track 2 pattern: pattern: INV in DFNRN1: cross2
01-15:19:39  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_11 ||   N_11    N_5    N_6 ||    N_6    N_4   N_12 ||   N_12    N_7    VDD | ## |    VDD    N_6    N_7 | ## |    VDD    N_7   N_13 ||   N_13    N_4    N_8 ||    N_8    N_5   N_14 ||   N_14    N_9    VDD | ## |    VDD    N_8    N_9 | ## |    VDD    N_9     QN |
01-15:19:39  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_26 ||   N_26    N_4    N_6 ||    N_6    N_5   N_27 ||   N_27    N_7    VSS | ## |    VSS    N_6    N_7 | ## |    VSS    N_7   N_28 ||   N_28    N_5    N_8 ||    N_8    N_4   N_29 ||   N_29    N_9    VSS | ## |    VSS    N_8    N_9 | ## |    VSS    N_9     QN |
01-15:19:40  INFO: c153, (DFNRQ1, 26 devices), 26 devices
01-15:19:40  INFO: -----    DFNRQ1:      ff False False undef
01-15:19:40  INFO: 1. clock pattern: pattern: CLK1 in DFNRQ1: clk
01-15:19:40  INFO: 3. output pattern: pattern: INV in DFNRQ1: out_Q
01-15:19:40  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFNRQ1: cross1
01-15:19:40  INFO: 5.2  back track 1 pattern: pattern: INV in DFNRQ1: cross1
01-15:19:40  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFNRQ1: cross2
01-15:19:40  INFO: 5.4  back track 2 pattern: pattern: INV in DFNRQ1: cross2
01-15:19:40  INFO:  ## |    N_4     CK    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_11 ||   N_11    N_5    N_6 ||    N_6    N_4   N_12 ||   N_12    N_7    VDD | ## |    VDD    N_6    N_7 | ## |    VDD    N_7   N_13 ||   N_13    N_4    N_8 ||    N_8    N_5   N_14 ||   N_14    N_9    VDD | ## |    VDD    N_8    N_9 | ## |    VDD    N_8      Q |
01-15:19:40  INFO:  ## |    N_4     CK    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_26 ||   N_26    N_4    N_6 ||    N_6    N_5   N_27 ||   N_27    N_7    VSS | ## |    VSS    N_6    N_7 | ## |    VSS    N_7   N_28 ||   N_28    N_5    N_8 ||    N_8    N_4   N_29 ||   N_29    N_9    VSS | ## |    VSS    N_8    N_9 | ## |    VSS    N_8      Q |
01-15:19:41  INFO: c153, (DFPFB1, 34 devices), 34 devices
01-15:19:41  INFO: -----    DFPFB1:      ff False False undef
01-15:19:41  INFO: 1. clock pattern: pattern: CLK1 in DFPFB1: clk
01-15:19:41  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q
01-15:19:41  INFO: 3. output pattern: pattern: INV in DFPFB1: out_Q_2
01-15:19:41  INFO: 3. output pattern: pattern: INV in DFPFB1: out_QN
01-15:19:41  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFPFB1: cross1
01-15:19:41  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in DFPFB1: cross1
01-15:19:41  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFPFB1: cross2
01-15:19:41  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in DFPFB1: cross2
01-15:19:41  INFO:  ## |    N_4    CKN    VDD ||    VDD    N_4    N_5 | ## |    VDD      D   N_13 ||   N_13    N_4    N_6 ||    N_6    N_5   N_14 ||   N_14    N_7    VDD | ## |    N_7     SN    VDD ||    VDD    N_6    N_7 | ## |    VDD    N_7   N_15 ||   N_15    N_5    N_8 ||    N_8    N_4   N_16 ||   N_16    N_9    VDD | ## |    N_9    N_8    VDD ||    VDD     SN    N_9 | ## |    VDD    N_9   N_11 | ## |      Q   N_11    VDD ||    VDD    N_9     QN |
01-15:19:41  INFO:  ## |    N_4    CKN    VSS ||    VSS    N_4    N_5 | ## |    VSS      D   N_31 ||   N_31    N_5    N_6 ||    N_6    N_4   N_32 ||   N_32    N_7    VSS | ## |    N_7     SN   N_33 ||   N_33    N_6    VSS | ## |    VSS    N_7   N_34 ||   N_34    N_4    N_8 ||    N_8    N_5   N_35 ||   N_35    N_9    VSS | ## |    N_9    N_8   N_36 ||   N_36     SN    VSS | ## |    VSS    N_9   N_11 | ## |      Q   N_11    VSS ||    VSS    N_9     QN |
01-15:19:43  INFO: c153, (DFPRB1, 34 devices), 34 devices
01-15:19:43  INFO: -----    DFPRB1:      ff False False undef
01-15:19:43  INFO: 1. clock pattern: pattern: CLK1 in DFPRB1: clk
01-15:19:43  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q
01-15:19:43  INFO: 3. output pattern: pattern: INV in DFPRB1: out_Q_2
01-15:19:43  INFO: 3. output pattern: pattern: INV in DFPRB1: out_QN
01-15:19:44  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFPRB1: cross1
01-15:19:44  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in DFPRB1: cross1
01-15:19:44  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFPRB1: cross2
01-15:19:44  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in DFPRB1: cross2
01-15:19:44  INFO:  ## |   N_12     CK    VDD ||    VDD   N_12    N_4 | ## |    VDD      D   N_14 ||   N_14    N_4    N_5 ||    N_5   N_12   N_15 ||   N_15    N_6    VDD | ## |    N_6     SN    VDD ||    VDD    N_5    N_6 | ## |    VDD    N_6   N_16 ||   N_16   N_12    N_7 ||    N_7    N_4   N_17 ||   N_17    N_8    VDD | ## |    N_8    N_7    VDD ||    VDD     SN    N_8 | ## |    VDD    N_8   N_10 | ## |      Q   N_10    VDD ||    VDD    N_8     QN |
01-15:19:44  INFO:  ## |   N_12     CK    VSS ||    VSS   N_12    N_4 | ## |    VSS      D   N_33 ||   N_33   N_12    N_5 ||    N_5    N_4   N_34 ||   N_34    N_6    VSS | ## |    N_6     SN   N_35 ||   N_35    N_5    VSS | ## |    VSS    N_6   N_36 ||   N_36    N_4    N_7 ||    N_7   N_12   N_37 ||   N_37    N_8    VSS | ## |    N_8    N_7   N_38 ||   N_38     SN    VSS | ## |    VSS    N_8   N_10 | ## |      Q   N_10    VSS ||    VSS    N_8     QN |
01-15:19:46  INFO: c153, (DFPRQ1, 32 devices), 32 devices
01-15:19:46  INFO: -----    DFPRQ1:      ff False False undef
01-15:19:46  INFO: 1. clock pattern: pattern: CLK1 in DFPRQ1: clk
01-15:19:46  INFO: 3. output pattern: pattern: LOGIC2_NAND2 in DFPRQ1: out_Q
01-15:19:46  INFO: 5.1 cross1 pattern: pattern: FCROSS_4 in DFPRQ1: cross1
01-15:19:46  INFO: 5.2  back track 1 pattern: pattern: LOGIC2_NAND2 in DFPRQ1: cross1
01-15:19:46  INFO: 5.3 cross2 pattern: pattern: FCROSS_4 in DFPRQ1: cross2
01-15:19:46  INFO: 5.4  back track 2 pattern: pattern: LOGIC2_NAND2 in DFPRQ1: cross2
01-15:19:46  INFO:  ## |    N_5     CK    VDD ||    VDD    N_5    N_4 | ## |    VDD      D   N_11 ||   N_11    N_4    N_6 ||    N_6    N_5   N_12 ||   N_12    N_7    VDD | ## |    N_7    N_6    VDD ||    VDD     SN    N_7 | ## |    VDD    N_7   N_13 ||   N_13    N_5    N_8 ||    N_8    N_4   N_14 ||   N_14    N_9    VDD | ## |    N_9    N_8    VDD ||    VDD     SN    N_9 | ## |      Q    N_8    VDD ||    VDD     SN      Q |
01-15:19:46  INFO:  ## |    N_5     CK    VSS ||    VSS    N_5    N_4 | ## |    VSS      D   N_28 ||   N_28    N_5    N_6 ||    N_6    N_4   N_29 ||   N_29    N_7    VSS | ## |    N_7    N_6   N_30 ||   N_30     SN    VSS | ## |    VSS    N_7   N_31 ||   N_31    N_4    N_8 ||    N_8    N_5   N_32 ||   N_32    N_9    VSS | ## |    N_9    N_8   N_33 ||   N_33     SN    VSS | ## |      Q    N_8   N_27 ||   N_27     SN    VSS |
01-15:19:48  INFO: Write GDS: ./demo/cell_apr/outputs/c153\top.gds
