TimeQuest Timing Analyzer report for 8-bit-cpu
Sun Jan 06 23:04:37 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'
 13. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'
 14. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'
 15. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'
 16. Slow 1200mV 85C Model Setup: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'
 19. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'
 20. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'
 21. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'
 22. Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'
 23. Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 47. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'
 48. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 49. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 50. Slow 1200mV 0C Model Setup: 'CLK'
 51. Slow 1200mV 0C Model Hold: 'CLK'
 52. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'
 53. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 54. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 55. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 56. Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 57. Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 80. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'
 81. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 82. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 83. Fast 1200mV 0C Model Setup: 'CLK'
 84. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'
 85. Fast 1200mV 0C Model Hold: 'CLK'
 86. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 87. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 88. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 89. Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 90. Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Progagation Delay
113. Minimum Progagation Delay
114. Board Trace Model Assignments
115. Input Transition Times
116. Slow Corner Signal Integrity Metrics
117. Fast Corner Signal Integrity Metrics
118. Setup Transfers
119. Hold Transfers
120. Recovery Transfers
121. Removal Transfers
122. Report TCCS
123. Report RSKM
124. Unconstrained Paths
125. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; 8-bit-cpu                                                          ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C55F484C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }              ;
; STEP:inst1|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst }  ;
; STEP:inst1|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst1 } ;
; STEP:inst1|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst2 } ;
; STEP:inst1|inst3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst3 } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                     ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 68.65 MHz  ; 68.65 MHz       ; STEP:inst1|inst  ;      ;
; 72.11 MHz  ; 72.11 MHz       ; STEP:inst1|inst1 ;      ;
; 267.31 MHz ; 267.31 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------+
; Slow 1200mV 85C Model Setup Summary        ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst1 ; -16.138 ; -804.830      ;
; STEP:inst1|inst  ; -13.566 ; -44.462       ;
; STEP:inst1|inst3 ; -12.453 ; -95.684       ;
; STEP:inst1|inst2 ; -4.609  ; -26.513       ;
; CLK              ; -0.054  ; -0.054        ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Hold Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLK              ; -0.530 ; -1.770        ;
; STEP:inst1|inst  ; -0.350 ; -0.350        ;
; STEP:inst1|inst1 ; 0.469  ; 0.000         ;
; STEP:inst1|inst3 ; 0.766  ; 0.000         ;
; STEP:inst1|inst2 ; 4.044  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary     ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -11.438 ; -40.975       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Removal Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.263 ; -1.794        ;
+------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------+--------+-----------------------+
; Clock            ; Slack  ; End Point TNS         ;
+------------------+--------+-----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005               ;
; CLK              ; -3.000 ; -10.435               ;
; STEP:inst1|inst3 ; -1.487 ; -11.896               ;
; STEP:inst1|inst2 ; -1.487 ; -8.922                ;
; STEP:inst1|inst1 ; 0.198  ; 0.000                 ;
+------------------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -16.138 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.071     ; 12.193     ;
; -15.444 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.375     ; 12.079     ;
; -13.766 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.925      ; 12.822     ;
; -13.566 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[0]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.259      ; 13.260     ;
; -13.512 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.360      ; 13.562     ;
; -13.431 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.359      ; 13.286     ;
; -13.404 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.426      ; 13.104     ;
; -13.401 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.436      ; 13.091     ;
; -13.305 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[1]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.249      ; 12.997     ;
; -13.252 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.607      ; 13.219     ;
; -13.130 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.687      ; 13.226     ;
; -13.125 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[0]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.685      ; 13.257     ;
; -13.090 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.707      ; 12.960     ;
; -13.089 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.359      ; 12.920     ;
; -13.003 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.358      ; 13.051     ;
; -12.991 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[5]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.957      ; 12.092     ;
; -12.961 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.860      ; 13.104     ;
; -12.945 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[4]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.248      ; 12.594     ;
; -12.906 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.433      ; 12.837     ;
; -12.867 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.984     ; 8.509      ;
; -12.858 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.685      ; 12.997     ;
; -12.833 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[3]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.258      ; 12.558     ;
; -12.778 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.357      ; 12.640     ;
; -12.756 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.450      ; 12.711     ;
; -12.737 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.452      ; 12.878     ;
; -12.728 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.553      ; 12.639     ;
; -12.719 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.968      ; 12.437     ;
; -12.688 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.092      ; 13.101     ;
; -12.641 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.078      ; 12.866     ;
; -12.619 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.360      ; 12.459     ;
; -12.584 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.450      ; 12.539     ;
; -12.582 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.554      ; 12.496     ;
; -12.575 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.432      ; 12.504     ;
; -12.567 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.093      ; 13.006     ;
; -12.565 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[2]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.454      ; 12.303     ;
; -12.492 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.684      ; 12.596     ;
; -12.488 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.925      ; 12.904     ;
; -12.454 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.926      ; 13.058     ;
; -12.443 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.980      ; 12.586     ;
; -12.436 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.540     ; 8.522      ;
; -12.364 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[5]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.428      ; 12.057     ;
; -12.338 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.984     ; 7.980      ;
; -12.337 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.604      ; 12.301     ;
; -12.294 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.096      ; 12.732     ;
; -12.292 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.704      ; 12.306     ;
; -12.216 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -3.288     ; 8.438      ;
; -12.163 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.858      ; 12.303     ;
; -12.137 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.707      ; 13.351     ;
; -12.131 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.925      ; 12.535     ;
; -12.120 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.862      ; 12.274     ;
; -12.036 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.688      ; 12.400     ;
; -12.032 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.892      ; 12.419     ;
; -12.031 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.529     ; 8.128      ;
; -12.016 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.911      ; 12.416     ;
; -12.012 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.080      ; 12.771     ;
; -11.964 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.089      ; 12.733     ;
; -11.921 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.429      ; 12.040     ;
; -11.840 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.860      ; 12.031     ;
; -11.836 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.707      ; 13.047     ;
; -11.751 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.230      ; 12.539     ;
; -11.697 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.707      ; 12.872     ;
; -11.691 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.690      ; 12.058     ;
; -11.607 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.070     ; 7.663      ;
; -11.594 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.895      ; 12.170     ;
; -11.567 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.844     ; 8.233      ;
; -11.503 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.928      ; 11.937     ;
; -11.434 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.913      ; 12.036     ;
; -11.373 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.707      ; 12.587     ;
; -11.282 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.708      ; 12.614     ;
; -11.257 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.894      ; 11.486     ;
; -11.187 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.892      ; 11.754     ;
; -11.046 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.374     ; 7.682      ;
; -10.650 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.487     ; 9.937      ;
; -10.563 ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.671     ; 9.666      ;
; -10.538 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.012      ; 9.181      ;
; -10.380 ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.793     ; 9.361      ;
; -10.338 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[0]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.654     ; 9.619      ;
; -10.335 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.554     ; 9.753      ;
; -10.300 ; ALU_MD:inst|inst7[4]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.485     ; 9.589      ;
; -10.290 ; ALU_MD:inst|inst7[2]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.666     ; 9.398      ;
; -10.284 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.553     ; 9.921      ;
; -10.248 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.738     ; 9.482      ;
; -10.206 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.056     ; 10.059     ;
; -10.185 ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.661     ; 9.278      ;
; -10.184 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.610      ; 9.457      ;
; -10.172 ; ALU_MD:inst|inst7[1]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.487     ; 9.459      ;
; -10.171 ; ALU_MD:inst|inst7[4]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.475     ; 9.450      ;
; -10.171 ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.783     ; 9.142      ;
; -10.160 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.554     ; 9.602      ;
; -10.158 ; ALU_MD:inst|inst7[2]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.656     ; 9.256      ;
; -10.152 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.480     ; 9.670      ;
; -10.141 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.477     ; 9.418      ;
; -10.119 ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.240     ; 9.788      ;
; -10.065 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.664     ; 9.399      ;
; -10.065 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.860     ; 9.177      ;
; -10.039 ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[4]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.849     ; 9.091      ;
; -10.034 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[1]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.664     ; 9.313      ;
; -10.000 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.794      ; 9.457      ;
; -9.995  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.818      ; 8.939      ;
; -9.985  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.552     ; 9.405      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -13.566 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -2.968     ; 11.646     ;
; -12.267 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.083     ; 13.232     ;
; -12.146 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.077     ; 13.117     ;
; -11.317 ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.187     ; 7.678      ;
; -11.285 ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.881     ; 7.952      ;
; -11.234 ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.065     ; 7.717      ;
; -11.157 ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.060     ; 7.645      ;
; -11.153 ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.879     ; 7.822      ;
; -11.141 ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.063     ; 7.626      ;
; -10.978 ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.426     ; 8.100      ;
; -10.978 ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.881     ; 7.645      ;
; -10.921 ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.621     ; 7.848      ;
; -10.829 ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.640     ; 7.737      ;
; -10.809 ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.437     ; 7.920      ;
; -10.786 ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.425     ; 7.909      ;
; -10.755 ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.611     ; 7.692      ;
; -10.680 ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.882     ; 7.346      ;
; -10.633 ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.436     ; 7.745      ;
; -10.482 ; ALU_MD:inst|inst7[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.101     ; 9.929      ;
; -10.448 ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.613     ; 7.383      ;
; -10.395 ; ALU_MD:inst|inst7[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.285     ; 9.658      ;
; -10.212 ; ALU_MD:inst|inst7[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.407     ; 9.353      ;
; -10.132 ; ALU_MD:inst|inst7[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.099     ; 9.581      ;
; -10.129 ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.413     ; 9.264      ;
; -10.122 ; ALU_MD:inst|inst7[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.280     ; 9.390      ;
; -10.097 ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.107     ; 9.538      ;
; -10.046 ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.291     ; 9.303      ;
; -10.004 ; ALU_MD:inst|inst7[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.101     ; 9.451      ;
; -9.969  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.286     ; 9.231      ;
; -9.965  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.105     ; 9.408      ;
; -9.955  ; ALU_MD:inst|inst8[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.657     ; 9.846      ;
; -9.953  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.289     ; 9.212      ;
; -9.883  ; ALU_MD:inst|inst8[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.833     ; 9.598      ;
; -9.814  ; ALU_MD:inst|inst8[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.860     ; 9.502      ;
; -9.797  ; ALU_MD:inst|inst8[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.645     ; 9.700      ;
; -9.790  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.652     ; 9.686      ;
; -9.790  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.107     ; 9.231      ;
; -9.733  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.847     ; 9.434      ;
; -9.676  ; ALU_MD:inst|inst7[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.283     ; 8.941      ;
; -9.665  ; ALU_MD:inst|inst8[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.656     ; 9.557      ;
; -9.641  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.866     ; 9.323      ;
; -9.621  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.663     ; 9.506      ;
; -9.608  ; ALU_MD:inst|inst8[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.646     ; 9.510      ;
; -9.598  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.651     ; 9.495      ;
; -9.567  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.837     ; 9.278      ;
; -9.547  ; ALU_MD:inst|inst7[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.102     ; 8.993      ;
; -9.492  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.944     ; 5.096      ;
; -9.492  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.108     ; 8.932      ;
; -9.488  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.170     ; 7.866      ;
; -9.445  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.662     ; 9.331      ;
; -9.397  ; ALU_MD:inst|inst8[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.831     ; 9.114      ;
; -9.314  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.944     ; 4.918      ;
; -9.310  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.170     ; 7.688      ;
; -9.260  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.839     ; 8.969      ;
; -9.183  ; ALU_MD:inst|inst8[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.841     ; 8.890      ;
; -8.626  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.076     ; 9.598      ;
; -8.511  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.170     ; 6.889      ;
; -8.493  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.171     ; 6.870      ;
; -8.249  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.944     ; 3.853      ;
; -8.231  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.945     ; 3.834      ;
; -8.069  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.170     ; 6.447      ;
; -7.943  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.944     ; 3.547      ;
; -7.862  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.165     ; 6.245      ;
; -7.633  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.164     ; 6.017      ;
; -6.988  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.079     ; 7.957      ;
; -6.984  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.695      ; 10.727     ;
; -6.963  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.944     ; 2.567      ;
; -6.867  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.170     ; 5.245      ;
; -6.440  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.701      ; 10.189     ;
; -4.972  ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.353     ; 4.167      ;
; -4.911  ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.511     ; 3.948      ;
; -4.884  ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.524     ; 3.908      ;
; -4.770  ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.401     ; 3.917      ;
; -4.752  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.084     ; 5.716      ;
; -4.703  ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.349     ; 3.902      ;
; -4.699  ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.317     ; 3.930      ;
; -4.657  ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.314     ; 3.891      ;
; -4.488  ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.520     ; 3.516      ;
; -4.392  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.500        ; 1.780      ; 6.981      ;
; -4.374  ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.528     ; 3.394      ;
; -4.314  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 4.554      ; 10.177     ;
; -4.309  ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.350     ; 3.507      ;
; -4.303  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.500        ; 4.554      ; 9.666      ;
; -4.295  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.772      ; 6.615      ;
; -4.196  ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.455     ; 3.289      ;
; -4.188  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 1.780      ; 7.277      ;
; -4.054  ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.334     ; 3.268      ;
; -4.032  ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.524     ; 3.056      ;
; -4.020  ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.337     ; 3.231      ;
; -3.878  ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.282     ; 3.144      ;
; -3.831  ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.700     ; 2.679      ;
; -3.796  ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.349     ; 2.995      ;
; -3.793  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 2.088      ; 6.429      ;
; -3.719  ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.315     ; 2.952      ;
; -3.696  ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.508     ; 2.736      ;
; -3.643  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.610     ; 2.081      ;
; -3.639  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.164      ; 4.851      ;
; -3.489  ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.349     ; 2.688      ;
; -3.393  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.613     ; 1.828      ;
; -3.347  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.611     ; 1.784      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -12.453 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 13.279     ;
; -12.210 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 13.036     ;
; -11.939 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 12.765     ;
; -11.917 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 12.743     ;
; -11.904 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 12.730     ;
; -11.850 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 12.676     ;
; -11.821 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 12.647     ;
; -11.590 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.175     ; 12.416     ;
; -10.237 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.272     ; 9.466      ;
; -10.223 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.086     ; 9.638      ;
; -10.223 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.394     ; 9.330      ;
; -10.210 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.267     ; 9.444      ;
; -10.193 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.606      ;
; -10.096 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.509      ;
; -10.091 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.504      ;
; -10.053 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.267     ; 9.287      ;
; -10.033 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.272     ; 9.262      ;
; -10.009 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.272     ; 9.238      ;
; -10.001 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.820     ; 9.682      ;
; -9.956  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.369      ;
; -9.941  ; ALU_MD:inst|inst7[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.270     ; 9.172      ;
; -9.936  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.349      ;
; -9.921  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.334      ;
; -9.902  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.847     ; 9.556      ;
; -9.885  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 9.754      ;
; -9.849  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.262      ;
; -9.826  ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.394     ; 8.933      ;
; -9.812  ; ALU_MD:inst|inst7[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.089     ; 9.224      ;
; -9.800  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 9.657      ;
; -9.765  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 9.622      ;
; -9.757  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.170      ;
; -9.746  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.086     ; 9.161      ;
; -9.745  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.847     ; 9.399      ;
; -9.736  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.267     ; 8.970      ;
; -9.719  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.267     ; 8.953      ;
; -9.689  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.102      ;
; -9.669  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.643     ; 9.527      ;
; -9.662  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.075      ;
; -9.633  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.046      ;
; -9.631  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 9.499      ;
; -9.618  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 9.031      ;
; -9.614  ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.818     ; 9.297      ;
; -9.596  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 9.464      ;
; -9.580  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.272     ; 8.809      ;
; -9.569  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 9.426      ;
; -9.542  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 9.410      ;
; -9.540  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.272     ; 8.769      ;
; -9.508  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 8.921      ;
; -9.497  ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.820     ; 9.178      ;
; -9.448  ; ALU_MD:inst|inst8[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.828     ; 9.121      ;
; -9.431  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 9.288      ;
; -9.428  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.847     ; 9.082      ;
; -9.413  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.847     ; 9.067      ;
; -9.411  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 9.280      ;
; -9.379  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.086     ; 8.794      ;
; -9.378  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.267     ; 8.612      ;
; -9.365  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.643     ; 9.223      ;
; -9.355  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 9.223      ;
; -9.339  ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.394     ; 8.446      ;
; -9.301  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 8.714      ;
; -9.292  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.267     ; 8.526      ;
; -9.287  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 9.144      ;
; -9.283  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.086     ; 8.698      ;
; -9.279  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.643     ; 9.137      ;
; -9.272  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.643     ; 9.130      ;
; -9.222  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 9.090      ;
; -9.202  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 9.059      ;
; -9.201  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 9.069      ;
; -9.104  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.088     ; 8.517      ;
; -9.096  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.847     ; 8.750      ;
; -9.070  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.847     ; 8.724      ;
; -9.057  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 8.926      ;
; -9.040  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 8.897      ;
; -9.011  ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.818     ; 8.694      ;
; -8.983  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.644     ; 8.840      ;
; -8.948  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.632     ; 8.817      ;
; -8.906  ; ALU_MD:inst|inst7[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.089     ; 8.318      ;
; -8.902  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.643     ; 8.760      ;
; -8.797  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.633     ; 8.665      ;
; -8.384  ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.820     ; 8.065      ;
; -8.351  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 9.178      ;
; -8.000  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 8.827      ;
; -7.990  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 6.339      ;
; -7.909  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 6.258      ;
; -7.781  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 8.608      ;
; -7.761  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.151     ; 6.111      ;
; -7.697  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 8.524      ;
; -7.684  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 6.033      ;
; -7.680  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.151     ; 6.030      ;
; -7.529  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 5.878      ;
; -7.519  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 8.346      ;
; -7.484  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 5.833      ;
; -7.455  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.151     ; 5.805      ;
; -7.373  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 8.200      ;
; -7.300  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.151     ; 5.650      ;
; -7.255  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.151     ; 5.605      ;
; -7.149  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.174     ; 7.976      ;
; -7.059  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 5.408      ;
; -7.033  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.152     ; 5.382      ;
; -6.830  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -2.151     ; 5.180      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -4.609 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.555     ; 5.055      ;
; -4.579 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.554     ; 5.026      ;
; -4.542 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.556     ; 4.987      ;
; -4.539 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.554     ; 4.986      ;
; -4.201 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.553     ; 4.649      ;
; -4.043 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.068     ; 4.976      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                     ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.054 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.912      ; 5.718      ;
; 0.010  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.912      ; 5.654      ;
; 0.067  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.912      ; 5.597      ;
; 0.136  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.910      ; 5.526      ;
; 0.176  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.912      ; 5.488      ;
; 0.267  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.910      ; 5.895      ;
; 0.318  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.910      ; 5.344      ;
; 0.374  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.910      ; 5.288      ;
; 0.400  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.912      ; 5.764      ;
; 0.459  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.910      ; 5.203      ;
; 0.535  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.912      ; 5.629      ;
; 0.590  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.912      ; 5.574      ;
; 0.690  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.910      ; 5.472      ;
; 0.729  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.912      ; 5.435      ;
; 0.750  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.910      ; 5.412      ;
; 0.879  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.910      ; 5.283      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.530 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.110      ; 5.083      ;
; -0.505 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.110      ; 5.108      ;
; -0.386 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.112      ; 5.229      ;
; -0.349 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.110      ; 5.264      ;
; -0.254 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.112      ; 5.361      ;
; -0.200 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.112      ; 5.415      ;
; -0.107 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.110      ; 5.006      ;
; -0.105 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.110      ; 5.008      ;
; -0.071 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.112      ; 5.544      ;
; -0.026 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.110      ; 5.087      ;
; 0.057  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.110      ; 5.670      ;
; 0.164  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.112      ; 5.279      ;
; 0.203  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.110      ; 5.316      ;
; 0.269  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.112      ; 5.384      ;
; 0.325  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.112      ; 5.440      ;
; 0.386  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.112      ; 5.501      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.350 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 4.748      ; 4.933      ;
; -0.286 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 4.748      ; 4.997      ;
; -0.087 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 4.748      ; 4.696      ;
; -0.077 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 4.748      ; 4.706      ;
; 0.622  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.859      ; 3.016      ;
; 0.750  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.859      ; 3.144      ;
; 1.029  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.859      ; 2.923      ;
; 1.157  ; uPC:inst2|uA_reg:inst9|inst3                                                                                          ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.068      ; 1.499      ;
; 1.212  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.859      ; 3.106      ;
; 1.413  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.360     ; 0.827      ;
; 1.421  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.360     ; 0.835      ;
; 1.423  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.358     ; 0.839      ;
; 1.451  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.361     ; 0.864      ;
; 1.455  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.359     ; 0.870      ;
; 1.523  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 1.978      ;
; 1.543  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 1.998      ;
; 1.622  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.361     ; 1.035      ;
; 1.803  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.554     ; 1.023      ;
; 1.921  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 2.376      ;
; 1.940  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.555     ; 1.159      ;
; 2.027  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 2.482      ;
; 2.165  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.553      ; 2.992      ;
; 2.244  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.381      ; 4.399      ;
; 2.270  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 2.725      ;
; 2.421  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 2.876      ;
; 2.493  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.077      ; 4.344      ;
; 2.539  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 2.994      ;
; 2.638  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.181      ; 3.093      ;
; 2.943  ; uPC:inst2|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.554      ; 3.771      ;
; 2.970  ; uPC:inst2|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.554      ; 3.798      ;
; 2.983  ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.684     ; 2.073      ;
; 3.144  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.555      ; 3.973      ;
; 3.248  ; uPC:inst2|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.335     ; 1.187      ;
; 3.254  ; uPC:inst2|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.335     ; 1.193      ;
; 3.318  ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.698     ; 2.394      ;
; 3.383  ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.889     ; 2.268      ;
; 3.391  ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.682     ; 2.483      ;
; 3.452  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.556      ; 4.282      ;
; 3.622  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.974      ; 6.850      ;
; 3.629  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.334     ; 1.569      ;
; 3.644  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.968      ; 6.866      ;
; 3.648  ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.919     ; 2.503      ;
; 3.692  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.336     ; 1.630      ;
; 3.749  ; uPC:inst2|uA_reg:inst9|inst3                                                                                          ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.821     ; 1.202      ;
; 3.808  ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.072     ; 2.510      ;
; 3.862  ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.886     ; 2.750      ;
; 3.874  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.333     ; 1.815      ;
; 3.874  ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.919     ; 2.729      ;
; 3.908  ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.224     ; 2.458      ;
; 3.931  ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.854     ; 2.851      ;
; 4.011  ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.907     ; 2.878      ;
; 4.058  ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.087     ; 2.745      ;
; 4.165  ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.905     ; 3.034      ;
; 4.218  ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.974     ; 3.018      ;
; 4.340  ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.920     ; 3.194      ;
; 4.451  ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.090     ; 3.135      ;
; 4.534  ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.083     ; 3.225      ;
; 4.622  ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.919     ; 3.477      ;
; 4.653  ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.886     ; 3.541      ;
; 4.656  ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.962     ; 3.468      ;
; 4.746  ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.888     ; 3.632      ;
; 4.794  ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.086     ; 3.482      ;
; 4.804  ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.074     ; 3.504      ;
; 4.841  ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.922     ; 3.693      ;
; 4.851  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.082      ; 5.187      ;
; 4.877  ; ALU_MD:inst|inst8[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.242     ; 4.409      ;
; 5.133  ; ALU_MD:inst|inst8[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.422     ; 4.485      ;
; 5.160  ; ALU_MD:inst|inst7[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.951     ; 3.983      ;
; 5.171  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.079      ; 5.504      ;
; 5.179  ; ALU_MD:inst|inst8[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.252     ; 4.701      ;
; 5.426  ; ALU_MD:inst|inst8[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.430     ; 4.770      ;
; 5.440  ; ALU_MD:inst|inst7[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.856     ; 4.358      ;
; 5.604  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.701     ; 3.677      ;
; 5.733  ; ALU_MD:inst|inst7[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.678     ; 4.829      ;
; 5.862  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.702     ; 3.934      ;
; 5.886  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.258     ; 5.402      ;
; 6.077  ; ALU_MD:inst|inst8[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.448     ; 5.403      ;
; 6.108  ; ALU_MD:inst|inst8[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.253     ; 5.629      ;
; 6.243  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.428     ; 5.589      ;
; 6.252  ; ALU_MD:inst|inst8[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.243     ; 5.783      ;
; 6.290  ; ALU_MD:inst|inst8[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.420     ; 5.644      ;
; 6.321  ; ALU_MD:inst|inst7[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.679     ; 5.416      ;
; 6.417  ; ALU_MD:inst|inst7[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.854     ; 5.337      ;
; 6.434  ; ALU_MD:inst|inst7[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 5.527      ;
; 6.448  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.089      ; 6.791      ;
; 6.512  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.454     ; 5.832      ;
; 6.551  ; ALU_MD:inst|inst7[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.852     ; 5.473      ;
; 6.557  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.248     ; 6.083      ;
; 6.567  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.090      ; 6.911      ;
; 6.644  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.249     ; 6.169      ;
; 6.660  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.707     ; 4.727      ;
; 6.681  ; ALU_MD:inst|inst7[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.679     ; 5.776      ;
; 6.712  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.426     ; 6.060      ;
; 6.715  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.436     ; 6.053      ;
; 6.865  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.957     ; 5.682      ;
; 6.944  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.860     ; 5.858      ;
; 7.024  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.858     ; 5.940      ;
; 7.115  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.687     ; 6.202      ;
; 7.145  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -4.596     ; 2.323      ;
; 7.167  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.685     ; 6.256      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.469 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.276      ; 4.745      ;
; 0.580 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.442      ; 1.542      ;
; 0.683 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.715      ; 4.398      ;
; 0.691 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.707      ; 4.398      ;
; 0.730 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.972      ; 4.702      ;
; 0.785 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.642      ; 4.427      ;
; 0.833 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.289      ; 4.122      ;
; 0.844 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.504      ; 4.348      ;
; 0.860 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.277      ; 5.137      ;
; 0.876 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.887      ; 4.763      ;
; 0.891 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.388      ; 1.799      ;
; 0.894 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.276      ; 5.170      ;
; 0.913 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.511      ; 1.944      ;
; 0.943 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.411      ; 4.354      ;
; 0.950 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.469      ; 4.419      ;
; 0.951 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 2.151      ; 2.622      ;
; 0.952 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.403      ; 4.355      ;
; 0.958 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.306      ; 4.264      ;
; 0.994 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.973      ; 4.967      ;
; 1.007 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.588      ; 4.595      ;
; 1.014 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.276      ; 5.290      ;
; 1.031 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.504      ; 4.535      ;
; 1.033 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.287      ; 2.320      ;
; 1.042 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.498      ; 2.060      ;
; 1.043 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.695      ; 4.738      ;
; 1.052 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.540      ; 4.592      ;
; 1.056 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 2.151      ; 2.727      ;
; 1.057 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.972      ; 5.029      ;
; 1.067 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.583      ; 4.650      ;
; 1.088 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.337      ; 1.945      ;
; 1.111 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.200      ; 4.311      ;
; 1.139 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.985      ; 4.124      ;
; 1.148 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.972      ; 5.120      ;
; 1.148 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.338      ; 4.486      ;
; 1.149 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.711      ; 4.860      ;
; 1.154 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.698      ; 4.852      ;
; 1.173 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.269      ; 1.962      ;
; 1.189 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.236      ; 4.425      ;
; 1.190 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.165      ; 4.355      ;
; 1.197 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.276      ; 5.473      ;
; 1.201 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.536      ; 4.737      ;
; 1.226 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.536      ; 4.762      ;
; 1.235 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.288      ; 2.523      ;
; 1.248 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 2.151      ; 2.919      ;
; 1.256 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.475      ; 1.731      ;
; 1.267 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.002      ; 4.269      ;
; 1.270 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.501      ; 4.771      ;
; 1.277 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.467      ; 4.744      ;
; 1.281 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.391      ; 4.672      ;
; 1.297 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.106      ; 1.923      ;
; 1.300 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 2.152      ; 2.972      ;
; 1.302 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.088      ; 1.910      ;
; 1.311 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.495      ; 2.326      ;
; 1.317 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.276      ; 5.593      ;
; 1.323 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.537      ; 4.860      ;
; 1.331 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.521      ; 4.852      ;
; 1.334 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.470      ; 4.804      ;
; 1.334 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.284      ; 4.618      ;
; 1.337 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.472      ; 4.809      ;
; 1.353 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.502      ; 4.855      ;
; 1.360 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.336      ; 2.216      ;
; 1.394 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.200      ; 4.594      ;
; 1.395 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.291      ; 4.686      ;
; 1.407 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.081      ; 2.488      ;
; 1.413 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.267      ; 2.200      ;
; 1.421 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.232      ; 4.653      ;
; 1.430 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.163      ; 4.593      ;
; 1.442 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.232      ; 4.674      ;
; 1.469 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.972      ; 5.441      ;
; 1.471 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.168      ; 4.639      ;
; 1.472 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.336      ; 2.328      ;
; 1.485 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.394      ; 4.879      ;
; 1.487 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.321      ; 2.328      ;
; 1.490 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.407      ; 4.897      ;
; 1.492 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.617      ; 2.109      ;
; 1.495 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.304      ; 2.319      ;
; 1.497 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.029      ; 2.046      ;
; 1.504 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.217      ; 4.721      ;
; 1.508 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.536      ; 5.044      ;
; 1.508 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.302      ; 2.330      ;
; 1.515 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.227      ; 4.742      ;
; 1.516 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.166      ; 4.682      ;
; 1.518 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.524      ; 5.042      ;
; 1.523 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[5]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.594      ; 5.117      ;
; 1.524 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.652      ; 2.176      ;
; 1.525 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.198      ; 4.723      ;
; 1.532 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.987      ; 4.519      ;
; 1.532 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.644      ; 2.176      ;
; 1.533 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.068      ; 4.601      ;
; 1.534 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.286      ; 4.820      ;
; 1.536 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.515      ; 2.571      ;
; 1.537 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.288      ; 4.825      ;
; 1.543 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 2.151      ; 3.214      ;
; 1.545 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.507      ; 2.572      ;
; 1.580 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.340      ; 2.440      ;
; 1.585 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.407      ; 1.992      ;
; 1.587 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.066      ; 4.653      ;
; 1.589 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 2.151      ; 3.260      ;
; 1.628 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.687      ; 2.835      ;
; 1.633 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.197      ; 4.830      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.766 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.063      ;
; 0.781 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.078      ;
; 0.784 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.081      ;
; 0.786 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.083      ;
; 0.806 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.103      ;
; 0.971 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.268      ;
; 1.120 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.417      ;
; 1.136 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.433      ;
; 1.144 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.441      ;
; 1.145 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.442      ;
; 1.153 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.450      ;
; 1.154 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.451      ;
; 1.251 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.548      ;
; 1.260 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.557      ;
; 1.267 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.564      ;
; 1.276 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.573      ;
; 1.284 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.581      ;
; 1.285 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.582      ;
; 1.293 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.590      ;
; 1.294 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.591      ;
; 1.323 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.620      ;
; 1.333 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.630      ;
; 1.341 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.638      ;
; 1.391 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.688      ;
; 1.400 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.697      ;
; 1.407 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.704      ;
; 1.424 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.721      ;
; 1.425 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.722      ;
; 1.433 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.730      ;
; 1.463 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.760      ;
; 1.531 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.828      ;
; 1.564 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.861      ;
; 1.660 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.957      ;
; 1.954 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.251      ;
; 2.374 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.671      ;
; 2.383 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.680      ;
; 2.423 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 4.569      ;
; 2.538 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 4.684      ;
; 2.680 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 4.826      ;
; 2.786 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 4.628      ;
; 2.788 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 4.630      ;
; 2.838 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 4.984      ;
; 2.843 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 4.989      ;
; 2.929 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 5.075      ;
; 3.024 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 4.866      ;
; 3.038 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 4.880      ;
; 3.041 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 4.883      ;
; 3.101 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 4.943      ;
; 3.283 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 5.429      ;
; 3.365 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.414      ; 5.511      ;
; 3.463 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.856     ; 2.339      ;
; 3.499 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 5.341      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.548 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.007      ; 6.787      ;
; 3.613 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.665     ; 2.680      ;
; 3.613 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.651     ; 2.694      ;
; 3.624 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.649     ; 2.707      ;
; 3.646 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.110      ; 5.488      ;
; 3.907 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.941     ; 2.698      ;
; 3.939 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.853     ; 2.818      ;
; 3.943 ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.886     ; 2.789      ;
; 3.954 ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.886     ; 2.800      ;
; 3.988 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.191     ; 2.529      ;
; 4.008 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.821     ; 2.919      ;
; 4.063 ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.887     ; 2.908      ;
; 4.079 ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.874     ; 2.937      ;
; 4.103 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.039     ; 2.796      ;
; 4.236 ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.872     ; 3.096      ;
; 4.302 ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.886     ; 3.148      ;
; 4.336 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.929     ; 3.139      ;
; 4.484 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.041     ; 3.175      ;
; 4.517 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.053     ; 3.196      ;
; 4.684 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.057     ; 3.359      ;
; 4.688 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.054     ; 3.366      ;
; 4.721 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.853     ; 3.600      ;
; 4.767 ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.050     ; 3.449      ;
; 4.814 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.855     ; 3.691      ;
; 4.957 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.209     ; 4.480      ;
; 5.201 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.389     ; 4.544      ;
; 5.228 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.918     ; 4.042      ;
; 5.471 ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.889     ; 4.314      ;
; 5.659 ; ALU_MD:inst|inst8[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.397     ; 4.994      ;
; 5.783 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.668     ; 3.847      ;
; 5.809 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.219     ; 5.322      ;
; 5.813 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.645     ; 4.900      ;
; 5.898 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.668     ; 3.962      ;
; 5.958 ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.387     ; 5.303      ;
; 5.975 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.210     ; 5.497      ;
; 6.030 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.645     ; 5.117      ;
; 6.040 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.668     ; 4.104      ;
; 6.041 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.669     ; 4.104      ;
; 6.070 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.823     ; 4.979      ;
; 6.154 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.415     ; 5.471      ;
; 6.156 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.669     ; 4.219      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 4.044 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.344      ; 4.620      ;
; 4.276 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.161     ; 4.347      ;
; 4.561 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.162     ; 4.631      ;
; 4.574 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.164     ; 4.642      ;
; 4.584 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.162     ; 4.654      ;
; 4.632 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.163     ; 4.701      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -11.438 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.553     ; 11.886     ;
; -9.189  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.772     ; 7.918      ;
; -9.157  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.466     ; 8.192      ;
; -9.106  ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.650     ; 7.957      ;
; -9.021  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.645     ; 7.877      ;
; -9.017  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.464     ; 8.054      ;
; -9.013  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.648     ; 7.866      ;
; -8.850  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.011     ; 8.340      ;
; -8.850  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.466     ; 7.885      ;
; -8.793  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.206     ; 8.088      ;
; -8.699  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.225     ; 7.975      ;
; -8.673  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.022     ; 8.152      ;
; -8.650  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.010     ; 8.141      ;
; -8.619  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.196     ; 7.924      ;
; -8.607  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.532     ; 6.576      ;
; -8.552  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.467     ; 7.586      ;
; -8.505  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.021     ; 7.985      ;
; -8.429  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.532     ; 6.398      ;
; -8.312  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.198     ; 7.615      ;
; -7.752  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.530     ; 5.723      ;
; -7.734  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.531     ; 5.704      ;
; -7.190  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.530     ; 5.161      ;
; -6.103  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.333      ; 9.437      ;
; -5.988  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.531     ; 3.958      ;
; -5.815  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.335      ; 9.151      ;
; -5.728  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.334      ; 9.063      ;
; -5.554  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.335      ; 8.890      ;
; -4.485  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.336      ; 7.822      ;
; -3.552  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.194      ; 8.508      ;
; -3.435  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.194      ; 8.891      ;
; -0.111  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.194      ; 5.067      ;
; -0.094  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.192      ; 5.048      ;
; -0.043  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.194      ; 4.999      ;
; -0.026  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.192      ; 4.980      ;
; 0.084   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.193      ; 4.871      ;
; 0.094   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.193      ; 4.861      ;
; 0.134   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.192      ; 5.320      ;
; 0.175   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.194      ; 5.281      ;
; 0.231   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.192      ; 5.223      ;
; 0.272   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.194      ; 5.184      ;
; 0.305   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.194      ; 4.651      ;
; 0.375   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.193      ; 5.080      ;
; 0.441   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.193      ; 5.014      ;
; 0.648   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.194      ; 4.808      ;
; 1.148   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 4.195      ; 3.809      ;
; 1.158   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 4.195      ; 3.799      ;
; 1.618   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 4.195      ; 3.839      ;
; 1.684   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 4.195      ; 3.773      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.263 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.393      ; 3.623      ;
; -1.179 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.393      ; 3.687      ;
; -0.741 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.393      ; 3.645      ;
; -0.731 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.393      ; 3.655      ;
; -0.349 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.392      ; 4.536      ;
; -0.168 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.391      ; 4.716      ;
; -0.084 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.391      ; 4.780      ;
; -0.020 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.392      ; 4.365      ;
; -0.014 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.392      ; 4.851      ;
; 0.058  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.392      ; 4.943      ;
; 0.154  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.390      ; 5.017      ;
; 0.159  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.391      ; 4.543      ;
; 0.169  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.391      ; 4.553      ;
; 0.226  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.390      ; 5.109      ;
; 0.263  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.392      ; 4.648      ;
; 0.329  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.392      ; 4.714      ;
; 0.396  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.390      ; 4.779      ;
; 0.462  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.390      ; 4.845      ;
; 2.970  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.613      ; 5.815      ;
; 3.590  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.392      ; 8.455      ;
; 3.683  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.392      ; 8.068      ;
; 4.297  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.611      ; 7.140      ;
; 4.926  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.612      ; 7.770      ;
; 5.213  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.612      ; 8.057      ;
; 5.232  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.613     ; 4.351      ;
; 5.388  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.610      ; 8.230      ;
; 5.589  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.783     ; 4.538      ;
; 5.824  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -2.064     ; 3.492      ;
; 5.858  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.809     ; 4.781      ;
; 5.903  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.603     ; 5.032      ;
; 5.986  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.781     ; 4.937      ;
; 5.990  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.604     ; 5.118      ;
; 6.041  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.791     ; 4.982      ;
; 6.211  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.312     ; 4.631      ;
; 6.278  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.215     ; 4.795      ;
; 6.370  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.213     ; 4.889      ;
; 6.389  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.042     ; 5.079      ;
; 6.513  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.040     ; 5.205      ;
; 6.517  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.614     ; 5.635      ;
; 6.752  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.039     ; 5.445      ;
; 6.782  ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.217     ; 5.297      ;
; 6.783  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.040     ; 5.475      ;
; 6.834  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -2.063     ; 4.503      ;
; 7.137  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; -0.161     ; 7.208      ;
; 7.258  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -2.064     ; 4.926      ;
; 7.334  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -2.063     ; 5.003      ;
; 8.055  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -2.065     ; 5.722      ;
; 8.195  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -2.065     ; 5.862      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.218  ; 0.453        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.224  ; 0.459        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.227  ; 0.462        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.227  ; 0.462        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.227  ; 0.462        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.287  ; 0.522        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.287  ; 0.522        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.288  ; 0.523        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.289  ; 0.524        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.297  ; 0.532        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.422  ; 0.422        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.555  ; 0.555        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.070  ; 0.290        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.070  ; 0.290        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.070  ; 0.290        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.070  ; 0.290        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.071  ; 0.291        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.424  ; 0.424        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.512  ; 0.700        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.513  ; 0.701        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.513  ; 0.701        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.513  ; 0.701        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.513  ; 0.701        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.160  ; 0.380        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datad                                                                                       ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.429  ; 0.429        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.430  ; 0.618        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datad                                                                                       ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.570  ; 0.570        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                      ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.162  ; 0.382        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.416  ; 0.604        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.417  ; 0.605        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; 0.417  ; 0.605        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; 0.417  ; 0.605        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; 0.417  ; 0.605        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; 0.426  ; 0.614        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; 0.431  ; 0.431        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst3|clk                  ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst1~_emulated|clk        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst4~_emulated|clk        ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst5~_emulated|clk        ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst2~_emulated|clk        ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst~_emulated|clk         ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst~_emulated|clk         ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst1~_emulated|clk        ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst2~_emulated|clk        ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst4~_emulated|clk        ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst5~_emulated|clk        ;
; 0.566  ; 0.566        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst3|clk                  ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                       ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.199 ; 0.199        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ;
; 0.236 ; 0.236        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datad                        ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datad                        ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.237 ; 0.237        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ;
; 0.237 ; 0.237        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.237 ; 0.237        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ;
; 0.256 ; 0.256        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[1]|datab                                ;
; 0.265 ; 0.265        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.265 ; 0.265        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.269 ; 0.269        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[4]|datac                                ;
; 0.270 ; 0.270        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[5]|datac                                ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[7]|datad                                ;
; 0.275 ; 0.275        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[3]|datad                                ;
; 0.281 ; 0.281        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[0]|datad                                ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[2]|datac                                ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.285 ; 0.285        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.290 ; 0.290        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[4]                                     ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[1]                                     ;
; 0.291 ; 0.291        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[6]|dataa                                ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[0]                                     ;
; 0.292 ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[3]                                     ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst5~clkctrl|inclk[0]                        ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst5~clkctrl|outclk                          ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.312 ; 0.312        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ;
; 0.315 ; 0.315        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[2]                                     ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[5]|datad                        ;
; 0.321 ; 0.321        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[6]|datad                        ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[0]|datad                        ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datad                        ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datad                        ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[2]|datac                                      ;
; 0.327 ; 0.327        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[7]                                     ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[2]|datac                        ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[4]|datad                                      ;
; 0.329 ; 0.329        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[6]                                     ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datac                        ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[1]|datad                                      ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[5]                                     ;
; 0.330 ; 0.330        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[0]|datad                                      ;
; 0.330 ; 0.330        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[3]|datad                                      ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ;
; 0.335 ; 0.335        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[7]|datac                                      ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[6]|datac                                      ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst8[5]|datac                                      ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[1]                                     ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[4]                                     ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[6]                                     ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[0]                                     ;
; 0.343 ; 0.343        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datac                        ;
; 0.343 ; 0.343        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[5]|datac                        ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[2]|datad                                 ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[0]|datad                        ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datad                        ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[2]|datad                        ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[4]|datad                        ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datad                        ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[7]|datad                        ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[7]|datac                                ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[5]|datad                                 ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 6.106 ; 5.997 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 4.220 ; 4.279 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.154 ; 5.125 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 4.413 ; 4.530 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.449 ; 4.548 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.767 ; 4.815 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.258 ; 5.380 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 6.106 ; 5.997 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 3.781 ; 4.015 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.553 ; 3.900 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 7.075 ; 7.186 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.743 ; 6.701 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 8.535 ; 8.604 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 7.577 ; 7.730 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 8.535 ; 8.604 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.772 ; 4.929 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 5.314 ; 5.415 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.495 ; 5.534 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.206 ; 6.343 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.774 ; 6.625 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 4.494 ; 4.696 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.720 ; 5.687 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.550 ; 4.610 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.801 ; 4.861 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.474 ; 4.634 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 5.191 ; 5.228 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.844 ; 4.922 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 5.305 ; 5.475 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.720 ; 5.687 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 4.046 ; 4.282 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -3.065 ; -3.296 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -3.432 ; -3.466 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -4.321 ; -4.271 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -3.614 ; -3.700 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -3.587 ; -3.642 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -3.976 ; -4.005 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -4.385 ; -4.517 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -5.201 ; -5.089 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -3.065 ; -3.296 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -1.108 ; -1.367 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -6.229 ; -6.137 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -5.890 ; -5.816 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -1.328 ; -1.623 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -2.626 ; -2.720 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -2.802 ; -2.836 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.140 ; -2.229 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -2.144 ; -2.172 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -2.489 ; -2.509 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -2.636 ; -2.874 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -3.615 ; -3.559 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -1.328 ; -1.623 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -3.297 ; -3.529 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.726 ; -3.761 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.960 ; -3.994 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.650 ; -3.777 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -4.278 ; -4.272 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -4.028 ; -4.085 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -4.408 ; -4.585 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -4.808 ; -4.769 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -3.297 ; -3.529 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 22.959 ; 22.425 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.382 ; 19.160 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 19.481 ; 19.182 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 20.359 ; 20.289 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 19.635 ; 19.447 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 22.959 ; 22.425 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 20.428 ; 20.175 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 19.936 ; 19.510 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 22.786 ; 22.403 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 15.871 ; 15.464 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 24.308 ; 23.753 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 23.741 ; 23.281 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 23.231 ; 22.646 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.436 ; 20.362 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 22.852 ; 22.344 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 23.219 ; 22.682 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 20.399 ; 20.118 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 22.021 ; 21.435 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 24.308 ; 23.753 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.827 ; 12.567 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 19.789 ; 19.624 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 12.199 ; 11.766 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.748 ; 13.651 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.950 ; 11.890 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 11.795 ; 11.451 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 13.198 ; 13.160 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 12.281 ; 12.467 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.444 ; 11.219 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 15.507 ; 15.279 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 14.062 ; 13.887 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 14.360 ; 14.048 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.608 ; 14.387 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.405 ; 13.237 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 14.535 ; 14.134 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 14.641 ; 14.232 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 13.142 ; 12.868 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.165 ; 9.901  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.336 ; 10.069 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.889 ; 12.692 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 12.930 ; 12.900 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.862 ; 12.708 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 11.152 ; 10.853 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 12.449 ; 12.198 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 11.544 ; 11.300 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.376 ; 10.127 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.390  ; 9.269  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 14.127 ; 13.764 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 14.802 ; 14.321 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 13.653 ; 13.380 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 15.507 ; 15.279 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 13.754 ; 13.464 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 13.383 ; 13.186 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.514 ; 13.303 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.194 ; 13.976 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 14.312 ; 13.916 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 14.030 ; 13.679 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.907 ; 13.538 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 13.183 ; 12.904 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.309 ; 13.063 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.219 ; 13.035 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.463 ; 13.349 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.114 ; 12.935 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 14.312 ; 13.916 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.908 ; 11.596 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 15.303 ; 15.531 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.500 ; 14.695 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 15.182 ; 15.257 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.768 ; 14.389 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 15.976 ; 16.471 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.332  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 23.878 ; 23.512 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 14.269 ; 13.953 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 14.328 ; 13.825 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.531 ; 13.265 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 18.115 ; 17.528 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 23.878 ; 23.512 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.131  ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 7.427  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 11.652 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.032  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 8.599  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 7.362  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 11.652 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 10.764 ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 20.553 ; 20.019 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.654 ; 16.432 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 16.710 ; 16.369 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 17.974 ; 17.890 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 17.016 ; 16.828 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 20.553 ; 20.019 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.603 ; 17.327 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.891 ; 17.485 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 20.070 ; 19.673 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.840 ; 12.428 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.867 ; 10.542 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 11.790 ; 11.668 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.026 ; 10.856 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 11.468 ; 11.111 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.274 ; 9.936  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 12.840 ; 12.428 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.987 ; 10.633 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.854 ; 10.665 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 21.592 ; 21.023 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 21.013 ; 20.553 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 20.460 ; 19.833 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 18.051 ; 17.963 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 20.233 ; 19.725 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 20.813 ; 20.276 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 17.849 ; 17.421 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 19.767 ; 19.355 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 21.592 ; 21.023 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 13.462 ; 13.296 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.715 ; 10.473 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 11.693 ; 11.288 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 11.877 ; 11.355 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 13.462 ; 13.296 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 11.321 ; 10.924 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.767 ; 10.405 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 11.199 ; 11.118 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 10.783 ; 10.467 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.942 ; 11.692 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 11.141 ; 11.125 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 10.462 ; 10.347 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 11.772 ; 11.662 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 11.942 ; 11.599 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.698 ; 10.339 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 11.811 ; 11.508 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 11.741 ; 11.692 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 11.567 ; 11.215 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 11.300 ; 11.156 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.326 ; 10.112 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 11.282 ; 10.811 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.820 ; 10.491 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 11.058 ; 10.719 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.980 ; 10.731 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.870 ; 10.593 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 11.300 ; 11.156 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.810  ; 9.695  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 17.040 ; 16.875 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 14.723 ; 15.035 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 12.661 ; 12.543 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.371  ; 8.207  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.814  ; 7.606  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.958 ; 11.627 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.793 ; 11.627 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.747 ; 11.557 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.661 ; 12.543 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 12.091 ; 11.956 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 11.119 ; 10.893 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.014 ; 11.653 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 11.707 ; 11.587 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.314 ; 11.242 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 11.991 ; 11.646 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 12.014 ; 11.653 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.730 ; 10.556 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.965 ; 10.738 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.830 ; 10.772 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 11.638 ; 11.483 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 12.220 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.983 ; 10.880 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 12.220 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 10.863 ; 10.657 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.806 ; 11.723 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.635 ; 11.425 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.994 ; 10.782 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.473 ; 11.294 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.454 ; 11.153 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 12.803 ; 12.584 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.927 ; 10.825 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 11.497 ; 11.485 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 12.448 ; 12.265 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.176 ; 10.149 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.570 ; 10.373 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 12.750 ; 12.584 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.992 ; 11.740 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 12.803 ; 12.355 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.390  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 21.129 ; 20.763 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 16.273 ; 15.736 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 16.026 ; 15.416 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.291 ; 13.049 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 18.990 ; 18.370 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 21.129 ; 20.763 ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 5.175  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 15.735 ; 14.014 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 10.924 ; 10.578 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 11.172 ; 10.722 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 10.175 ; 9.913  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 15.735 ; 14.014 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 13.705 ; 13.385 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.166 ; 10.855 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.055  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 15.056 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.576  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 8.070  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 7.172  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 15.056 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 10.416 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 16.476 ; 15.912 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 14.311 ; 13.908 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 16.476 ; 15.912 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.989 ; 12.802 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 13.366 ; 12.946 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.398 ; 12.949 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 11.408 ; 11.135 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.529 ; 11.206 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.545 ; 13.112 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 11.982 ; 11.700 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 9.952  ; 9.861  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.431 ; 10.250 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 10.285 ; 10.130 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.995 ; 10.683 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.532 ; 11.219 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.079 ; 11.013 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.982 ; 11.700 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.890 ; 10.759 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.480  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 7.431  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 14.004 ; 13.951 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 14.123 ; 13.989 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 14.309 ; 13.951 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 15.923 ; 15.934 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 14.004 ; 13.978 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 16.963 ; 16.452 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 14.750 ; 14.564 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 14.301 ; 14.109 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 15.103 ; 14.895 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 15.059 ; 14.539 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 13.595 ; 13.301 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 14.013 ; 13.832 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 17.047 ; 16.688 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 14.550 ; 14.212 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 14.852 ; 14.276 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 15.297 ; 14.847 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.595 ; 13.301 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 15.403 ; 14.825 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 14.313 ; 13.849 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.113 ; 12.123 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 14.913 ; 14.745 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.331 ; 11.079 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.010 ; 12.779 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.334 ; 11.020 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 10.882 ; 10.781 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 12.503 ; 12.325 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.748 ; 11.695 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 10.778 ; 10.549 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 9.108  ; 8.991  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.594 ; 13.425 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 13.880 ; 13.580 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.116 ; 13.902 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.961 ; 12.798 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 14.048 ; 13.663 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 14.147 ; 13.754 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 12.766 ; 12.506 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.852  ; 9.598  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.014 ; 9.757  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.467 ; 12.278 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 12.506 ; 12.478 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.440 ; 12.290 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.797 ; 10.509 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 12.043 ; 11.801 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 11.173 ; 10.938 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.052 ; 9.812  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.108  ; 8.991  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.656 ; 13.307 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 14.302 ; 13.839 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 13.199 ; 12.935 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 15.035 ; 14.819 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 13.296 ; 13.016 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.942 ; 12.752 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.068 ; 12.865 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 13.437 ; 13.124 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 12.684 ; 12.481 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.561 ; 13.223 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.443 ; 13.087 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.749 ; 12.481 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.871 ; 12.634 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.784 ; 12.607 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.019 ; 12.910 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.684 ; 12.511 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.831 ; 13.450 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.301 ; 11.169 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 14.464 ; 14.800 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 13.679 ; 13.809 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 14.338 ; 14.460 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 13.910 ; 13.616 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 15.426 ; 15.943 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.212  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 11.661 ; 11.538 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 13.148 ; 12.856 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.361 ; 12.950 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 11.661 ; 11.538 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 17.021 ; 16.495 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 14.690 ; 14.303 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.018  ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 7.280  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.061  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.802  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 8.301  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 7.061  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 11.222 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 10.427 ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 12.264 ; 12.023 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 13.139 ; 12.834 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 12.670 ; 12.327 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 13.775 ; 13.681 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 12.264 ; 12.174 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 15.027 ; 14.512 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 12.329 ; 12.023 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 13.183 ; 12.915 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 15.053 ; 14.600 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 9.960  ; 9.635  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.527 ; 10.213 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 11.470 ; 11.356 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.682 ; 10.519 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 11.107 ; 10.763 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.960  ; 9.635  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 12.421 ; 12.025 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.642 ; 10.300 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.516 ; 10.335 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.562 ; 10.564 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 12.057 ; 12.034 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.549 ; 11.251 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.562 ; 10.564 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.677 ; 11.394 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.126 ; 11.086 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.405 ; 11.261 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 12.045 ; 11.627 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.268 ; 11.008 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 10.359 ; 10.058 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.359 ; 10.127 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 11.299 ; 10.910 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 11.472 ; 10.970 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 13.051 ; 12.895 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.941 ; 10.559 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.406 ; 10.058 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.825 ; 10.747 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 10.423 ; 10.118 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.139 ; 10.016 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.788 ; 10.772 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 10.139 ; 10.027 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 11.397 ; 11.291 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 11.557 ; 11.227 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.362 ; 10.016 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 11.409 ; 11.117 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 11.367 ; 11.319 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 11.197 ; 10.858 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 9.512  ; 9.403  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.005 ; 9.799  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.925 ; 10.470 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.481 ; 10.163 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 10.708 ; 10.382 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.634 ; 10.394 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.528 ; 10.260 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.940 ; 10.800 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.512  ; 9.403  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 13.554 ; 13.386 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 12.417 ; 12.776 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.597  ; 7.395  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.130  ; 7.971  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.597  ; 7.395  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.574 ; 11.255 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.415 ; 11.255 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.374 ; 11.191 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.305 ; 12.195 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 11.704 ; 11.574 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.770 ; 10.551 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 10.397 ; 10.230 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 11.335 ; 11.220 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.959 ; 10.890 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 11.608 ; 11.277 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 11.627 ; 11.279 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.397 ; 10.230 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.623 ; 10.405 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.494 ; 10.437 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 11.269 ; 11.120 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 10.522 ; 10.324 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.642 ; 10.542 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.828 ; 11.423 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 10.522 ; 10.324 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.428 ; 11.347 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.233 ; 11.030 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.652 ; 10.448 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.107 ; 10.934 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.090 ; 10.799 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 9.865  ; 9.839  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.584 ; 10.486 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 11.087 ; 11.076 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 12.044 ; 11.866 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.865  ; 9.839  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.244 ; 10.055 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 12.334 ; 12.173 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.601 ; 11.357 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 12.387 ; 11.955 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.248  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 12.771 ; 6.910  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 15.504 ; 7.430  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 15.458 ; 7.853  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.771 ; 6.910  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 18.244 ; 10.762 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 16.543 ; 10.102 ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 5.064  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 7.125  ; 9.549  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 7.710  ; 10.184 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 8.209  ; 10.323 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 7.125  ; 9.549  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 13.897 ; 13.487 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 10.491 ; 12.844 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 10.805 ; 10.506 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.949  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 6.900  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.364  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 7.787  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.900  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 14.465 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 10.092 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 11.033 ; 10.770 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.820 ; 13.433 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 15.899 ; 15.358 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.554 ; 12.373 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.893 ; 12.486 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.945 ; 12.510 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 11.033 ; 10.770 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.150 ; 10.838 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.086 ; 12.668 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 9.638  ; 9.551  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 9.638  ; 9.551  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.096 ; 9.921  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 9.956  ; 9.806  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.637 ; 10.337 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.153 ; 10.851 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.718 ; 10.653 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.585 ; 11.312 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.536 ; 10.410 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.277  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 7.230  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 13.765 ;        ;        ; 13.814 ;
; IN[1]      ; BUS[1]      ; 16.778 ;        ;        ; 16.317 ;
; IN[2]      ; BUS[2]      ; 13.852 ;        ;        ; 13.865 ;
; IN[3]      ; BUS[3]      ; 14.707 ;        ;        ; 14.506 ;
; IN[4]      ; BUS[4]      ; 14.748 ;        ;        ; 14.496 ;
; IN[5]      ; BUS[5]      ; 13.134 ;        ;        ; 13.144 ;
; IN[6]      ; BUS[6]      ; 14.911 ;        ;        ; 14.578 ;
; IN[7]      ; BUS[7]      ; 13.991 ;        ;        ; 13.982 ;
; RST        ; uA[0]       ;        ; 9.239  ; 9.577  ;        ;
; RST        ; uA[1]       ;        ; 9.435  ; 9.831  ;        ;
; RST        ; uA[2]       ;        ; 9.246  ; 9.748  ;        ;
; RST        ; uA[3]       ;        ; 12.725 ; 13.111 ;        ;
; RST        ; uA[4]       ;        ; 12.212 ; 12.595 ;        ;
; SWA        ; uA[0]       ; 13.376 ;        ;        ; 13.289 ;
; SWB        ; uA[1]       ; 13.778 ;        ;        ; 13.600 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 13.271 ;        ;        ; 13.302 ;
; IN[1]      ; BUS[1]      ; 16.084 ;        ;        ; 15.601 ;
; IN[2]      ; BUS[2]      ; 13.275 ;        ;        ; 13.267 ;
; IN[3]      ; BUS[3]      ; 14.075 ;        ;        ; 13.838 ;
; IN[4]      ; BUS[4]      ; 14.218 ;        ;        ; 13.956 ;
; IN[5]      ; BUS[5]      ; 12.606 ;        ;        ; 12.629 ;
; IN[6]      ; BUS[6]      ; 14.313 ;        ;        ; 13.986 ;
; IN[7]      ; BUS[7]      ; 13.526 ;        ;        ; 13.523 ;
; RST        ; uA[0]       ;        ; 8.912  ; 9.228  ;        ;
; RST        ; uA[1]       ;        ; 9.095  ; 9.483  ;        ;
; RST        ; uA[2]       ;        ; 9.003  ; 9.489  ;        ;
; RST        ; uA[3]       ;        ; 12.266 ; 12.634 ;        ;
; RST        ; uA[4]       ;        ; 11.767 ; 12.124 ;        ;
; SWA        ; uA[0]       ; 12.942 ;        ;        ; 12.849 ;
; SWB        ; uA[1]       ; 13.329 ;        ;        ; 13.149 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 18.819 ; 18.819 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 18.819 ; 18.819 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 18.832 ; 18.832 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 18.839 ; 18.839 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 19.194 ; 19.194 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 18.930 ; 18.930 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.316 ; 19.316 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 19.311 ; 19.311 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 19.194 ; 19.194 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 15.616 ; 15.616 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 15.616 ; 15.616 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 15.629 ; 15.629 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 15.636 ; 15.636 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 15.991 ; 15.991 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 15.727 ; 15.727 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 16.113 ; 16.113 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 16.108 ; 16.108 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 15.991 ; 15.991 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 13.161 ; 13.221 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.161 ; 13.221 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.174 ; 13.234 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.181 ; 13.241 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.511 ; 13.577 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 13.257 ; 13.323 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.627 ; 13.693 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 13.622 ; 13.688 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.511 ; 13.577 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.592 ; 10.652 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 10.592 ; 10.652 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.605 ; 10.665 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.612 ; 10.672 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.942 ; 11.008 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.688 ; 10.754 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.058 ; 11.124 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.053 ; 11.119 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.942 ; 11.008 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 18.449    ; 18.580    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 18.449    ; 18.580    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 18.455    ; 18.586    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 18.469    ; 18.600    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 18.807    ; 18.944    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 18.606    ; 18.743    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.018    ; 19.155    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 19.014    ; 19.151    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 18.807    ; 18.944    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 15.405    ; 15.536    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 15.405    ; 15.536    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 15.411    ; 15.542    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 15.425    ; 15.556    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 15.763    ; 15.900    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 15.562    ; 15.699    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 15.974    ; 16.111    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 15.970    ; 16.107    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 15.763    ; 15.900    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 13.005    ; 13.005    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.005    ; 13.005    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.011    ; 13.011    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.025    ; 13.025    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.345    ; 13.345    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 13.151    ; 13.151    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.547    ; 13.547    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 13.542    ; 13.542    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.345    ; 13.345    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.180    ; 10.180    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 10.180    ; 10.180    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.186    ; 10.186    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.200    ; 10.200    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.520    ; 10.520    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.326    ; 10.326    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.722    ; 10.722    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.717    ; 10.717    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.520    ; 10.520    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                      ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 73.84 MHz  ; 73.84 MHz       ; STEP:inst1|inst  ;      ;
; 77.74 MHz  ; 77.74 MHz       ; STEP:inst1|inst1 ;      ;
; 282.25 MHz ; 282.25 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow 1200mV 0C Model Setup Summary         ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst1 ; -15.193 ; -762.625      ;
; STEP:inst1|inst  ; -12.543 ; -41.093       ;
; STEP:inst1|inst3 ; -11.617 ; -88.989       ;
; STEP:inst1|inst2 ; -4.178  ; -23.959       ;
; CLK              ; 0.047   ; 0.000         ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLK              ; -0.402 ; -1.367        ;
; STEP:inst1|inst  ; -0.173 ; -0.173        ;
; STEP:inst1|inst1 ; 0.519  ; 0.000         ;
; STEP:inst1|inst3 ; 0.710  ; 0.000         ;
; STEP:inst1|inst2 ; 3.650  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary      ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -10.523 ; -37.680       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.121 ; -1.347        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005              ;
; CLK              ; -3.000 ; -10.592              ;
; STEP:inst1|inst3 ; -1.487 ; -11.896              ;
; STEP:inst1|inst2 ; -1.487 ; -8.922               ;
; STEP:inst1|inst1 ; -0.050 ; -0.379               ;
+------------------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -15.193 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.978     ; 11.439     ;
; -14.457 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.250     ; 11.270     ;
; -13.061 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.686      ; 11.997     ;
; -12.820 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[0]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.096      ; 12.439     ;
; -12.770 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.182      ; 12.700     ;
; -12.740 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.181      ; 12.496     ;
; -12.677 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.262      ; 12.298     ;
; -12.666 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.251      ; 12.292     ;
; -12.598 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[1]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.086      ; 12.214     ;
; -12.583 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.404      ; 12.436     ;
; -12.517 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.425      ; 12.199     ;
; -12.454 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[0]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.452      ; 12.437     ;
; -12.441 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.453      ; 12.396     ;
; -12.409 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[5]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.694      ; 11.330     ;
; -12.358 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.181      ; 12.093     ;
; -12.327 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.180      ; 12.255     ;
; -12.310 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.615      ; 12.309     ;
; -12.258 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[4]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.086      ; 11.837     ;
; -12.225 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.452      ; 12.214     ;
; -12.212 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.243      ; 12.032     ;
; -12.129 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.178      ; 11.888     ;
; -12.090 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.259      ; 12.096     ;
; -12.083 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.727      ; 11.641     ;
; -12.068 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.838      ; 12.322     ;
; -12.065 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.257      ; 11.903     ;
; -12.054 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[3]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.095      ; 11.698     ;
; -12.004 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.825      ; 12.038     ;
; -11.979 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.359      ; 11.785     ;
; -11.973 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.182      ; 11.714     ;
; -11.960 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.257      ; 11.798     ;
; -11.919 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[2]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.274      ; 11.578     ;
; -11.905 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.360      ; 11.714     ;
; -11.880 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.451      ; 11.840     ;
; -11.864 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.631     ; 7.957      ;
; -11.859 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.840      ; 12.137     ;
; -11.857 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.687      ; 12.281     ;
; -11.828 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.686      ; 12.085     ;
; -11.822 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.241      ; 11.640     ;
; -11.808 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.736      ; 11.819     ;
; -11.726 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.403      ; 11.578     ;
; -11.684 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.839      ; 11.956     ;
; -11.671 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[5]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.252      ; 11.292     ;
; -11.647 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.492      ; 11.501     ;
; -11.587 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.259     ; 8.052      ;
; -11.581 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.613      ; 11.577     ;
; -11.550 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.686      ; 11.797     ;
; -11.533 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.631     ; 7.626      ;
; -11.503 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.425      ; 12.511     ;
; -11.450 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.654      ; 11.678     ;
; -11.436 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.616      ; 11.442     ;
; -11.433 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.674      ; 11.676     ;
; -11.401 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.478      ; 11.615     ;
; -11.390 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.827      ; 11.954     ;
; -11.380 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.838      ; 11.956     ;
; -11.360 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.903     ; 8.020      ;
; -11.287 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.249     ; 7.762      ;
; -11.284 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.239      ; 11.271     ;
; -11.241 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.425      ; 12.247     ;
; -11.231 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.638      ; 11.294     ;
; -11.216 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.958      ; 11.802     ;
; -11.135 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.425      ; 12.110     ;
; -11.015 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.665      ; 11.422     ;
; -10.986 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.479      ; 11.202     ;
; -10.929 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.977     ; 7.176      ;
; -10.845 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.676      ; 11.268     ;
; -10.810 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.690      ; 11.083     ;
; -10.791 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.531     ; 7.823      ;
; -10.786 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.425      ; 11.794     ;
; -10.641 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.425      ; 11.756     ;
; -10.634 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.667      ; 10.731     ;
; -10.590 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.654      ; 10.980     ;
; -10.364 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -2.249     ; 7.178      ;
; -9.975  ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.402     ; 9.448      ;
; -9.964  ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.033      ; 8.747      ;
; -9.882  ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.572     ; 9.185      ;
; -9.723  ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[0]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.557     ; 9.189      ;
; -9.691  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.602      ; 9.050      ;
; -9.673  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.471     ; 9.450      ;
; -9.667  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.472     ; 9.249      ;
; -9.622  ; ALU_MD:inst|inst7[4]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.400     ; 9.097      ;
; -9.607  ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.676     ; 8.806      ;
; -9.600  ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.050     ; 9.552      ;
; -9.574  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.642     ; 8.986      ;
; -9.568  ; ALU_MD:inst|inst7[2]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.569     ; 8.874      ;
; -9.521  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.410     ; 9.188      ;
; -9.513  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.672      ; 8.409      ;
; -9.508  ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.561     ; 8.806      ;
; -9.507  ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.220     ; 9.289      ;
; -9.506  ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.665     ; 8.700      ;
; -9.499  ; ALU_MD:inst|inst7[4]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.389     ; 8.969      ;
; -9.462  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.772      ; 8.991      ;
; -9.434  ; ALU_MD:inst|inst7[2]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.558     ; 8.735      ;
; -9.432  ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[4]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.737     ; 8.688      ;
; -9.428  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.580     ; 8.925      ;
; -9.425  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.252      ; 9.052      ;
; -9.411  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.472     ; 9.014      ;
; -9.407  ; ALU_MD:inst|inst7[1]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.402     ; 8.880      ;
; -9.395  ; ALU_MD:inst|inst8[0]                                                                                                  ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.405      ; 8.550      ;
; -9.392  ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.074      ; 8.797      ;
; -9.371  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.772      ; 8.900      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -12.543 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -2.720     ; 10.862     ;
; -11.407 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.073     ; 12.373     ;
; -11.365 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.069     ; 12.335     ;
; -10.363 ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.647     ; 7.255      ;
; -10.327 ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.373     ; 7.493      ;
; -10.275 ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.543     ; 7.271      ;
; -10.217 ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.542     ; 7.214      ;
; -10.118 ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.540     ; 7.117      ;
; -10.115 ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.371     ; 7.283      ;
; -10.081 ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.991     ; 7.629      ;
; -10.071 ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.173     ; 7.437      ;
; -10.049 ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.373     ; 7.215      ;
; -9.921  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.186     ; 7.274      ;
; -9.906  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.991     ; 7.454      ;
; -9.871  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.163     ; 7.247      ;
; -9.869  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.001     ; 7.407      ;
; -9.793  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.374     ; 6.958      ;
; -9.752  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.000     ; 7.291      ;
; -9.720  ; ALU_MD:inst|inst7[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.826     ; 9.433      ;
; -9.627  ; ALU_MD:inst|inst7[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.996     ; 9.170      ;
; -9.553  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.164     ; 6.928      ;
; -9.367  ; ALU_MD:inst|inst7[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.824     ; 9.082      ;
; -9.352  ; ALU_MD:inst|inst7[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.100     ; 8.791      ;
; -9.331  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.104     ; 8.766      ;
; -9.313  ; ALU_MD:inst|inst7[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.993     ; 8.859      ;
; -9.295  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.830     ; 9.004      ;
; -9.243  ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.000     ; 8.782      ;
; -9.207  ; ALU_MD:inst|inst8[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.454     ; 9.292      ;
; -9.185  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.999     ; 8.725      ;
; -9.152  ; ALU_MD:inst|inst7[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.826     ; 8.865      ;
; -9.092  ; ALU_MD:inst|inst8[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.617     ; 9.014      ;
; -9.086  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.997     ; 8.628      ;
; -9.083  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.828     ; 8.794      ;
; -9.078  ; ALU_MD:inst|inst8[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.444     ; 9.173      ;
; -9.060  ; ALU_MD:inst|inst8[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.639     ; 8.960      ;
; -9.049  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.448     ; 9.140      ;
; -9.039  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.630     ; 8.948      ;
; -9.017  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.830     ; 8.726      ;
; -8.966  ; ALU_MD:inst|inst7[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.995     ; 8.510      ;
; -8.889  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.643     ; 8.785      ;
; -8.874  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.448     ; 8.965      ;
; -8.863  ; ALU_MD:inst|inst8[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.453     ; 8.949      ;
; -8.839  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.620     ; 8.758      ;
; -8.837  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.458     ; 8.918      ;
; -8.829  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.844     ; 7.524      ;
; -8.827  ; ALU_MD:inst|inst8[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.444     ; 8.922      ;
; -8.814  ; ALU_MD:inst|inst7[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.827     ; 8.526      ;
; -8.768  ; ALU_MD:inst|inst8[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.616     ; 8.691      ;
; -8.761  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.831     ; 8.469      ;
; -8.734  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.387     ; 4.886      ;
; -8.720  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.457     ; 8.802      ;
; -8.639  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.844     ; 7.334      ;
; -8.597  ; ALU_MD:inst|inst8[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.626     ; 8.510      ;
; -8.544  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.387     ; 4.696      ;
; -8.521  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.621     ; 8.439      ;
; -8.066  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.068     ; 9.037      ;
; -7.914  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.844     ; 6.609      ;
; -7.898  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.844     ; 6.593      ;
; -7.560  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.387     ; 3.712      ;
; -7.544  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.387     ; 3.696      ;
; -7.487  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.844     ; 6.182      ;
; -7.272  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.387     ; 3.424      ;
; -7.183  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.840     ; 5.882      ;
; -6.993  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.840     ; 5.692      ;
; -6.476  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.473      ; 9.988      ;
; -6.381  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.070     ; 7.350      ;
; -6.309  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.844     ; 5.004      ;
; -6.299  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -4.387     ; 2.451      ;
; -6.093  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.477      ; 9.609      ;
; -4.547  ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.074     ; 4.012      ;
; -4.441  ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.216     ; 3.764      ;
; -4.432  ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.230     ; 3.741      ;
; -4.345  ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.119     ; 3.765      ;
; -4.329  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.074     ; 5.294      ;
; -4.292  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 4.194      ; 9.765      ;
; -4.253  ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.071     ; 3.721      ;
; -4.238  ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.049     ; 3.728      ;
; -4.187  ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.037     ; 3.689      ;
; -4.077  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 1.651      ; 7.007      ;
; -4.039  ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.228     ; 3.350      ;
; -3.988  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.705      ; 6.232      ;
; -3.926  ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.231     ; 3.234      ;
; -3.882  ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.071     ; 3.350      ;
; -3.846  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.500        ; 1.651      ; 6.276      ;
; -3.778  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.500        ; 4.194      ; 8.751      ;
; -3.749  ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.170     ; 3.118      ;
; -3.626  ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.230     ; 2.935      ;
; -3.624  ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.058     ; 3.105      ;
; -3.610  ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.060     ; 3.089      ;
; -3.602  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.989      ; 6.130      ;
; -3.479  ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.021     ; 2.997      ;
; -3.413  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.145      ; 4.597      ;
; -3.408  ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.384     ; 2.563      ;
; -3.393  ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.071     ; 2.861      ;
; -3.318  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.398     ; 1.959      ;
; -3.314  ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.037     ; 2.816      ;
; -3.267  ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.214     ; 2.592      ;
; -3.083  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -2.402     ; 1.720      ;
; -3.079  ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.071     ; 2.547      ;
; -3.049  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.144      ; 4.232      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -11.617 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 12.471     ;
; -11.288 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 12.142     ;
; -11.142 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 11.996     ;
; -11.090 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 11.944     ;
; -11.067 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 11.921     ;
; -11.029 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 11.883     ;
; -10.999 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 11.853     ;
; -10.757 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.148     ; 11.611     ;
; -9.448  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.971     ; 8.979      ;
; -9.446  ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.075     ; 8.873      ;
; -9.439  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.799     ; 9.142      ;
; -9.374  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.968     ; 8.908      ;
; -9.316  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.971     ; 8.847      ;
; -9.308  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 9.009      ;
; -9.307  ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.592     ; 9.217      ;
; -9.305  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 9.006      ;
; -9.286  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.987      ;
; -9.256  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.968     ; 8.790      ;
; -9.215  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.971     ; 8.746      ;
; -9.181  ; ALU_MD:inst|inst7[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.970     ; 8.713      ;
; -9.175  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.876      ;
; -9.166  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.867      ;
; -9.164  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 9.247      ;
; -9.147  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.848      ;
; -9.146  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.614     ; 9.034      ;
; -9.087  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.788      ;
; -9.066  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 9.139      ;
; -9.047  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 9.120      ;
; -9.029  ; ALU_MD:inst|inst7[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.802     ; 8.729      ;
; -9.028  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.614     ; 8.916      ;
; -8.996  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.697      ;
; -8.970  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.671      ;
; -8.955  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.799     ; 8.658      ;
; -8.953  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.968     ; 8.487      ;
; -8.949  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.428     ; 9.023      ;
; -8.940  ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.075     ; 8.367      ;
; -8.923  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 9.006      ;
; -8.904  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.605      ;
; -8.904  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.987      ;
; -8.901  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.968     ; 8.435      ;
; -8.841  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.924      ;
; -8.812  ; ALU_MD:inst|inst8[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.601     ; 8.713      ;
; -8.811  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.971     ; 8.342      ;
; -8.795  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 8.868      ;
; -8.791  ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.591     ; 8.702      ;
; -8.778  ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.971     ; 8.309      ;
; -8.761  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.462      ;
; -8.759  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.460      ;
; -8.744  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 8.817      ;
; -8.740  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.441      ;
; -8.725  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.614     ; 8.613      ;
; -8.666  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.749      ;
; -8.658  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.741      ;
; -8.649  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.968     ; 8.183      ;
; -8.648  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.614     ; 8.536      ;
; -8.646  ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.075     ; 8.073      ;
; -8.641  ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.592     ; 8.551      ;
; -8.606  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 8.679      ;
; -8.598  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.799     ; 8.301      ;
; -8.589  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.428     ; 8.663      ;
; -8.568  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.428     ; 8.642      ;
; -8.525  ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.799     ; 8.228      ;
; -8.513  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.596      ;
; -8.484  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 8.557      ;
; -8.451  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.428     ; 8.525      ;
; -8.435  ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.968     ; 7.969      ;
; -8.430  ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.131      ;
; -8.430  ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.801     ; 8.131      ;
; -8.421  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.614     ; 8.309      ;
; -8.415  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.498      ;
; -8.401  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 8.474      ;
; -8.356  ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.591     ; 8.267      ;
; -8.352  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.435      ;
; -8.287  ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.370      ;
; -8.277  ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.614     ; 8.165      ;
; -8.206  ; ALU_MD:inst|inst7[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.802     ; 7.906      ;
; -8.195  ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.428     ; 8.269      ;
; -8.194  ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 8.267      ;
; -8.184  ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 8.267      ;
; -7.758  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 8.613      ;
; -7.708  ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.592     ; 7.618      ;
; -7.420  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 8.275      ;
; -7.192  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 8.047      ;
; -7.185  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.872      ;
; -7.178  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.865      ;
; -7.136  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 7.991      ;
; -6.995  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.682      ;
; -6.988  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.675      ;
; -6.974  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 7.829      ;
; -6.916  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.603      ;
; -6.826  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 7.681      ;
; -6.758  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.445      ;
; -6.726  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.413      ;
; -6.710  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.397      ;
; -6.611  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.147     ; 7.466      ;
; -6.568  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.255      ;
; -6.520  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.207      ;
; -6.390  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.077      ;
; -6.373  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 5.060      ;
; -6.200  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.815     ; 4.887      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -4.178 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.502     ; 4.678      ;
; -4.141 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.501     ; 4.642      ;
; -4.109 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.501     ; 4.610      ;
; -4.106 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.503     ; 4.605      ;
; -3.780 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.499     ; 4.283      ;
; -3.645 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.041     ; 4.606      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                     ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.047 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.605      ; 5.290      ;
; 0.074 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.605      ; 5.263      ;
; 0.134 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.605      ; 5.203      ;
; 0.212 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.605      ; 5.125      ;
; 0.223 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.601      ; 5.610      ;
; 0.270 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.601      ; 5.063      ;
; 0.437 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.605      ; 5.400      ;
; 0.475 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.601      ; 4.858      ;
; 0.555 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.601      ; 4.778      ;
; 0.579 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.605      ; 5.258      ;
; 0.584 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.601      ; 5.249      ;
; 0.634 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.605      ; 5.203      ;
; 0.657 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.601      ; 4.676      ;
; 0.694 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.601      ; 5.139      ;
; 0.766 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.601      ; 5.067      ;
; 0.776 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.605      ; 5.061      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.402 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 4.785      ; 4.848      ;
; -0.386 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 4.789      ; 4.868      ;
; -0.377 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 4.785      ; 4.873      ;
; -0.251 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 4.785      ; 4.499      ;
; -0.249 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 4.789      ; 5.005      ;
; -0.202 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 4.785      ; 5.048      ;
; -0.199 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 4.785      ; 4.551      ;
; -0.197 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 4.789      ; 5.057      ;
; -0.154 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 4.785      ; 4.596      ;
; -0.060 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 4.789      ; 5.194      ;
; 0.120  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 4.785      ; 4.870      ;
; 0.145  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 4.785      ; 5.395      ;
; 0.174  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 4.789      ; 4.928      ;
; 0.249  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 4.789      ; 5.003      ;
; 0.308  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 4.789      ; 5.062      ;
; 0.334  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 4.789      ; 5.088      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.173 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 4.371      ; 4.688      ;
; -0.093 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 4.371      ; 4.768      ;
; -0.089 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 4.371      ; 4.272      ;
; -0.070 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 4.371      ; 4.291      ;
; 0.673  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.721      ; 2.884      ;
; 0.750  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.721      ; 2.961      ;
; 0.899  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.721      ; 2.610      ;
; 1.065  ; uPC:inst2|uA_reg:inst9|inst3                                                                                          ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.041      ; 1.356      ;
; 1.123  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.721      ; 2.834      ;
; 1.188  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.182     ; 0.756      ;
; 1.189  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.179     ; 0.760      ;
; 1.205  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.182     ; 0.773      ;
; 1.222  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.181     ; 0.791      ;
; 1.233  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.183     ; 0.800      ;
; 1.384  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.183     ; 0.951      ;
; 1.398  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 1.801      ;
; 1.414  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 1.817      ;
; 1.533  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.360     ; 0.923      ;
; 1.659  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.361     ; 1.048      ;
; 1.771  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 2.174      ;
; 1.859  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 2.262      ;
; 1.991  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.255      ; 3.996      ;
; 2.029  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.499      ; 2.778      ;
; 2.066  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 2.469      ;
; 2.207  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 2.610      ;
; 2.304  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.983      ; 4.037      ;
; 2.309  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 2.712      ;
; 2.411  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.153      ; 2.814      ;
; 2.610  ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.474     ; 1.886      ;
; 2.727  ; uPC:inst2|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.501      ; 3.478      ;
; 2.765  ; uPC:inst2|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.501      ; 3.516      ;
; 2.895  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.502      ; 3.647      ;
; 2.903  ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.487     ; 2.166      ;
; 2.963  ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.660     ; 2.053      ;
; 2.977  ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.473     ; 2.254      ;
; 2.995  ; uPC:inst2|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.149     ; 1.096      ;
; 3.001  ; uPC:inst2|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.149     ; 1.102      ;
; 3.191  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.503      ; 3.944      ;
; 3.202  ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 2.271      ;
; 3.259  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.725      ; 6.214      ;
; 3.307  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.720      ; 6.257      ;
; 3.332  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.148     ; 1.434      ;
; 3.348  ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.820     ; 2.278      ;
; 3.390  ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 2.459      ;
; 3.392  ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.649     ; 2.493      ;
; 3.419  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.151     ; 1.518      ;
; 3.421  ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.953     ; 2.218      ;
; 3.461  ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.633     ; 2.578      ;
; 3.469  ; uPC:inst2|uA_reg:inst9|inst3                                                                                          ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.609     ; 1.110      ;
; 3.522  ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.671     ; 2.601      ;
; 3.550  ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.835     ; 2.465      ;
; 3.551  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -2.147     ; 1.654      ;
; 3.665  ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.669     ; 2.746      ;
; 3.719  ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.731     ; 2.738      ;
; 3.818  ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.682     ; 2.886      ;
; 3.921  ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.834     ; 2.837      ;
; 3.996  ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.833     ; 2.913      ;
; 4.085  ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 3.154      ;
; 4.103  ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.722     ; 3.131      ;
; 4.104  ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.649     ; 3.205      ;
; 4.202  ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.662     ; 3.290      ;
; 4.217  ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.833     ; 3.134      ;
; 4.249  ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.822     ; 3.177      ;
; 4.250  ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.685     ; 3.315      ;
; 4.355  ; ALU_MD:inst|inst8[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.081     ; 4.024      ;
; 4.380  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.072      ; 4.682      ;
; 4.552  ; ALU_MD:inst|inst7[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.689     ; 3.613      ;
; 4.595  ; ALU_MD:inst|inst8[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.247     ; 4.098      ;
; 4.684  ; ALU_MD:inst|inst8[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.090     ; 4.344      ;
; 4.697  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.070      ; 4.997      ;
; 4.831  ; ALU_MD:inst|inst7[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.611     ; 3.970      ;
; 4.862  ; ALU_MD:inst|inst8[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.257     ; 4.355      ;
; 5.045  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.420     ; 3.375      ;
; 5.066  ; ALU_MD:inst|inst7[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.446     ; 4.370      ;
; 5.267  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.420     ; 3.597      ;
; 5.274  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.095     ; 4.929      ;
; 5.381  ; ALU_MD:inst|inst8[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.269     ; 4.862      ;
; 5.492  ; ALU_MD:inst|inst8[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.091     ; 5.151      ;
; 5.545  ; ALU_MD:inst|inst8[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.081     ; 5.214      ;
; 5.574  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.252     ; 5.072      ;
; 5.583  ; ALU_MD:inst|inst7[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.447     ; 4.886      ;
; 5.689  ; ALU_MD:inst|inst7[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.448     ; 4.991      ;
; 5.694  ; ALU_MD:inst|inst7[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.610     ; 4.834      ;
; 5.745  ; ALU_MD:inst|inst8[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.246     ; 5.249      ;
; 5.786  ; ALU_MD:inst|inst7[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.608     ; 4.928      ;
; 5.823  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.078      ; 6.131      ;
; 5.840  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.274     ; 5.316      ;
; 5.869  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.086     ; 5.533      ;
; 5.880  ; ALU_MD:inst|inst7[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.447     ; 5.183      ;
; 5.927  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.079      ; 6.236      ;
; 5.951  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.086     ; 5.615      ;
; 5.976  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.425     ; 4.301      ;
; 6.103  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.694     ; 5.159      ;
; 6.138  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.262     ; 5.626      ;
; 6.148  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.251     ; 5.647      ;
; 6.212  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.615     ; 5.347      ;
; 6.284  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.613     ; 5.421      ;
; 6.406  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.452     ; 5.704      ;
; 6.413  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -4.075     ; 2.088      ;
; 6.472  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.453     ; 5.769      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.519 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.850      ; 4.369      ;
; 0.724 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.578      ; 4.302      ;
; 0.731 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.145      ; 1.396      ;
; 0.740 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.308      ; 4.048      ;
; 0.744 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.305      ; 4.049      ;
; 0.760 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.247      ; 4.007      ;
; 0.805 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.850      ; 4.655      ;
; 0.816 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.125      ; 3.941      ;
; 0.833 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.930      ; 3.763      ;
; 0.850 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.850      ; 4.700      ;
; 0.889 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.461      ; 4.350      ;
; 0.899 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.188      ; 2.087      ;
; 0.919 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.945      ; 3.864      ;
; 0.943 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.036      ; 3.979      ;
; 0.945 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.850      ; 4.795      ;
; 0.946 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.098      ; 4.044      ;
; 0.947 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.033      ; 3.980      ;
; 0.955 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.196      ; 4.151      ;
; 0.969 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.126      ; 4.095      ;
; 0.997 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.578      ; 4.575      ;
; 0.998 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.094      ; 1.612      ;
; 1.018 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.205      ; 1.743      ;
; 1.024 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.291      ; 4.315      ;
; 1.034 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.815      ; 2.369      ;
; 1.038 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.151      ; 4.189      ;
; 1.042 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.578      ; 4.620      ;
; 1.081 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.189      ; 4.270      ;
; 1.083 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.189      ; 2.272      ;
; 1.094 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.293      ; 4.387      ;
; 1.115 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.853      ; 3.968      ;
; 1.123 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.307      ; 4.430      ;
; 1.123 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.658      ; 3.781      ;
; 1.134 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.191      ; 1.845      ;
; 1.136 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.850      ; 4.986      ;
; 1.137 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.578      ; 4.715      ;
; 1.141 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.815      ; 2.476      ;
; 1.166 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.148      ; 4.314      ;
; 1.179 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.046      ; 1.745      ;
; 1.180 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.975      ; 4.155      ;
; 1.190 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.826      ; 4.016      ;
; 1.194 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.114      ; 4.308      ;
; 1.198 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.422      ; 1.620      ;
; 1.206 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.148      ; 4.354      ;
; 1.224 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.879      ; 4.103      ;
; 1.237 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.002      ; 2.239      ;
; 1.238 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.070      ; 4.308      ;
; 1.261 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.996      ; 1.777      ;
; 1.266 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.850      ; 5.116      ;
; 1.278 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.673      ; 3.951      ;
; 1.280 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.073      ; 4.353      ;
; 1.280 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.072      ; 4.352      ;
; 1.281 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.148      ; 4.429      ;
; 1.281 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.019      ; 4.300      ;
; 1.284 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.135      ; 4.419      ;
; 1.293 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.815      ; 2.628      ;
; 1.304 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.924      ; 4.228      ;
; 1.309 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.114      ; 4.423      ;
; 1.328 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.932      ; 4.260      ;
; 1.335 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.815      ; 2.670      ;
; 1.343 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.546      ; 1.889      ;
; 1.368 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.843      ; 1.731      ;
; 1.369 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.580      ; 1.949      ;
; 1.371 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.189      ; 2.080      ;
; 1.373 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.577      ; 1.950      ;
; 1.389 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.854      ; 4.243      ;
; 1.398 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.876      ; 4.274      ;
; 1.405 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.801      ; 1.726      ;
; 1.407 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.578      ; 4.985      ;
; 1.424 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.872      ; 4.296      ;
; 1.424 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.046      ; 1.990      ;
; 1.426 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.876      ; 4.302      ;
; 1.429 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.148      ; 4.577      ;
; 1.430 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.798      ; 4.228      ;
; 1.440 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.021      ; 4.461      ;
; 1.441 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.344      ; 1.785      ;
; 1.448 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.137      ; 4.585      ;
; 1.464 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.723      ; 4.187      ;
; 1.472 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.801      ; 4.273      ;
; 1.472 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.800      ; 4.272      ;
; 1.476 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.863      ; 4.339      ;
; 1.488 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.903      ; 4.391      ;
; 1.493 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[5]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.177      ; 4.670      ;
; 1.501 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.842      ; 4.343      ;
; 1.501 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.968      ; 1.989      ;
; 1.506 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.901      ; 4.407      ;
; 1.509 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.035      ; 4.544      ;
; 1.516 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.046      ; 2.082      ;
; 1.520 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.660      ; 4.180      ;
; 1.528 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.721      ; 4.249      ;
; 1.529 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.058      ; 1.587      ;
; 1.547 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.033      ; 2.100      ;
; 1.552 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.024      ; 2.096      ;
; 1.554 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.771      ; 1.845      ;
; 1.563 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.815      ; 2.898      ;
; 1.572 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.012      ; 2.104      ;
; 1.579 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.206      ; 2.305      ;
; 1.583 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.203      ; 2.306      ;
; 1.590 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst8[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.716      ; 4.306      ;
; 1.598 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.307      ; 4.905      ;
; 1.605 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.815      ; 2.940      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.710 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.981      ;
; 0.724 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.995      ;
; 0.729 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.000      ;
; 0.730 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.001      ;
; 0.752 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.023      ;
; 0.882 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.153      ;
; 1.034 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.305      ;
; 1.045 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.316      ;
; 1.046 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.317      ;
; 1.046 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.317      ;
; 1.062 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.333      ;
; 1.063 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.334      ;
; 1.131 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.402      ;
; 1.139 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.410      ;
; 1.156 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.427      ;
; 1.167 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.438      ;
; 1.168 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.439      ;
; 1.168 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.439      ;
; 1.179 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.450      ;
; 1.184 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.455      ;
; 1.185 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.456      ;
; 1.186 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.457      ;
; 1.246 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.517      ;
; 1.253 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.524      ;
; 1.261 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.532      ;
; 1.278 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.549      ;
; 1.289 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.560      ;
; 1.290 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.561      ;
; 1.306 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.577      ;
; 1.308 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.579      ;
; 1.375 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.646      ;
; 1.411 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.682      ;
; 1.475 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.746      ;
; 1.740 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 2.011      ;
; 2.112 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 2.383      ;
; 2.117 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.130      ;
; 2.127 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 2.398      ;
; 2.253 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.266      ;
; 2.340 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.353      ;
; 2.534 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.547      ;
; 2.534 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.275      ;
; 2.537 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.278      ;
; 2.543 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.556      ;
; 2.633 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.646      ;
; 2.726 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.467      ;
; 2.730 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.471      ;
; 2.747 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.488      ;
; 2.825 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.566      ;
; 2.926 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 4.939      ;
; 2.989 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.298      ; 5.002      ;
; 3.009 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.617     ; 2.107      ;
; 3.133 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.444     ; 2.404      ;
; 3.150 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.431     ; 2.434      ;
; 3.152 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.430     ; 2.437      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 2.768      ; 6.162      ;
; 3.181 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 4.922      ;
; 3.346 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.026      ; 5.087      ;
; 3.432 ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.638     ; 2.509      ;
; 3.436 ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.638     ; 2.513      ;
; 3.445 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.688     ; 2.472      ;
; 3.449 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.606     ; 2.558      ;
; 3.467 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.910     ; 2.272      ;
; 3.518 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.590     ; 2.643      ;
; 3.544 ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.639     ; 2.620      ;
; 3.564 ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.628     ; 2.651      ;
; 3.578 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.777     ; 2.516      ;
; 3.722 ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.626     ; 2.811      ;
; 3.758 ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.638     ; 2.835      ;
; 3.776 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.679     ; 2.812      ;
; 3.922 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.779     ; 2.858      ;
; 3.943 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.790     ; 2.868      ;
; 4.090 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.792     ; 3.013      ;
; 4.096 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.791     ; 3.020      ;
; 4.146 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.606     ; 3.255      ;
; 4.171 ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.790     ; 3.096      ;
; 4.244 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.619     ; 3.340      ;
; 4.401 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.038     ; 4.078      ;
; 4.594 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.646     ; 3.663      ;
; 4.637 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.204     ; 4.148      ;
; 4.790 ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.642     ; 3.863      ;
; 5.037 ; ALU_MD:inst|inst8[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.214     ; 4.538      ;
; 5.112 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.403     ; 4.424      ;
; 5.171 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.377     ; 3.509      ;
; 5.224 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.047     ; 4.892      ;
; 5.271 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.038     ; 4.948      ;
; 5.307 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.377     ; 3.645      ;
; 5.317 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.403     ; 4.629      ;
; 5.371 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.568     ; 4.518      ;
; 5.393 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.377     ; 3.731      ;
; 5.394 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.377     ; 3.732      ;
; 5.398 ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.203     ; 4.910      ;
; 5.438 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.226     ; 4.927      ;
; 5.517 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.404     ; 4.828      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 3.650 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.336      ; 4.201      ;
; 3.862 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.141     ; 3.936      ;
; 4.136 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.143     ; 4.208      ;
; 4.145 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.143     ; 4.217      ;
; 4.151 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.145     ; 4.221      ;
; 4.183 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.144     ; 4.254      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -10.523 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.499     ; 11.026     ;
; -8.343  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.426     ; 7.419      ;
; -8.307  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.152     ; 7.657      ;
; -8.255  ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.322     ; 7.435      ;
; -8.197  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.321     ; 7.378      ;
; -8.098  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.319     ; 7.281      ;
; -8.095  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.150     ; 7.447      ;
; -8.061  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.770     ; 7.793      ;
; -8.051  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.952     ; 7.601      ;
; -8.029  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.152     ; 7.379      ;
; -7.956  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.170     ; 6.288      ;
; -7.901  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.965     ; 7.438      ;
; -7.886  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.770     ; 7.618      ;
; -7.851  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.942     ; 7.411      ;
; -7.849  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.780     ; 7.571      ;
; -7.773  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.153     ; 7.122      ;
; -7.766  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.170     ; 6.098      ;
; -7.732  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.779     ; 7.455      ;
; -7.533  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.943     ; 7.092      ;
; -7.144  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.168     ; 5.478      ;
; -7.128  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.168     ; 5.462      ;
; -6.611  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.168     ; 4.945      ;
; -5.603  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.147      ; 8.752      ;
; -5.446  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -2.169     ; 3.779      ;
; -5.443  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.149      ; 8.594      ;
; -5.353  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.148      ; 8.503      ;
; -5.183  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.149      ; 8.334      ;
; -4.110  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 2.151      ; 7.263      ;
; -3.416  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.870      ; 8.528      ;
; -3.015  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.870      ; 7.627      ;
; 0.052   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.868      ; 4.558      ;
; 0.056   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.870      ; 4.556      ;
; 0.065   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.868      ; 5.045      ;
; 0.103   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.868      ; 4.507      ;
; 0.107   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.870      ; 4.505      ;
; 0.121   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.870      ; 4.991      ;
; 0.168   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.868      ; 4.942      ;
; 0.224   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.870      ; 4.888      ;
; 0.255   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.869      ; 4.356      ;
; 0.264   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.869      ; 4.847      ;
; 0.274   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.869      ; 4.337      ;
; 0.345   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.869      ; 4.766      ;
; 0.468   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.870      ; 4.144      ;
; 0.540   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.870      ; 4.572      ;
; 1.190   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 3.872      ; 3.424      ;
; 1.209   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 3.872      ; 3.405      ;
; 1.507   ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 3.872      ; 3.607      ;
; 1.588   ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 3.872      ; 3.526      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.121 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.053      ; 3.387      ;
; -1.021 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.053      ; 3.467      ;
; -0.739 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.053      ; 3.269      ;
; -0.720 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.053      ; 3.288      ;
; -0.196 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.051      ; 4.310      ;
; -0.120 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.051      ; 3.886      ;
; -0.030 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.050      ; 4.475      ;
; 0.049  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.050      ; 4.054      ;
; 0.068  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.050      ; 4.073      ;
; 0.070  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.050      ; 4.555      ;
; 0.084  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.051      ; 4.570      ;
; 0.163  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.051      ; 4.669      ;
; 0.178  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.051      ; 4.184      ;
; 0.228  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.051      ; 4.234      ;
; 0.260  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.049      ; 4.744      ;
; 0.322  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.049      ; 4.326      ;
; 0.339  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 4.049      ; 4.843      ;
; 0.372  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 4.049      ; 4.376      ;
; 2.637  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.402      ; 5.254      ;
; 3.224  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 4.051      ; 7.230      ;
; 3.623  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 4.051      ; 8.109      ;
; 3.880  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.399      ; 6.494      ;
; 4.368  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.400      ; 6.983      ;
; 4.624  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.413     ; 3.926      ;
; 4.681  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.400      ; 7.296      ;
; 4.879  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 2.398      ; 7.492      ;
; 4.924  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.570     ; 4.069      ;
; 5.145  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.746     ; 3.114      ;
; 5.190  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.592     ; 4.313      ;
; 5.219  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.404     ; 4.530      ;
; 5.301  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.404     ; 4.612      ;
; 5.423  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.569     ; 4.569      ;
; 5.453  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.012     ; 4.156      ;
; 5.488  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.580     ; 4.623      ;
; 5.562  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.933     ; 4.344      ;
; 5.634  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.931     ; 4.418      ;
; 5.756  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.770     ; 4.701      ;
; 5.757  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.771     ; 4.701      ;
; 5.850  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.414     ; 5.151      ;
; 5.944  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.769     ; 4.890      ;
; 5.986  ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.934     ; 4.767      ;
; 6.022  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.745     ; 3.992      ;
; 6.060  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.770     ; 5.005      ;
; 6.394  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.745     ; 4.364      ;
; 6.463  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; -0.141     ; 6.537      ;
; 6.478  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.745     ; 4.448      ;
; 7.176  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.747     ; 5.144      ;
; 7.282  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.747     ; 5.250      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.150  ; 0.380        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.150  ; 0.380        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.151  ; 0.381        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.151  ; 0.381        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.207  ; 0.437        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.325  ; 0.555        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.330  ; 0.330        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.330  ; 0.330        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.385  ; 0.615        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.385  ; 0.615        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.385  ; 0.615        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.387  ; 0.617        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.390  ; 0.390        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.651  ; 0.651        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.651  ; 0.651        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.662  ; 0.662        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.663  ; 0.663        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.237  ; 0.237        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.249  ; 0.249        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.249  ; 0.249        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.404  ; 0.404        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.588  ; 0.588        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.615  ; 0.799        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.617  ; 0.801        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.633  ; 0.633        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.738  ; 0.738        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.738  ; 0.738        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.748  ; 0.748        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.748  ; 0.748        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.748  ; 0.748        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.748  ; 0.748        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.750  ; 0.750        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.327  ; 0.327        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.327  ; 0.327        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datad                                                                                       ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.544  ; 0.728        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datad                                                                                       ;
; 0.668  ; 0.668        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.668  ; 0.668        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.677  ; 0.677        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.034  ; 0.250        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; 0.075  ; 0.291        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; 0.076  ; 0.292        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; 0.076  ; 0.292        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; 0.076  ; 0.292        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst3|clk                  ;
; 0.345  ; 0.345        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst2~_emulated|clk        ;
; 0.345  ; 0.345        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst5~_emulated|clk        ;
; 0.346  ; 0.346        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst1~_emulated|clk        ;
; 0.346  ; 0.346        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst4~_emulated|clk        ;
; 0.346  ; 0.346        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst~_emulated|clk         ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.357  ; 0.357        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.515  ; 0.699        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.516  ; 0.700        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; 0.516  ; 0.700        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; 0.516  ; 0.700        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; 0.517  ; 0.701        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; 0.556  ; 0.740        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; 0.638  ; 0.638        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.638  ; 0.638        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst~_emulated|clk         ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst1~_emulated|clk        ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst4~_emulated|clk        ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst5~_emulated|clk        ;
; 0.650  ; 0.650        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst2~_emulated|clk        ;
; 0.689  ; 0.689        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst3|clk                  ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; -0.050 ; -0.050       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; -0.045 ; -0.045       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ;
; -0.006 ; -0.006       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ;
; -0.004 ; -0.004       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datad                        ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datad                        ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; -0.002 ; -0.002       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.004  ; 0.004        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ;
; 0.007  ; 0.007        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[1]|datab                                ;
; 0.009  ; 0.009        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ;
; 0.025  ; 0.025        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[5]|datac                                ;
; 0.026  ; 0.026        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ;
; 0.026  ; 0.026        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[4]|datac                                ;
; 0.039  ; 0.039        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[3]|datad                                ;
; 0.040  ; 0.040        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[7]|datad                                ;
; 0.041  ; 0.041        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[0]|datad                                ;
; 0.044  ; 0.044        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[6]|dataa                                ;
; 0.046  ; 0.046        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[2]|datac                                ;
; 0.050  ; 0.050        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.050  ; 0.050        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.055  ; 0.055        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ;
; 0.056  ; 0.056        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[1]                                     ;
; 0.064  ; 0.064        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[6]                                     ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[0]                                     ;
; 0.065  ; 0.065        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[4]                                     ;
; 0.071  ; 0.071        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[1]                                     ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[0]                                     ;
; 0.089  ; 0.089        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[3]                                     ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[4]                                     ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[5]                                     ;
; 0.091  ; 0.091        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[7]|datac                                ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst5~clkctrl|inclk[0]                        ;
; 0.094  ; 0.094        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst5~clkctrl|outclk                          ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ;
; 0.097  ; 0.097        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[7]                                     ;
; 0.101  ; 0.101        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[3]|datad                                 ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[2]                                     ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[3]                                     ;
; 0.102  ; 0.102        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[2]|datad                                 ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[2]                                     ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[5]|datad                        ;
; 0.103  ; 0.103        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[5]|datad                                 ;
; 0.104  ; 0.104        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[6]|datad                        ;
; 0.104  ; 0.104        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[0]|datad                                 ;
; 0.104  ; 0.104        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[1]|datad                                 ;
; 0.104  ; 0.104        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[6]|datad                                 ;
; 0.105  ; 0.105        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[2]|datad                                ;
; 0.105  ; 0.105        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[5]|datad                                ;
; 0.105  ; 0.105        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[4]|datad                                 ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.108  ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[0]|datad                        ;
; 0.108  ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datad                        ;
; 0.108  ; 0.108        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datad                        ;
; 0.109  ; 0.109        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.109  ; 0.109        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.110  ; 0.110        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst7[1]|datad                                      ;
; 0.110  ; 0.110        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst7[6]|datad                                      ;
; 0.111  ; 0.111        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[7]|datac                                 ;
; 0.111  ; 0.111        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst7[0]|datad                                      ;
; 0.111  ; 0.111        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst7[4]|datad                                      ;
; 0.112  ; 0.112        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datac                        ;
; 0.112  ; 0.112        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[4]|dataa                                ;
; 0.113  ; 0.113        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[2]|datac                        ;
; 0.113  ; 0.113        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[0]|datac                                ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 5.817 ; 5.234 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 3.981 ; 3.700 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 4.896 ; 4.477 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 4.180 ; 3.936 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.204 ; 3.960 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.533 ; 4.181 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 4.979 ; 4.687 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 5.817 ; 5.234 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 3.561 ; 3.475 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.210 ; 3.860 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 6.696 ; 6.350 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.407 ; 5.917 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 8.120 ; 7.832 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 7.165 ; 6.993 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 8.120 ; 7.832 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.634 ; 4.440 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 5.139 ; 4.881 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.443 ; 5.058 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.126 ; 5.832 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.572 ; 5.905 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 4.336 ; 4.194 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.405 ; 4.913 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.275 ; 3.961 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.517 ; 4.211 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.190 ; 4.015 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 4.873 ; 4.543 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.568 ; 4.250 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 4.974 ; 4.751 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.405 ; 4.913 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 3.776 ; 3.677 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -2.899 ; -2.827 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -3.254 ; -2.966 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -4.123 ; -3.705 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -3.438 ; -3.185 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -3.411 ; -3.140 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -3.805 ; -3.449 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -4.163 ; -3.910 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -4.962 ; -4.413 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -2.899 ; -2.827 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -1.066 ; -1.521 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -5.915 ; -5.433 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -5.505 ; -5.149 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -1.422 ; -1.413 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -2.662 ; -2.420 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -2.862 ; -2.538 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.194 ; -1.967 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -2.236 ; -1.909 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -2.572 ; -2.203 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -2.661 ; -2.551 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -3.642 ; -3.140 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -1.422 ; -1.413 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -3.086 ; -3.002 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.516 ; -3.196 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.739 ; -3.431 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.428 ; -3.242 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -4.034 ; -3.680 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -3.819 ; -3.495 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -4.138 ; -3.952 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -4.547 ; -4.086 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -3.086 ; -3.002 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 21.727 ; 20.852 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 18.218 ; 17.811 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 18.415 ; 17.903 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 19.227 ; 18.890 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 18.462 ; 18.057 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 21.727 ; 20.846 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 19.280 ; 18.825 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 18.856 ; 18.138 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 21.535 ; 20.852 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.999 ; 14.349 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 22.960 ; 22.116 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 22.434 ; 21.461 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 22.068 ; 21.035 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.321 ; 18.947 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 21.550 ; 20.666 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 21.975 ; 21.049 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.246 ; 18.784 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 20.791 ; 19.884 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 22.960 ; 22.116 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.190 ; 11.746 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 18.615 ; 18.303 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.569 ; 10.930 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.036 ; 12.905 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.280 ; 11.127 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 11.260 ; 10.579 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 12.532 ; 12.215 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.399 ; 11.902 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 10.841 ; 10.428 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 14.746 ; 14.246 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.252 ; 12.848 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 13.546 ; 13.013 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.765 ; 13.319 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.600 ; 12.275 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 13.759 ; 13.064 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.779 ; 13.269 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 12.535 ; 12.122 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.640  ; 9.213  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 9.783  ; 9.387  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.122 ; 11.777 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 12.161 ; 11.963 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.098 ; 11.766 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.566 ; 10.126 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 11.773 ; 11.292 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.956 ; 10.444 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.821  ; 9.432  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 8.880  ; 8.664  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.326 ; 12.757 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.899 ; 13.254 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.813 ; 12.443 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 14.746 ; 14.246 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.950 ; 12.515 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.607 ; 12.209 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.709 ; 12.349 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 13.365 ; 13.034 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 13.449 ; 12.962 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.213 ; 12.644 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.063 ; 12.593 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.420 ; 11.978 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.518 ; 12.123 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.451 ; 12.075 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 12.680 ; 12.361 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.316 ; 12.029 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.449 ; 12.962 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.318 ; 10.775 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 14.208 ; 14.580 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 13.401 ; 13.826 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 14.104 ; 14.292 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 13.937 ; 13.298 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 14.927 ; 15.729 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.235  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 22.473 ; 21.874 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 13.401 ; 12.997 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.614 ; 12.829 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 12.842 ; 12.329 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 17.285 ; 16.192 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 22.473 ; 21.874 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.833  ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 7.273  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 11.302 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.733  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 8.310  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 7.144  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 11.302 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 10.362 ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 19.401 ; 18.520 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 15.621 ; 15.214 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 15.586 ; 15.034 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 16.873 ; 16.517 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 15.960 ; 15.553 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 19.401 ; 18.520 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 16.520 ; 15.940 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 16.848 ; 16.210 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 18.866 ; 18.181 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.079 ; 11.388 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.206 ; 9.645  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 11.094 ; 10.905 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 10.314 ; 9.981  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 10.738 ; 10.225 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.639  ; 9.119  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 12.079 ; 11.388 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.252 ; 9.820  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.199 ; 9.769  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 20.291 ; 19.445 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 19.837 ; 18.864 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.239 ; 18.166 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 16.967 ; 16.574 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 19.048 ; 18.162 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 19.649 ; 18.723 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 16.767 ; 16.075 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 18.600 ; 17.926 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 20.291 ; 19.445 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 12.717 ; 12.322 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.031 ; 9.602  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.990 ; 10.327 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 11.091 ; 10.437 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 12.717 ; 12.322 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.608 ; 10.026 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.072 ; 9.584  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.496 ; 10.191 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 10.030 ; 9.663  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.123 ; 10.665 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.375 ; 10.160 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.753  ; 9.485  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 11.019 ; 10.663 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 11.123 ; 10.665 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.987  ; 9.437  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 10.982 ; 10.573 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 10.971 ; 10.659 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 10.759 ; 10.336 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 10.576 ; 10.204 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.664  ; 9.267  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.539 ; 9.950  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.123 ; 9.672  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 10.349 ; 9.866  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.292 ; 9.823  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.149 ; 9.784  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.576 ; 10.204 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.159  ; 8.946  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 15.935 ; 15.623 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 13.587 ; 14.153 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 11.900 ; 11.649 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.967  ; 7.607  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.437  ; 7.088  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.181 ; 10.652 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.021 ; 10.668 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.986 ; 10.612 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 11.900 ; 11.649 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 11.317 ; 10.959 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.388 ; 10.000 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 11.210 ; 10.748 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.937 ; 10.619 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.557 ; 10.309 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 11.207 ; 10.694 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 11.210 ; 10.748 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.002 ; 9.676  ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.227 ; 9.864  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.109 ; 9.870  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.863 ; 10.534 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 11.445 ; 10.827 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.243 ; 9.976  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.445 ; 10.827 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 10.133 ; 9.770  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.024 ; 10.726 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.867 ; 10.449 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.332 ; 9.866  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.729 ; 10.339 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.637 ; 10.279 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 12.041 ; 11.502 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.211 ; 9.900  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 10.718 ; 10.544 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 11.669 ; 11.234 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.492  ; 9.311  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.858  ; 9.548  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 12.016 ; 11.502 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.261 ; 10.736 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 12.041 ; 11.345 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.031  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 19.793 ; 19.194 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 15.254 ; 14.409 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 15.075 ; 14.075 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 12.435 ; 11.961 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 17.953 ; 16.759 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 19.793 ; 19.194 ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 5.070  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 15.258 ; 13.002 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 10.338 ; 9.926  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 10.622 ; 9.995  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 9.675  ; 9.260  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 15.258 ; 13.002 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 13.013 ; 12.455 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 10.654 ; 10.154 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.778  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 13.815 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.129  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 7.534  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.672  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 13.815 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 9.651  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.815 ; 14.667 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.677 ; 12.857 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 15.815 ; 14.667 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.401 ; 11.861 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.752 ; 11.989 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.774 ; 12.024 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 10.882 ; 10.371 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.001 ; 10.435 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.878 ; 12.186 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 11.421 ; 10.876 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 9.496  ; 9.221  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 9.948  ; 9.560  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 9.777  ; 9.477  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.482 ; 9.991  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.004 ; 10.457 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.547 ; 10.237 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.421 ; 10.876 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.387 ; 10.024 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.253  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.960  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 13.114 ; 12.869 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 13.219 ; 13.046 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 13.433 ; 12.869 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 14.884 ; 14.674 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 13.114 ; 12.899 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 16.036 ; 15.169 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 13.800 ; 13.467 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 13.408 ; 13.054 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 14.108 ; 13.736 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.248 ; 13.422 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 12.807 ; 12.264 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.251 ; 12.737 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 16.112 ; 15.380 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.779 ; 13.066 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 14.128 ; 13.153 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 14.453 ; 13.673 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.807 ; 12.264 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 14.574 ; 13.630 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.497 ; 12.815 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.411 ; 11.201 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 13.936 ; 13.631 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 10.628 ; 10.303 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 12.353 ; 11.952 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 10.839 ; 10.174 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 10.276 ; 10.114 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 11.895 ; 11.371 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 10.951 ; 11.064 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 10.218 ; 9.817  ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 8.620  ; 8.412  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 12.817 ; 12.428 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 13.099 ; 12.587 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.307 ; 12.878 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.188 ; 11.875 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 13.303 ; 12.636 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.321 ; 12.829 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 12.185 ; 11.791 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.350  ; 8.940  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 9.485  ; 9.104  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 11.731 ; 11.400 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 11.768 ; 11.578 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 11.706 ; 11.386 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 10.236 ; 9.813  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 11.395 ; 10.933 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 10.610 ; 10.118 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.522  ; 9.146  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 8.620  ; 8.412  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 12.888 ; 12.341 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 13.435 ; 12.815 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 12.393 ; 12.036 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 14.304 ; 13.827 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 12.524 ; 12.105 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.196 ; 11.814 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.296 ; 11.950 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 12.680 ; 12.162 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 11.917 ; 11.592 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 12.778 ; 12.230 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 12.633 ; 12.180 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.017 ; 11.592 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.112 ; 11.732 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.047 ; 11.686 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 12.268 ; 11.961 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 11.917 ; 11.642 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.003 ; 12.534 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 10.672 ; 10.407 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.344 ; 13.974 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 12.746 ; 12.932 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 13.311 ; 13.565 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 13.055 ; 12.679 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 14.450 ; 15.224 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.119  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 10.996 ; 10.760 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.359 ; 11.991 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 12.620 ; 11.964 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 10.996 ; 10.760 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 16.185 ; 15.235 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 13.925 ; 13.235 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.732  ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 7.133  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.850  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.515  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 8.025  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.850  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 10.892 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 10.043 ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 11.423 ; 11.006 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 12.270 ; 11.842 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 11.944 ; 11.258 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 12.835 ; 12.501 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 11.423 ; 11.232 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 14.174 ; 13.325 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 11.513 ; 11.006 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 12.332 ; 11.930 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 14.182 ; 13.355 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 9.348  ; 8.849  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 9.890  ; 9.350  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 10.800 ; 10.622 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 9.996  ; 9.676  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 10.404 ; 9.911  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.348  ; 8.849  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 11.691 ; 11.026 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.934  ; 9.518  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 9.885  ; 9.473  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.927  ; 9.750  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.374 ; 11.193 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.945 ; 10.428 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.927  ; 9.750  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.018 ; 10.620 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.398 ; 10.315 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.718 ; 10.362 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.361 ; 10.695 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.580 ; 10.293 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 9.702  ; 9.273  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.706  ; 9.294  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.627 ; 9.991  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.722 ; 10.093 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 12.340 ; 11.964 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.260 ; 9.701  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 9.742  ; 9.273  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 10.154 ; 9.861  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 9.702  ; 9.349  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 9.460  ; 9.152  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.054 ; 9.847  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.460  ; 9.201  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 10.675 ; 10.334 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 10.773 ; 10.332 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.680  ; 9.152  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 10.616 ; 10.222 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 10.627 ; 10.328 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 10.423 ; 10.016 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 8.891  ; 8.686  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.372  ; 8.989  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.212 ; 9.646  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 9.814  ; 9.380  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 10.030 ; 9.565  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.975  ; 9.524  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 9.837  ; 9.486  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.247 ; 9.888  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 8.891  ; 8.686  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 12.535 ; 12.230 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 11.406 ; 11.992 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.234  ; 6.897  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.742  ; 7.396  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.234  ; 6.897  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 10.827 ; 10.318 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 10.674 ; 10.334 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.642 ; 10.283 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 11.574 ; 11.337 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 10.960 ; 10.616 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 10.067 ; 9.694  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 9.697  ; 9.383  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.595 ; 10.289 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.232 ; 9.994  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 10.855 ; 10.361 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.856 ; 10.411 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 9.697  ; 9.383  ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.914  ; 9.566  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 9.800  ; 9.570  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.525 ; 10.208 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 9.822  ; 9.472  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 9.931  ; 9.674  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 11.082 ; 10.489 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 9.822  ; 9.472  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 10.677 ; 10.390 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.497 ; 10.095 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.014 ; 9.567  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.394 ; 10.018 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.304 ; 9.959  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 9.208  ; 9.033  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 9.896  ; 9.597  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 10.339 ; 10.172 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 11.294 ; 10.875 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 9.208  ; 9.033  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.560  ; 9.262  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 11.630 ; 11.136 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.899 ; 10.394 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 11.654 ; 10.985 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 6.904  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 11.950 ; 6.448  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 14.513 ; 6.984  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 14.537 ; 7.324  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 11.950 ; 6.448  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 17.250 ; 9.934  ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 15.544 ; 9.378  ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 4.963  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.930  ; 8.944  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 7.416  ; 9.580  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 7.926  ; 9.646  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 6.930  ; 8.944  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 13.291 ; 12.536 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 10.123 ; 11.977 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 10.315 ; 9.835  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 4.683  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 6.429  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 6.934  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 7.274  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 6.429  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 13.278 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 9.359  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 10.529 ; 10.040 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.214 ; 12.427 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 15.268 ; 14.165 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 11.994 ; 11.474 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.306 ; 11.573 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.351 ; 11.626 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 10.529 ; 10.040 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 10.645 ; 10.101 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.449 ; 11.783 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 9.203  ; 8.939  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 9.203  ; 8.939  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 9.634  ; 9.260  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 9.471  ; 9.181  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.148 ; 9.674  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.649 ; 10.121 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.210 ; 9.912  ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.048 ; 10.524 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.056 ; 9.707  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.059  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.778  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 13.078 ;        ;        ; 12.579 ;
; IN[1]      ; BUS[1]      ; 16.076 ;        ;        ; 14.823 ;
; IN[2]      ; BUS[2]      ; 13.196 ;        ;        ; 12.623 ;
; IN[3]      ; BUS[3]      ; 13.982 ;        ;        ; 13.225 ;
; IN[4]      ; BUS[4]      ; 14.039 ;        ;        ; 13.228 ;
; IN[5]      ; BUS[5]      ; 12.483 ;        ;        ; 11.975 ;
; IN[6]      ; BUS[6]      ; 14.217 ;        ;        ; 13.252 ;
; IN[7]      ; BUS[7]      ; 13.232 ;        ;        ; 12.790 ;
; RST        ; uA[0]       ;        ; 8.718  ; 9.247  ;        ;
; RST        ; uA[1]       ;        ; 8.833  ; 9.555  ;        ;
; RST        ; uA[2]       ;        ; 8.613  ; 9.506  ;        ;
; RST        ; uA[3]       ;        ; 11.839 ; 12.731 ;        ;
; RST        ; uA[4]       ;        ; 11.395 ; 12.158 ;        ;
; SWA        ; uA[0]       ; 12.641 ;        ;        ; 12.190 ;
; SWB        ; uA[1]       ; 13.088 ;        ;        ; 12.406 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 12.618 ;        ;        ; 12.122 ;
; IN[1]      ; BUS[1]      ; 15.420 ;        ;        ; 14.182 ;
; IN[2]      ; BUS[2]      ; 12.656 ;        ;        ; 12.089 ;
; IN[3]      ; BUS[3]      ; 13.389 ;        ;        ; 12.627 ;
; IN[4]      ; BUS[4]      ; 13.545 ;        ;        ; 12.746 ;
; IN[5]      ; BUS[5]      ; 11.978 ;        ;        ; 11.519 ;
; IN[6]      ; BUS[6]      ; 13.638 ;        ;        ; 12.723 ;
; IN[7]      ; BUS[7]      ; 12.796 ;        ;        ; 12.383 ;
; RST        ; uA[0]       ;        ; 8.424  ; 8.921  ;        ;
; RST        ; uA[1]       ;        ; 8.531  ; 9.225  ;        ;
; RST        ; uA[2]       ;        ; 8.395  ; 9.257  ;        ;
; RST        ; uA[3]       ;        ; 11.426 ; 12.276 ;        ;
; RST        ; uA[4]       ;        ; 10.994 ; 11.717 ;        ;
; SWA        ; uA[0]       ; 12.234 ;        ;        ; 11.802 ;
; SWB        ; uA[1]       ; 12.661 ;        ;        ; 12.010 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 17.440 ; 17.440 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 17.440 ; 17.440 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 17.452 ; 17.452 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 17.460 ; 17.460 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 17.805 ; 17.805 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 17.544 ; 17.544 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 17.921 ; 17.921 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 17.916 ; 17.916 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 17.805 ; 17.805 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 14.194 ; 14.194 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 14.194 ; 14.194 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 14.206 ; 14.206 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 14.214 ; 14.214 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 14.559 ; 14.559 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 14.298 ; 14.298 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.675 ; 14.675 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 14.670 ; 14.670 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 14.559 ; 14.559 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 12.369 ; 12.365 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.369 ; 12.365 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 12.381 ; 12.377 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.389 ; 12.385 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.712 ; 12.705 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.461 ; 12.454 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.823 ; 12.816 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.818 ; 12.811 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.712 ; 12.705 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.913  ; 9.909  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.913  ; 9.909  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 9.925  ; 9.921  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.933  ; 9.929  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.256 ; 10.249 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.005 ; 9.998  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.367 ; 10.360 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.362 ; 10.355 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.256 ; 10.249 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 16.757    ; 16.878    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 16.757    ; 16.878    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 16.763    ; 16.884    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 16.777    ; 16.898    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 17.073    ; 17.206    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 16.892    ; 17.025    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 17.264    ; 17.397    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 17.260    ; 17.393    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 17.073    ; 17.206    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 13.782    ; 13.903    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 13.782    ; 13.903    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 13.788    ; 13.909    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 13.802    ; 13.923    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 14.098    ; 14.231    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 13.917    ; 14.050    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.289    ; 14.422    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 14.285    ; 14.418    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 14.098    ; 14.231    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 11.971    ; 11.971    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 11.971    ; 11.971    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 11.978    ; 11.978    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 11.991    ; 11.991    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.275    ; 12.275    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.101    ; 12.101    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.458    ; 12.458    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.454    ; 12.454    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.275    ; 12.275    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.252     ; 9.252     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.252     ; 9.252     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 9.259     ; 9.259     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 9.272     ; 9.272     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 9.556     ; 9.556     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.382     ; 9.382     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 9.739     ; 9.739     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 9.735     ; 9.735     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.556     ; 9.556     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------+
; Fast 1200mV 0C Model Setup Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst1 ; -6.322 ; -299.747      ;
; STEP:inst1|inst  ; -5.190 ; -16.317       ;
; STEP:inst1|inst3 ; -4.549 ; -34.793       ;
; STEP:inst1|inst2 ; -1.246 ; -6.920        ;
; CLK              ; -0.043 ; -0.043        ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -0.365 ; -0.365        ;
; CLK              ; -0.320 ; -0.977        ;
; STEP:inst1|inst1 ; -0.160 ; -0.160        ;
; STEP:inst1|inst3 ; 0.308  ; 0.000         ;
; STEP:inst1|inst2 ; 1.501  ; 0.000         ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -4.199 ; -17.160       ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -0.722 ; -1.874        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; CLK              ; -3.000 ; -8.590               ;
; STEP:inst1|inst3 ; -1.000 ; -8.000               ;
; STEP:inst1|inst2 ; -1.000 ; -6.000               ;
; STEP:inst1|inst  ; -1.000 ; -5.000               ;
; STEP:inst1|inst1 ; 0.217  ; 0.000                ;
+------------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -6.322 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.900     ; 4.891      ;
; -6.050 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.031     ; 4.891      ;
; -5.243 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.501     ; 3.711      ;
; -5.167 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.611      ; 5.204      ;
; -5.147 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.368      ; 5.473      ;
; -5.069 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[0]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.303      ; 5.400      ;
; -5.055 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.375      ; 5.382      ;
; -5.045 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.357      ; 5.556      ;
; -5.025 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.493      ; 5.533      ;
; -4.990 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.357      ; 5.403      ;
; -4.981 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.356      ; 5.404      ;
; -4.945 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.501     ; 3.413      ;
; -4.942 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.306     ; 3.605      ;
; -4.941 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[1]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.297      ; 5.271      ;
; -4.925 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.427      ; 5.362      ;
; -4.918 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.360      ; 5.347      ;
; -4.912 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[3]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.302      ; 5.255      ;
; -4.892 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.632     ; 3.632      ;
; -4.873 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[0]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.491      ; 5.396      ;
; -4.871 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[4]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.296      ; 5.180      ;
; -4.862 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.559      ; 5.386      ;
; -4.841 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.355      ; 5.351      ;
; -4.838 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.041      ; 5.338      ;
; -4.818 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.610      ; 5.176      ;
; -4.816 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.436      ; 5.262      ;
; -4.796 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.357      ; 5.211      ;
; -4.795 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.299     ; 3.465      ;
; -4.790 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[2]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.382      ; 5.139      ;
; -4.773 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.359      ; 5.200      ;
; -4.771 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.354      ; 5.195      ;
; -4.743 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.492      ; 5.271      ;
; -4.737 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.365      ; 5.172      ;
; -4.735 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.687      ; 5.416      ;
; -4.725 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[5]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.606      ; 4.828      ;
; -4.722 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.367      ; 5.243      ;
; -4.703 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.611      ; 5.368      ;
; -4.698 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.425      ; 5.133      ;
; -4.696 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.365      ; 5.131      ;
; -4.676 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.488      ; 5.183      ;
; -4.640 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.687      ; 5.313      ;
; -4.621 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.558      ; 5.141      ;
; -4.613 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.437     ; 3.548      ;
; -4.604 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.680      ; 5.220      ;
; -4.599 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.437      ; 5.046      ;
; -4.560 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.560      ; 5.090      ;
; -4.549 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.899     ; 3.119      ;
; -4.538 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.612      ; 5.298      ;
; -4.532 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.615      ; 5.061      ;
; -4.530 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.687      ; 5.209      ;
; -4.528 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|inst8[5]                                     ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.369      ; 4.850      ;
; -4.512 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.496      ; 4.982      ;
; -4.507 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.605      ; 5.165      ;
; -4.507 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.606      ; 5.168      ;
; -4.495 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.682      ; 5.330      ;
; -4.490 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.041      ; 5.602      ;
; -4.480 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.554      ; 5.026      ;
; -4.459 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.611      ; 5.121      ;
; -4.445 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.487      ; 5.080      ;
; -4.401 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.489      ; 5.038      ;
; -4.382 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.675      ; 5.210      ;
; -4.313 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.356      ; 4.823      ;
; -4.306 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.040      ; 5.399      ;
; -4.305 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.613      ; 4.978      ;
; -4.277 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.041      ; 5.377      ;
; -4.269 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.753      ; 5.118      ;
; -4.267 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.572      ; 4.994      ;
; -4.232 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.030     ; 3.074      ;
; -4.097 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.041      ; 5.261      ;
; -4.076 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.607      ; 4.837      ;
; -4.033 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.571      ; 4.596      ;
; -4.033 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.037     ; 1.965      ;
; -4.020 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.233     ; 4.245      ;
; -4.009 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.010      ; 3.945      ;
; -3.992 ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.367     ; 4.083      ;
; -3.980 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.036     ; 1.913      ;
; -3.973 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.606      ; 4.727      ;
; -3.970 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.041      ; 5.082      ;
; -3.934 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.226     ; 4.160      ;
; -3.913 ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.298     ; 4.067      ;
; -3.911 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[0]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.298     ; 4.141      ;
; -3.902 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.245     ; 4.224      ;
; -3.887 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.244     ; 4.297      ;
; -3.885 ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.360     ; 3.977      ;
; -3.883 ; ALU_MD:inst|inst7[3]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.305     ; 4.036      ;
; -3.873 ; ALU_MD:inst|inst7[4]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.230     ; 4.101      ;
; -3.863 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.244     ; 4.175      ;
; -3.862 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst8[1]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.304     ; 4.091      ;
; -3.855 ; ALU_MD:inst|inst7[4]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.223     ; 4.084      ;
; -3.853 ; ALU_MD:inst|inst7[1]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.233     ; 4.078      ;
; -3.846 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.174     ; 4.182      ;
; -3.842 ; ALU_MD:inst|inst7[2]                                                                                                  ; ALU_MD:inst|inst8[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.303     ; 3.997      ;
; -3.835 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.378     ; 4.013      ;
; -3.816 ; ALU_MD:inst|inst7[0]                                                                                                  ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.026     ; 4.305      ;
; -3.800 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.168     ; 2.004      ;
; -3.791 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.241     ; 4.119      ;
; -3.789 ; ALU_MD:inst|inst7[2]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.296     ; 3.945      ;
; -3.788 ; ALU_MD:inst|inst7[5]                                                                                                  ; ALU_MD:inst|inst7[6]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.160     ; 4.143      ;
; -3.786 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.451      ; 3.706      ;
; -3.763 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.375     ; 3.957      ;
; -3.760 ; ALU_MD:inst|inst7[6]                                                                                                  ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.228     ; 3.984      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -5.190 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -1.394     ; 4.805      ;
; -4.886 ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.067     ; 3.328      ;
; -4.861 ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.129     ; 3.241      ;
; -4.822 ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.995     ; 3.336      ;
; -4.820 ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.992     ; 3.337      ;
; -4.816 ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.065     ; 3.260      ;
; -4.809 ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.066     ; 3.252      ;
; -4.765 ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.995     ; 3.279      ;
; -4.742 ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.881     ; 3.370      ;
; -4.707 ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.800     ; 3.416      ;
; -4.677 ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.792     ; 3.394      ;
; -4.672 ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.793     ; 3.388      ;
; -4.650 ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.867     ; 3.292      ;
; -4.643 ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.997     ; 3.155      ;
; -4.631 ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.875     ; 3.265      ;
; -4.615 ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.869     ; 3.255      ;
; -4.613 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.047     ; 5.575      ;
; -4.543 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.045     ; 5.507      ;
; -4.530 ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.799     ; 3.240      ;
; -4.465 ; ALU_MD:inst|inst7[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.695     ; 4.279      ;
; -4.437 ; ALU_MD:inst|inst7[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.829     ; 4.117      ;
; -4.362 ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.769     ; 4.102      ;
; -4.359 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.269     ; 3.599      ;
; -4.337 ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.831     ; 4.015      ;
; -4.332 ; ALU_MD:inst|inst7[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.767     ; 4.074      ;
; -4.318 ; ALU_MD:inst|inst7[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.692     ; 4.135      ;
; -4.301 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.567     ; 2.243      ;
; -4.298 ; ALU_MD:inst|inst7[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.695     ; 4.112      ;
; -4.298 ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.697     ; 4.110      ;
; -4.292 ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.767     ; 4.034      ;
; -4.292 ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.694     ; 4.107      ;
; -4.287 ; ALU_MD:inst|inst7[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.765     ; 4.031      ;
; -4.281 ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.768     ; 4.022      ;
; -4.268 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.268     ; 3.509      ;
; -4.242 ; ALU_MD:inst|inst8[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.500     ; 4.251      ;
; -4.241 ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.697     ; 4.053      ;
; -4.239 ; ALU_MD:inst|inst8[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.569     ; 4.179      ;
; -4.218 ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.583     ; 4.144      ;
; -4.210 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.566     ; 2.153      ;
; -4.197 ; ALU_MD:inst|inst8[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.581     ; 4.125      ;
; -4.190 ; ALU_MD:inst|inst8[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.492     ; 4.207      ;
; -4.179 ; ALU_MD:inst|inst7[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.697     ; 3.991      ;
; -4.179 ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.502     ; 4.186      ;
; -4.163 ; ALU_MD:inst|inst8[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.499     ; 4.173      ;
; -4.149 ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.494     ; 4.164      ;
; -4.148 ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.495     ; 4.162      ;
; -4.147 ; ALU_MD:inst|inst8[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.567     ; 4.089      ;
; -4.143 ; ALU_MD:inst|inst7[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.766     ; 3.886      ;
; -4.120 ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.569     ; 4.060      ;
; -4.119 ; ALU_MD:inst|inst8[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.493     ; 4.135      ;
; -4.119 ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.699     ; 3.929      ;
; -4.107 ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.577     ; 4.039      ;
; -4.087 ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.571     ; 4.025      ;
; -4.005 ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.501     ; 4.013      ;
; -3.968 ; ALU_MD:inst|inst8[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.575     ; 3.902      ;
; -3.801 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.269     ; 3.041      ;
; -3.773 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.269     ; 3.013      ;
; -3.690 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.567     ; 1.632      ;
; -3.662 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.567     ; 1.604      ;
; -3.653 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.269     ; 2.893      ;
; -3.561 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.567     ; 1.503      ;
; -3.444 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.267     ; 2.686      ;
; -3.391 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.266     ; 2.634      ;
; -3.208 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.268     ; 2.449      ;
; -3.185 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.566     ; 1.128      ;
; -3.025 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.044     ; 3.990      ;
; -2.301 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.255      ; 4.565      ;
; -2.243 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.043     ; 3.209      ;
; -2.169 ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.822     ; 1.856      ;
; -2.134 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.899     ; 1.744      ;
; -2.130 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.500        ; 2.056      ; 4.800      ;
; -2.116 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.894     ; 1.731      ;
; -2.038 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.500        ; 0.758      ; 3.410      ;
; -2.036 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.815     ; 1.730      ;
; -2.025 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.819     ; 1.715      ;
; -2.025 ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.820     ; 1.714      ;
; -2.016 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.777     ; 1.748      ;
; -1.999 ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.887     ; 1.621      ;
; -1.996 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.257      ; 4.262      ;
; -1.950 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.900     ; 1.559      ;
; -1.871 ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.820     ; 1.560      ;
; -1.804 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.844     ; 1.469      ;
; -1.785 ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.813     ; 1.481      ;
; -1.759 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.899     ; 1.369      ;
; -1.716 ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.815     ; 1.410      ;
; -1.678 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.983     ; 1.204      ;
; -1.659 ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.820     ; 1.348      ;
; -1.648 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.759     ; 1.398      ;
; -1.645 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.754      ; 2.908      ;
; -1.620 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.815     ; 1.314      ;
; -1.593 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.892     ; 1.210      ;
; -1.507 ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.820     ; 1.196      ;
; -1.415 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.890      ; 2.814      ;
; -1.410 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.778     ; 1.141      ;
; -1.394 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.689     ; 1.214      ;
; -1.332 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.698     ; 1.143      ;
; -1.235 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.048     ; 2.196      ;
; -1.193 ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; 0.063      ; 2.265      ;
; -1.164 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.691     ; 0.982      ;
; -1.135 ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.235     ; 0.909      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.549 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.430      ;
; -4.533 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.414      ;
; -4.428 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 4.208      ;
; -4.407 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.779     ; 4.115      ;
; -4.392 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.273      ;
; -4.379 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.841     ; 4.025      ;
; -4.377 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.258      ;
; -4.352 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.233      ;
; -4.349 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.704     ; 4.132      ;
; -4.283 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.777     ; 3.993      ;
; -4.265 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.504     ; 4.248      ;
; -4.262 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.581     ; 4.168      ;
; -4.258 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.139      ;
; -4.254 ; ALU_MD:inst|inst7[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.709     ; 4.032      ;
; -4.250 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 4.030      ;
; -4.248 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 4.028      ;
; -4.227 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 5.108      ;
; -4.226 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 4.006      ;
; -4.222 ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.579     ; 4.130      ;
; -4.222 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.841     ; 3.868      ;
; -4.218 ; ALU_MD:inst|inst7[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.778     ; 3.927      ;
; -4.197 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.977      ;
; -4.185 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.965      ;
; -4.182 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.511     ; 4.158      ;
; -4.174 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.777     ; 3.884      ;
; -4.160 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.593     ; 4.054      ;
; -4.157 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.937      ;
; -4.156 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.936      ;
; -4.148 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.928      ;
; -4.145 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.779     ; 3.853      ;
; -4.127 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 4.102      ;
; -4.115 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 4.097      ;
; -4.113 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.779     ; 3.821      ;
; -4.108 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.779     ; 3.816      ;
; -4.105 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.106     ; 4.986      ;
; -4.103 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.704     ; 3.886      ;
; -4.100 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.880      ;
; -4.095 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.777     ; 3.805      ;
; -4.083 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.863      ;
; -4.075 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.855      ;
; -4.074 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 4.056      ;
; -4.072 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.777     ; 3.782      ;
; -4.067 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.593     ; 3.961      ;
; -4.046 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 4.028      ;
; -4.043 ; ALU_MD:inst|inst8[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.587     ; 3.943      ;
; -4.038 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 4.013      ;
; -4.027 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 4.002      ;
; -4.024 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.581     ; 3.930      ;
; -4.015 ; ALU_MD:inst|inst7[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.779     ; 3.723      ;
; -4.015 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.593     ; 3.909      ;
; -4.010 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 3.985      ;
; -4.003 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.704     ; 3.786      ;
; -3.998 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.511     ; 3.974      ;
; -3.982 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.593     ; 3.876      ;
; -3.975 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.755      ;
; -3.973 ; ALU_MD:inst|inst7[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.753      ;
; -3.966 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.511     ; 3.942      ;
; -3.952 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.777     ; 3.662      ;
; -3.951 ; ALU_MD:inst|inst7[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.777     ; 3.661      ;
; -3.948 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.511     ; 3.924      ;
; -3.947 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 3.922      ;
; -3.937 ; ALU_MD:inst|inst7[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.704     ; 3.720      ;
; -3.937 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.504     ; 3.920      ;
; -3.933 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 3.915      ;
; -3.924 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.841     ; 3.570      ;
; -3.904 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 3.886      ;
; -3.878 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.593     ; 3.772      ;
; -3.871 ; ALU_MD:inst|inst8[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.579     ; 3.779      ;
; -3.856 ; ALU_MD:inst|inst8[2]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.593     ; 3.750      ;
; -3.850 ; ALU_MD:inst|inst7[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.707     ; 3.630      ;
; -3.847 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 3.822      ;
; -3.846 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.504     ; 3.829      ;
; -3.825 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 3.807      ;
; -3.821 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 3.796      ;
; -3.816 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.504     ; 3.799      ;
; -3.759 ; ALU_MD:inst|inst8[0]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.512     ; 3.734      ;
; -3.727 ; ALU_MD:inst|inst8[3]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.511     ; 3.703      ;
; -3.713 ; ALU_MD:inst|inst7[6]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.709     ; 3.491      ;
; -3.700 ; ALU_MD:inst|inst8[1]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.505     ; 3.682      ;
; -3.513 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.581     ; 3.419      ;
; -3.466 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.674      ;
; -3.438 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.646      ;
; -3.413 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.622      ;
; -3.385 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.594      ;
; -3.339 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.547      ;
; -3.286 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.495      ;
; -3.279 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.487      ;
; -3.251 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.459      ;
; -3.218 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.427      ;
; -3.198 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.407      ;
; -3.059 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.267      ;
; -3.044 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.252      ;
; -3.006 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.215      ;
; -2.991 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.200      ;
; -2.974 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.279     ; 2.182      ;
; -2.921 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.278     ; 2.130      ;
; -2.859 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.105     ; 3.741      ;
; -2.711 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.105     ; 3.593      ;
; -2.599 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.105     ; 3.481      ;
; -2.564 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; -0.105     ; 3.446      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -1.246 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.249     ; 1.984      ;
; -1.213 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.248     ; 1.952      ;
; -1.206 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.248     ; 1.945      ;
; -1.204 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.249     ; 1.942      ;
; -1.050 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.247     ; 1.790      ;
; -1.001 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; -0.048     ; 1.940      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.043 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.149      ; 2.774      ;
; 0.060  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.149      ; 2.671      ;
; 0.113  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.149      ; 2.618      ;
; 0.150  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.149      ; 2.581      ;
; 0.195  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.152      ; 2.539      ;
; 0.207  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.152      ; 2.527      ;
; 0.277  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.152      ; 2.457      ;
; 0.289  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.152      ; 2.445      ;
; 0.674  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.152      ; 2.560      ;
; 0.700  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.152      ; 2.534      ;
; 0.736  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.152      ; 2.498      ;
; 0.754  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.149      ; 2.477      ;
; 0.764  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.152      ; 2.470      ;
; 0.898  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.149      ; 2.333      ;
; 0.930  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.149      ; 2.301      ;
; 1.009  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.149      ; 2.222      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.365 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 2.152      ; 2.016      ;
; -0.353 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 2.152      ; 2.028      ;
; 0.132  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 0.801      ; 1.162      ;
; 0.220  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.801      ; 1.250      ;
; 0.380  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 2.152      ; 2.261      ;
; 0.389  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 2.152      ; 2.270      ;
; 0.439  ; uPC:inst2|uA_reg:inst9|inst3                                                                                          ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.048      ; 0.611      ;
; 0.584  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 0.815      ;
; 0.602  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 0.833      ;
; 0.759  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 0.990      ;
; 0.787  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.801      ; 1.317      ;
; 0.808  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 0.801      ; 1.338      ;
; 0.832  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 1.063      ;
; 0.897  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 1.128      ;
; 0.977  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.247      ; 1.348      ;
; 0.985  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 1.216      ;
; 1.029  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 1.260      ;
; 1.067  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; 0.107      ; 1.298      ;
; 1.089  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.357     ; 0.356      ;
; 1.091  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.355     ; 0.360      ;
; 1.097  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.358     ; 0.363      ;
; 1.104  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.356     ; 0.372      ;
; 1.108  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.358     ; 0.374      ;
; 1.177  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.395      ; 2.676      ;
; 1.182  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.358     ; 0.448      ;
; 1.222  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.032      ; 1.878      ;
; 1.232  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.394      ; 2.730      ;
; 1.262  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.437     ; 0.449      ;
; 1.321  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.438     ; 0.507      ;
; 1.326  ; uPC:inst2|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.248      ; 1.698      ;
; 1.331  ; uPC:inst2|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.248      ; 1.703      ;
; 1.392  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.901      ; 1.917      ;
; 1.419  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.249      ; 1.792      ;
; 1.461  ; uPC:inst2|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.103     ; 0.482      ;
; 1.464  ; uPC:inst2|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.103     ; 0.485      ;
; 1.570  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.249      ; 1.943      ;
; 1.639  ; uPC:inst2|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.102     ; 0.661      ;
; 1.670  ; uPC:inst2|uA_reg:inst9|inst2~_emulated                                                                                ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.104     ; 0.690      ;
; 1.674  ; uPC:inst2|uA_reg:inst9|inst3                                                                                          ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.303     ; 0.495      ;
; 1.708  ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.488     ; 0.844      ;
; 1.752  ; uPC:inst2|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.102     ; 0.774      ;
; 1.860  ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.495     ; 0.989      ;
; 1.881  ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.486     ; 1.019      ;
; 1.887  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.046      ; 2.037      ;
; 1.902  ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.571     ; 0.955      ;
; 1.925  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.043      ; 2.072      ;
; 2.005  ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.610     ; 1.019      ;
; 2.074  ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.679     ; 1.019      ;
; 2.097  ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.553     ; 1.168      ;
; 2.110  ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.605     ; 1.129      ;
; 2.111  ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.610     ; 1.125      ;
; 2.151  ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.752     ; 1.023      ;
; 2.198  ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.606     ; 1.216      ;
; 2.210  ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.604     ; 1.230      ;
; 2.221  ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.614     ; 1.231      ;
; 2.233  ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.686     ; 1.171      ;
; 2.326  ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.611     ; 1.339      ;
; 2.337  ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.686     ; 1.275      ;
; 2.365  ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.674     ; 1.315      ;
; 2.426  ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.609     ; 1.441      ;
; 2.428  ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.610     ; 1.442      ;
; 2.432  ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.570     ; 1.486      ;
; 2.444  ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.605     ; 1.463      ;
; 2.491  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.048      ; 2.643      ;
; 2.496  ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 1.439      ;
; 2.516  ; ALU_MD:inst|inst8[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.295     ; 1.845      ;
; 2.522  ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.686     ; 1.460      ;
; 2.527  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.049      ; 2.680      ;
; 2.579  ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.612     ; 1.591      ;
; 2.656  ; ALU_MD:inst|inst8[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.301     ; 1.979      ;
; 2.665  ; ALU_MD:inst|inst7[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.605     ; 1.684      ;
; 2.708  ; ALU_MD:inst|inst8[5]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.368     ; 1.964      ;
; 2.720  ; ALU_MD:inst|inst7[3]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.559     ; 1.785      ;
; 2.735  ; ALU_MD:inst|inst8[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.374     ; 1.985      ;
; 2.889  ; ALU_MD:inst|inst7[4]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.487     ; 2.026      ;
; 3.009  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.302     ; 2.331      ;
; 3.009  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.039     ; 1.594      ;
; 3.010  ; ALU_MD:inst|inst8[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.381     ; 2.253      ;
; 3.068  ; ALU_MD:inst|inst8[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.296     ; 2.396      ;
; 3.107  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.040     ; 1.691      ;
; 3.114  ; ALU_MD:inst|inst8[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.302     ; 2.436      ;
; 3.139  ; ALU_MD:inst|inst8[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.367     ; 2.396      ;
; 3.153  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.369     ; 2.408      ;
; 3.178  ; ALU_MD:inst|inst7[0]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.490     ; 2.312      ;
; 3.200  ; ALU_MD:inst|inst7[6]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.492     ; 2.332      ;
; 3.200  ; ALU_MD:inst|inst7[7]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.558     ; 2.266      ;
; 3.206  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.047      ; 3.357      ;
; 3.214  ; ALU_MD:inst|inst7[1]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.491     ; 2.347      ;
; 3.221  ; ALU_MD:inst|inst7[2]                                                                                                  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.557     ; 2.288      ;
; 3.287  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.382     ; 2.529      ;
; 3.313  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.296     ; 2.641      ;
; 3.359  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.297     ; 2.686      ;
; 3.377  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.368     ; 2.633      ;
; 3.406  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.375     ; 2.655      ;
; 3.432  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.606     ; 2.450      ;
; 3.458  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.559     ; 2.523      ;
; 3.485  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.041     ; 2.068      ;
; 3.515  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.558     ; 2.581      ;
; 3.557  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.493     ; 2.688      ;
; 3.581  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.303     ; 2.902      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.320 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.238      ; 2.137      ;
; -0.252 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.238      ; 2.205      ;
; -0.244 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.238      ; 2.213      ;
; -0.086 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.241      ; 2.374      ;
; -0.075 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.238      ; 2.382      ;
; -0.058 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.241      ; 2.402      ;
; -0.023 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.241      ; 2.437      ;
; 0.001  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.241      ; 2.461      ;
; 0.391  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.241      ; 2.351      ;
; 0.404  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.241      ; 2.364      ;
; 0.470  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.241      ; 2.430      ;
; 0.483  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.241      ; 2.443      ;
; 0.525  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.238      ; 2.482      ;
; 0.551  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.238      ; 2.508      ;
; 0.560  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.238      ; 2.517      ;
; 0.710  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.238      ; 2.667      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -0.160 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.168      ; 2.008      ;
; -0.061 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.037      ; 1.976      ;
; 0.009  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.168      ; 2.177      ;
; 0.017  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.837      ; 1.854      ;
; 0.021  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.168      ; 2.189      ;
; 0.030  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.824      ; 1.854      ;
; 0.059  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.167      ; 2.226      ;
; 0.081  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.920      ; 2.001      ;
; 0.084  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.781      ; 1.865      ;
; 0.116  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.706      ; 1.822      ;
; 0.120  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.037      ; 2.157      ;
; 0.129  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.693      ; 1.822      ;
; 0.133  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.626      ; 1.759      ;
; 0.146  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.715      ; 1.861      ;
; 0.150  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.037      ; 2.187      ;
; 0.157  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.829      ; 1.986      ;
; 0.158  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.036      ; 2.194      ;
; 0.158  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.635      ; 1.793      ;
; 0.176  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.167      ; 2.343      ;
; 0.178  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.759      ; 1.937      ;
; 0.179  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.696      ; 1.875      ;
; 0.179  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.756      ; 1.935      ;
; 0.215  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.831      ; 2.046      ;
; 0.222  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.789      ; 2.011      ;
; 0.229  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.757      ; 1.986      ;
; 0.229  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.856      ; 0.605      ;
; 0.230  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.714      ; 1.944      ;
; 0.235  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.495      ; 1.730      ;
; 0.236  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.836      ; 2.072      ;
; 0.243  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.168      ; 2.411      ;
; 0.245  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.757      ; 2.002      ;
; 0.263  ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.684      ; 0.947      ;
; 0.272  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.650      ; 1.922      ;
; 0.277  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.750      ; 2.027      ;
; 0.277  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.752      ; 2.029      ;
; 0.277  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.628      ; 1.905      ;
; 0.278  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.565      ; 1.843      ;
; 0.285  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.278      ; 1.083      ;
; 0.288  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.584      ; 1.872      ;
; 0.290  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.036      ; 2.326      ;
; 0.294  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.702      ; 1.996      ;
; 0.299  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.752      ; 2.051      ;
; 0.316  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.757      ; 2.073      ;
; 0.323  ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.686      ; 1.009      ;
; 0.327  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.703      ; 2.030      ;
; 0.331  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.625      ; 1.956      ;
; 0.331  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.698      ; 2.029      ;
; 0.333  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.704      ; 2.037      ;
; 0.345  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.628      ; 1.973      ;
; 0.345  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.504      ; 1.849      ;
; 0.361  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.278      ; 1.159      ;
; 0.362  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.757      ; 2.119      ;
; 0.362  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.700      ; 2.062      ;
; 0.362  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.831      ; 0.713      ;
; 0.362  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.911      ; 0.793      ;
; 0.376  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.619      ; 1.995      ;
; 0.376  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.621      ; 1.997      ;
; 0.386  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.626      ; 2.012      ;
; 0.393  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.571      ; 1.964      ;
; 0.393  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.906      ; 0.819      ;
; 0.401  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[5]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.766      ; 2.167      ;
; 0.403  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.626      ; 2.029      ;
; 0.404  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.752      ; 2.156      ;
; 0.405  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.705      ; 2.110      ;
; 0.407  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.279      ; 1.206      ;
; 0.409  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.521      ; 1.930      ;
; 0.415  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.629      ; 2.044      ;
; 0.416  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.581      ; 1.997      ;
; 0.423  ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.601      ; 1.024      ;
; 0.425  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.037      ; 2.462      ;
; 0.425  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.583      ; 2.008      ;
; 0.426  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.572      ; 1.998      ;
; 0.432  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[3]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.573      ; 2.005      ;
; 0.432  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.279      ; 1.231      ;
; 0.435  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.632      ; 2.067      ;
; 0.441  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.832      ; 0.793      ;
; 0.444  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst2[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.497      ; 1.941      ;
; 0.456  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.519      ; 1.975      ;
; 0.456  ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.239      ; 0.695      ;
; 0.478  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst8[2]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.518      ; 1.996      ;
; 0.484  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.626      ; 2.110      ;
; 0.487  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.519      ; 2.006      ;
; 0.491  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.836      ; 2.327      ;
; 0.494  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.621      ; 2.115      ;
; 0.500  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.626      ; 2.126      ;
; 0.503  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.904      ; 0.927      ;
; 0.508  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.390      ; 1.898      ;
; 0.515  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.450      ; 1.965      ;
; 0.516  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst|inst8[7]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.512      ; 2.028      ;
; 0.517  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst|REG0_2:inst2|inst2[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.710      ; 0.747      ;
; 0.517  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.771      ; 0.808      ;
; 0.522  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.490      ; 2.012      ;
; 0.530  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.279      ; 1.329      ;
; 0.531  ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.317      ; 0.848      ;
; 0.531  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.832      ; 0.883      ;
; 0.536  ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.319      ; 0.855      ;
; 0.549  ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                       ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.306      ; 0.855      ;
; 0.552  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst|inst7[1]                                     ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.707      ; 0.779      ;
; 0.556  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst|inst7[4]                                     ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.498      ; 2.054      ;
; 0.557  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.279      ; 1.356      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.308 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.429      ;
; 0.316 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.439      ;
; 0.328 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.449      ;
; 0.377 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.498      ;
; 0.457 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.578      ;
; 0.465 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.586      ;
; 0.475 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.596      ;
; 0.476 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.597      ;
; 0.478 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.599      ;
; 0.479 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.600      ;
; 0.520 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.644      ;
; 0.527 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.649      ;
; 0.531 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.652      ;
; 0.535 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.656      ;
; 0.538 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.659      ;
; 0.541 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.663      ;
; 0.544 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.665      ;
; 0.545 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.666      ;
; 0.586 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.707      ;
; 0.589 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.710      ;
; 0.594 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.715      ;
; 0.601 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.722      ;
; 0.607 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.728      ;
; 0.608 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.729      ;
; 0.610 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.731      ;
; 0.652 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.773      ;
; 0.673 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.794      ;
; 0.685 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.806      ;
; 0.816 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 0.937      ;
; 0.965 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 1.086      ;
; 1.028 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.037      ; 1.149      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.179 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.383      ; 2.666      ;
; 1.286 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 1.910      ;
; 1.319 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 1.943      ;
; 1.389 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 2.013      ;
; 1.454 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 2.078      ;
; 1.470 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 2.094      ;
; 1.478 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 1.971      ;
; 1.500 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 1.993      ;
; 1.504 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 2.128      ;
; 1.548 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 2.041      ;
; 1.553 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 2.046      ;
; 1.603 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 2.096      ;
; 1.611 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 2.104      ;
; 1.694 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 2.318      ;
; 1.703 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.020      ; 2.327      ;
; 1.802 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 2.295      ;
; 1.887 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.889      ; 2.380      ;
; 1.920 ; ALU_MD:inst|REG0_2:inst2|inst2[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.583     ; 0.941      ;
; 1.968 ; ALU_MD:inst|REG0_2:inst2|inst2[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.507     ; 1.065      ;
; 1.973 ; ALU_MD:inst|REG0_2:inst2|inst2[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.498     ; 1.079      ;
; 1.981 ; ALU_MD:inst|REG0_2:inst2|inst2[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.500     ; 1.085      ;
; 2.074 ; ALU_MD:inst|REG0_2:inst2|inst2[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.626     ; 1.052      ;
; 2.113 ; ALU_MD:inst|REG0_2:inst2|inst[0]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.622     ; 1.095      ;
; 2.127 ; ALU_MD:inst|REG0_2:inst2|inst2[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.565     ; 1.166      ;
; 2.129 ; ALU_MD:inst|REG0_2:inst2|inst[4]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.622     ; 1.111      ;
; 2.140 ; ALU_MD:inst|REG0_2:inst2|inst1[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.617     ; 1.127      ;
; 2.169 ; ALU_MD:inst|REG0_2:inst2|inst1[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.764     ; 1.009      ;
; 2.179 ; ALU_MD:inst|REG0_2:inst2|inst[1]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.623     ; 1.160      ;
; 2.182 ; ALU_MD:inst|REG0_2:inst2|inst1[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.691     ; 1.095      ;
; 2.206 ; ALU_MD:inst|REG0_2:inst2|inst[5]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.618     ; 1.192      ;
; 2.240 ; ALU_MD:inst|REG0_2:inst2|inst[2]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.616     ; 1.228      ;
; 2.266 ; ALU_MD:inst|REG0_2:inst2|inst2[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.621     ; 1.249      ;
; 2.268 ; ALU_MD:inst|REG0_2:inst2|inst[6]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.622     ; 1.250      ;
; 2.336 ; ALU_MD:inst|REG0_2:inst2|inst1[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.693     ; 1.247      ;
; 2.375 ; ALU_MD:inst|REG0_2:inst2|inst1[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.698     ; 1.281      ;
; 2.429 ; ALU_MD:inst|REG0_2:inst2|inst1[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.698     ; 1.335      ;
; 2.440 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.629      ;
; 2.440 ; ALU_MD:inst|REG0_2:inst2|inst2[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.582     ; 1.462      ;
; 2.452 ; ALU_MD:inst|REG0_2:inst2|inst1[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.617     ; 1.439      ;
; 2.457 ; ALU_MD:inst|REG0_2:inst2|inst[7]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.686     ; 1.375      ;
; 2.488 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 2.678      ;
; 2.506 ; ALU_MD:inst|REG0_2:inst2|inst1[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.698     ; 1.412      ;
; 2.534 ; ALU_MD:inst|inst8[4]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.307     ; 1.831      ;
; 2.590 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.779      ;
; 2.657 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 2.847      ;
; 2.662 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.851      ;
; 2.666 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.855      ;
; 2.673 ; ALU_MD:inst|inst7[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.617     ; 1.660      ;
; 2.687 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.876      ;
; 2.716 ; ALU_MD:inst|inst8[5]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.380     ; 1.940      ;
; 2.751 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.940      ;
; 2.753 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.942      ;
; 2.761 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 2.951      ;
; 2.768 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.086      ; 2.958      ;
; 2.827 ; ALU_MD:inst|inst8[7]                                                                                                  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.386     ; 2.045      ;
; 2.832 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 3.021      ;
; 2.852 ; ALU_MD:inst|REG0_2:inst2|inst[3]                                                                                      ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.624     ; 1.832      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 1.501 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst3           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.147      ; 1.752      ;
; 1.574 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.061     ; 1.617      ;
; 1.710 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.062     ; 1.752      ;
; 1.710 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.063     ; 1.751      ;
; 1.713 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.062     ; 1.755      ;
; 1.745 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; -0.063     ; 1.786      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.199 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; -0.247     ; 4.939      ;
; -3.880 ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.920     ; 3.447      ;
; -3.855 ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.982     ; 3.360      ;
; -3.842 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.422     ; 2.907      ;
; -3.829 ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.845     ; 3.471      ;
; -3.823 ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.918     ; 3.392      ;
; -3.818 ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.919     ; 3.386      ;
; -3.816 ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.848     ; 3.455      ;
; -3.759 ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.848     ; 3.398      ;
; -3.751 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.421     ; 2.817      ;
; -3.736 ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.734     ; 3.489      ;
; -3.716 ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.653     ; 3.550      ;
; -3.686 ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.645     ; 3.528      ;
; -3.681 ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.646     ; 3.522      ;
; -3.659 ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.720     ; 3.426      ;
; -3.637 ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.850     ; 3.274      ;
; -3.625 ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.728     ; 3.384      ;
; -3.624 ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.722     ; 3.389      ;
; -3.539 ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.652     ; 3.374      ;
; -3.346 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.421     ; 2.412      ;
; -3.318 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.421     ; 2.384      ;
; -3.149 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.421     ; 2.215      ;
; -2.624 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -1.421     ; 1.690      ;
; -1.784 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.102      ; 3.873      ;
; -1.629 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.103      ; 3.719      ;
; -1.626 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.904      ; 4.122      ;
; -1.592 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.102      ; 3.681      ;
; -1.498 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.103      ; 3.588      ;
; -1.111 ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.104      ; 3.202      ;
; -0.670 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.904      ; 3.666      ;
; 0.167  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.903      ; 2.328      ;
; 0.217  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.903      ; 2.278      ;
; 0.256  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.904      ; 2.240      ;
; 0.306  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.904      ; 2.190      ;
; 0.313  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.903      ; 2.182      ;
; 0.323  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.903      ; 2.172      ;
; 0.382  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.904      ; 2.114      ;
; 0.794  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 1.905      ; 1.703      ;
; 0.804  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 1.905      ; 1.693      ;
; 0.848  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.903      ; 2.147      ;
; 0.877  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.903      ; 2.118      ;
; 0.893  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.904      ; 2.103      ;
; 0.922  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.904      ; 2.074      ;
; 1.000  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.903      ; 1.995      ;
; 1.013  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.903      ; 1.982      ;
; 1.095  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.904      ; 1.901      ;
; 1.441  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 1.905      ; 1.556      ;
; 1.454  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 1.905      ; 1.543      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -0.722 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.995      ; 1.482      ;
; -0.690 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.995      ; 1.494      ;
; -0.412 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.994      ; 1.791      ;
; -0.340 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.993      ; 1.862      ;
; -0.308 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.993      ; 1.874      ;
; -0.250 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.994      ; 1.933      ;
; -0.242 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.994      ; 1.961      ;
; -0.150 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.993      ; 2.032      ;
; -0.142 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 1.993      ; 2.060      ;
; -0.082 ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.995      ; 1.622      ;
; -0.073 ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.995      ; 1.631      ;
; 0.274  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.994      ; 1.977      ;
; 0.318  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.993      ; 2.020      ;
; 0.327  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.993      ; 2.029      ;
; 0.328  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.994      ; 2.031      ;
; 0.375  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.994      ; 2.078      ;
; 0.480  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.993      ; 2.182      ;
; 0.527  ; STEP:inst1|inst1                                                                                                      ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.993      ; 2.229      ;
; 0.855  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.237      ; 2.196      ;
; 1.301  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 1.994      ; 3.484      ;
; 1.475  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.235      ; 2.814      ;
; 1.722  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.236      ; 3.062      ;
; 1.864  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.236      ; 3.204      ;
; 1.964  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.235      ; 3.303      ;
; 2.202  ; STEP:inst1|inst2                                                                                                      ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 1.994      ; 3.905      ;
; 2.652  ; ALU_MD:inst|inst8[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.459     ; 1.797      ;
; 2.780  ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; -0.061     ; 2.823      ;
; 2.796  ; ALU_MD:inst|inst8[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.526     ; 1.874      ;
; 2.930  ; ALU_MD:inst|inst8[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.539     ; 1.995      ;
; 2.956  ; ALU_MD:inst|inst8[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.453     ; 2.107      ;
; 3.002  ; ALU_MD:inst|inst8[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.454     ; 2.152      ;
; 3.020  ; ALU_MD:inst|inst8[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.525     ; 2.099      ;
; 3.049  ; ALU_MD:inst|inst8[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.532     ; 2.121      ;
; 3.051  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst2|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.200     ; 1.455      ;
; 3.075  ; ALU_MD:inst|inst7[5]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.763     ; 1.916      ;
; 3.101  ; ALU_MD:inst|inst7[7]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.716     ; 1.989      ;
; 3.158  ; ALU_MD:inst|inst7[2]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.715     ; 2.047      ;
; 3.200  ; ALU_MD:inst|inst7[6]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.650     ; 2.154      ;
; 3.224  ; ALU_MD:inst|inst8[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.460     ; 2.368      ;
; 3.238  ; ALU_MD:inst|inst7[1]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.649     ; 2.193      ;
; 3.324  ; ALU_MD:inst|inst7[4]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.645     ; 2.283      ;
; 3.325  ; ALU_MD:inst|inst7[0]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.648     ; 2.281      ;
; 3.326  ; ALU_MD:inst|inst7[3]                                                                                                  ; uPC:inst2|uA_reg:inst9|inst2~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.717     ; 2.213      ;
; 3.484  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst2|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.199     ; 1.889      ;
; 3.667  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.199     ; 2.072      ;
; 3.682  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst2|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.199     ; 2.087      ;
; 4.034  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.199     ; 2.439      ;
; 4.099  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst2|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -1.200     ; 2.503      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -0.118 ; 0.066        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.072  ; 0.072        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.081  ; 0.081        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.086  ; 0.086        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.714  ; 0.930        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.914  ; 0.914        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.918  ; 0.918        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.927  ; 0.927        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.927  ; 0.927        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.936  ; 0.936        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.422  ; 0.638        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datad                                                                                       ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datad                                                                                       ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.633  ; 0.633        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.644  ; 0.644        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; 0.196  ; 0.380        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst3|clk                  ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst2~_emulated|clk        ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst1~_emulated|clk        ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst4~_emulated|clk        ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst5~_emulated|clk        ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst~_emulated|clk         ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.386  ; 0.386        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst~_emulated  ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst1~_emulated ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst2~_emulated ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst4~_emulated ;
; 0.397  ; 0.613        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst5~_emulated ;
; 0.424  ; 0.640        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst2|uA_reg:inst9|inst3           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst~_emulated|clk         ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst1~_emulated|clk        ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst2~_emulated|clk        ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst4~_emulated|clk        ;
; 0.619  ; 0.619        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst5~_emulated|clk        ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst2|inst9|inst3|clk                  ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.117  ; 0.347        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.117  ; 0.347        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.117  ; 0.347        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.118  ; 0.348        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.235  ; 0.465        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.302  ; 0.532        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.418  ; 0.648        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.420  ; 0.650        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.420  ; 0.650        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.420  ; 0.650        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst2|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst2|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.217 ; 0.217        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[4]                        ;
; 0.218 ; 0.218        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datad                        ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datad                        ;
; 0.219 ; 0.219        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.220 ; 0.220        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.222 ; 0.222        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[4]|dataa                                ;
; 0.223 ; 0.223        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.224 ; 0.224        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.224 ; 0.224        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.224 ; 0.224        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.225 ; 0.225        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.225 ; 0.225        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.229 ; 0.229        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[1]                        ;
; 0.229 ; 0.229        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[3]                        ;
; 0.230 ; 0.230        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[7]                        ;
; 0.231 ; 0.231        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[0]                        ;
; 0.231 ; 0.231        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[6]                        ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[1]|datac                                ;
; 0.232 ; 0.232        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[3]|datac                                ;
; 0.233 ; 0.233        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[7]|datac                                ;
; 0.234 ; 0.234        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[0]|datac                                ;
; 0.234 ; 0.234        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[6]|datac                                ;
; 0.237 ; 0.237        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[7]                         ;
; 0.237 ; 0.237        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[2]|datad                                ;
; 0.237 ; 0.237        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst1[5]|datad                                ;
; 0.239 ; 0.239        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[5]                                     ;
; 0.240 ; 0.240        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[7]|datac                                 ;
; 0.242 ; 0.242        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[2]                        ;
; 0.242 ; 0.242        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst1[5]                        ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[0]|datad                                 ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[2]|datad                                 ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[4]|datad                                 ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[5]|datad                                 ;
; 0.243 ; 0.243        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[6]|datad                                 ;
; 0.244 ; 0.244        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[1]|datad                                 ;
; 0.244 ; 0.244        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst[3]|datad                                 ;
; 0.247 ; 0.247        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.247 ; 0.247        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.247 ; 0.247        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[5]|dataa                                      ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[0]                         ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[2]                         ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[4]                         ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[5]                         ;
; 0.248 ; 0.248        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[6]                         ;
; 0.249 ; 0.249        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[1]                         ;
; 0.249 ; 0.249        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst[3]                         ;
; 0.254 ; 0.254        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[2]                                     ;
; 0.255 ; 0.255        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[3]                                     ;
; 0.255 ; 0.255        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[7]                                     ;
; 0.257 ; 0.257        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[2]|datac                                      ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[3]|datac                                      ;
; 0.258 ; 0.258        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[7]|datac                                      ;
; 0.260 ; 0.260        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[6]|datad                                      ;
; 0.261 ; 0.261        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[0]|datad                                      ;
; 0.261 ; 0.261        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[1]|datad                                      ;
; 0.262 ; 0.262        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst7[4]|datad                                      ;
; 0.265 ; 0.265        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[6]                                     ;
; 0.265 ; 0.265        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst4~clkctrl|inclk[0]                        ;
; 0.265 ; 0.265        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst4~clkctrl|outclk                          ;
; 0.266 ; 0.266        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[0]                                     ;
; 0.266 ; 0.266        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[1]                                     ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst7[4]                                     ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst3~clkctrl|inclk[0]                        ;
; 0.270 ; 0.270        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst3~clkctrl|outclk                          ;
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[6]|dataa                                ;
; 0.272 ; 0.272        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.272 ; 0.272        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.274 ; 0.274        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[1]|datab                                ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datac                        ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[5]|datac                        ;
; 0.276 ; 0.276        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[4]                        ;
; 0.276 ; 0.276        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[2]                                     ;
; 0.277 ; 0.277        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[5]                        ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[6]                        ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[5]                                     ;
; 0.278 ; 0.278        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[7]                                     ;
; 0.279 ; 0.279        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|inst8[6]                                     ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[4]|datac                                ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst8[2]|datac                                      ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[2]                        ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[5]|datac                                ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[0]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[2]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[7]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst8[5]|datac                                      ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst8[7]|datac                                      ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datad                        ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[4]|datad                        ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst8[6]|datac                                      ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[2]|datac                                ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst2|inst2[0]|datad                                ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst8[0]|datad                                      ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst|inst8[3]|datad                                      ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst|REG0_2:inst2|inst2[1]                        ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 2.497 ; 3.382 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 1.779 ; 2.579 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 2.152 ; 3.017 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 1.844 ; 2.675 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 1.909 ; 2.736 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 1.979 ; 2.817 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 2.216 ; 3.078 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 2.497 ; 3.382 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 1.633 ; 2.471 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 1.876 ; 1.941 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 3.090 ; 3.970 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 2.846 ; 3.781 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 3.613 ; 4.416 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 3.203 ; 3.973 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 3.613 ; 4.416 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 1.775 ; 2.578 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 2.072 ; 2.901 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 2.016 ; 2.838 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 2.359 ; 3.192 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 2.568 ; 3.437 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 1.732 ; 2.552 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 2.331 ; 3.167 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 1.892 ; 2.681 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 2.000 ; 2.821 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 1.876 ; 2.674 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 2.195 ; 3.022 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 1.999 ; 2.819 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 2.225 ; 3.072 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 2.331 ; 3.167 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 1.730 ; 2.546 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -1.320 ; -2.136 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.428 ; -2.198 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.790 ; -2.622 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -1.493 ; -2.294 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.529 ; -2.318 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -1.629 ; -2.446 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -1.838 ; -2.680 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -2.104 ; -2.961 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -1.320 ; -2.136 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.839 ; -0.852 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -2.640 ; -3.564 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.452 ; -3.382 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.242 ; -1.044 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -0.847 ; -1.613 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -0.917 ; -1.711 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.522 ; -1.315 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -0.564 ; -1.344 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -0.630 ; -1.447 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -0.828 ; -1.666 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -1.130 ; -1.985 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -0.242 ; -1.044 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.412 ; -2.208 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.536 ; -2.295 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.643 ; -2.433 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.523 ; -2.292 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.802 ; -2.593 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.647 ; -2.446 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.846 ; -2.673 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.944 ; -2.754 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.412 ; -2.208 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 9.845  ; 10.245 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 8.332  ; 8.540  ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 8.314  ; 8.451  ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 8.979  ; 9.280  ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 8.561  ; 8.726  ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 9.845  ; 10.245 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 8.717  ; 8.924  ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 8.608  ; 8.882  ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 9.780  ; 10.045 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.932  ; 7.072  ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 10.432 ; 10.744 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 10.117 ; 10.556 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.855  ; 10.181 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 8.955  ; 9.242  ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.856  ; 10.148 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.885  ; 10.312 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 8.707  ; 8.881  ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.516  ; 9.782  ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 10.432 ; 10.744 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.538  ; 5.796  ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 8.669  ; 8.887  ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 5.165  ; 5.392  ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 6.238  ; 6.361  ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 5.189  ; 5.251  ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 4.963  ; 5.186  ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.774  ; 6.012  ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.604  ; 5.291  ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 4.891  ; 5.107  ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 7.037  ; 7.309  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 6.135  ; 6.378  ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 6.274  ; 6.492  ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.379  ; 6.644  ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.882  ; 6.062  ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 6.295  ; 6.502  ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 6.421  ; 6.596  ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 5.954  ; 6.199  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.336  ; 4.475  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.422  ; 4.554  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.628  ; 5.786  ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.693  ; 5.919  ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.613  ; 5.748  ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.784  ; 4.983  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 5.389  ; 5.717  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.935  ; 5.181  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.435  ; 4.591  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 4.038  ; 4.160  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 6.140  ; 6.335  ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 6.475  ; 6.740  ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.993  ; 6.146  ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 7.037  ; 7.309  ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 6.024  ; 6.210  ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.846  ; 6.043  ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.937  ; 6.129  ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.218  ; 6.336  ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 6.239  ; 6.419  ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 6.072  ; 6.263  ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 6.058  ; 6.222  ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.726  ; 5.884  ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.805  ; 5.988  ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.770  ; 5.944  ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.912  ; 6.118  ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.756  ; 5.917  ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 6.239  ; 6.419  ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 5.082  ; 5.303  ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.935  ; 6.787  ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.608  ; 6.361  ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.897  ; 6.730  ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.330  ; 6.548  ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 7.810  ; 7.323  ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.456  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 10.457 ; 10.775 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 6.096  ; 6.286  ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 6.004  ; 6.285  ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 5.746  ; 5.994  ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 7.700  ; 8.187  ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 10.457 ; 10.775 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 2.678  ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 3.724  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 5.125  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.586  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 3.765  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.280  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 5.125  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 4.804  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 9.204  ; 9.550  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 7.674  ; 7.882  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 7.662  ; 7.872  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 8.337  ; 8.636  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 7.725  ; 7.890  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 9.204  ; 9.550  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 8.018  ; 8.297  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 8.172  ; 8.347  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 9.110  ; 9.424  ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 5.985  ; 6.281  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 5.140  ; 5.325  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 5.928  ; 6.122  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.319  ; 5.537  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.445  ; 5.642  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 4.911  ; 5.055  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.985  ; 6.281  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.234  ; 5.390  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 5.193  ; 5.423  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.762  ; 10.123 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 9.459  ; 9.898  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 9.203  ; 9.602  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.313  ; 8.598  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 9.020  ; 9.312  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 9.244  ; 9.617  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.103  ; 8.291  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.957  ; 9.155  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.762  ; 10.123 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 6.589  ; 6.929  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 5.103  ; 5.282  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.491  ; 5.668  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.599  ; 5.794  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 6.589  ; 6.929  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.352  ; 5.519  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.107  ; 5.266  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.376  ; 5.634  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.149  ; 5.299  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 5.674  ; 5.871  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.354  ; 5.587  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 5.063  ; 5.239  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 5.620  ; 5.871  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 5.674  ; 5.854  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 5.042  ; 5.172  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 5.620  ; 5.806  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 5.586  ; 5.870  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 5.487  ; 5.650  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 5.358  ; 5.607  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.926  ; 5.109  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 5.352  ; 5.571  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 5.153  ; 5.310  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 5.263  ; 5.457  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 5.206  ; 5.402  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 5.207  ; 5.358  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 5.358  ; 5.607  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.763  ; 4.906  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 7.869  ; 8.042  ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 7.186  ; 6.978  ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 6.372  ; 6.552  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.937  ; 4.163  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.671  ; 3.828  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.717  ; 5.868  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.714  ; 5.891  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.693  ; 5.876  ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 6.372  ; 6.552  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.836  ; 6.031  ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.404  ; 5.502  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 5.717  ; 5.919  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.644  ; 5.883  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.487  ; 5.704  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 5.702  ; 5.913  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.717  ; 5.919  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.156  ; 5.325  ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 5.280  ; 5.439  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.251  ; 5.440  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.558  ; 5.774  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 5.788  ; 5.984  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.320  ; 5.501  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.788  ; 5.984  ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 5.212  ; 5.373  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.670  ; 5.914  ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.541  ; 5.725  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.258  ; 5.427  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.497  ; 5.686  ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 5.486  ; 5.637  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 6.025  ; 6.310  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.241  ; 5.436  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 5.517  ; 5.775  ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.908  ; 6.173  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.927  ; 5.103  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 5.060  ; 5.216  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 6.025  ; 6.310  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.676  ; 5.906  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.994  ; 6.256  ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 4.030  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 9.612  ; 9.975  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.488  ; 7.844  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 7.312  ; 7.633  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.284  ; 6.526  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.670  ; 9.207  ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 9.612  ; 9.975  ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 2.454  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.890  ; 6.943  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 5.012  ; 5.178  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 5.052  ; 5.237  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 4.666  ; 4.837  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 6.890  ; 6.943  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 6.238  ; 6.616  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 5.099  ; 5.326  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 2.660  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.684  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 3.785  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 3.981  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 3.589  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.684  ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 5.301  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 7.212  ; 7.754  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.359  ; 6.758  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 7.212  ; 7.754  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.819  ; 6.190  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.922  ; 6.246  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.968  ; 6.319  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 5.114  ; 5.346  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.191  ; 5.408  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 6.044  ; 6.364  ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 5.428  ; 5.718  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.595  ; 4.769  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 4.747  ; 4.948  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 4.701  ; 4.901  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.007  ; 5.203  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.205  ; 5.456  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.079  ; 5.344  ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.428  ; 5.718  ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.961  ; 5.208  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.523  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 3.906  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 6.104 ; 6.196 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.175 ; 6.287 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 6.104 ; 6.306 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 6.992 ; 7.242 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 6.116 ; 6.196 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 7.260 ; 7.636 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 6.398 ; 6.547 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 6.227 ; 6.354 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.541 ; 6.738 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.433 ; 6.656 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.734 ; 5.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.941 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 7.301 ; 7.577 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.118 ; 6.509 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.195 ; 6.557 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.432 ; 6.781 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 5.734 ; 5.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.435 ; 6.735 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.020 ; 6.355 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.271 ; 5.400 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 6.490 ; 6.661 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.840 ; 4.935 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.802 ; 5.991 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.739 ; 4.963 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 4.651 ; 4.708 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.343 ; 5.673 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.205 ; 5.045 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 4.584 ; 4.766 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 3.879 ; 3.998 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 5.894 ; 6.128 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 6.027 ; 6.238 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.127 ; 6.381 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.650 ; 5.823 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 6.047 ; 6.248 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 6.167 ; 6.336 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 5.755 ; 5.993 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.165 ; 4.301 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.247 ; 4.374 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.407 ; 5.560 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.469 ; 5.687 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.392 ; 5.521 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.594 ; 4.786 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 5.176 ; 5.491 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.739 ; 4.975 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.259 ; 4.409 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 3.879 ; 3.998 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.898 ; 6.087 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 6.218 ; 6.473 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.756 ; 5.904 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 6.794 ; 7.058 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.786 ; 5.965 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.616 ; 5.806 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.704 ; 5.890 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 5.757 ; 5.942 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.501 ; 5.654 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.832 ; 6.016 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 5.819 ; 5.977 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.501 ; 5.654 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.577 ; 5.754 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.544 ; 5.711 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.680 ; 5.880 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.529 ; 5.686 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 5.992 ; 6.165 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 4.868 ; 4.965 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.626 ; 6.362 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.100 ; 6.004 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.519 ; 6.342 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.028 ; 6.103 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 7.517 ; 7.068 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.407 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 4.974 ; 5.145 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.599 ; 5.755 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 5.605 ; 5.795 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 4.974 ; 5.145 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 7.223 ; 7.635 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 6.240 ; 6.659 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.621 ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 3.661 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.159 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.493 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 3.641 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.159 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 4.947 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 4.663 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 5.739 ; 5.875 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 6.150 ; 6.273 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 5.826 ; 6.085 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 6.455 ; 6.747 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 5.792 ; 5.875 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 6.854 ; 7.194 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 5.739 ; 5.927 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 6.157 ; 6.262 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 6.819 ; 7.156 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.768 ; 4.907 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 4.985 ; 5.163 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 5.779 ; 5.968 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.159 ; 5.369 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.279 ; 5.470 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 4.768 ; 4.907 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.797 ; 6.082 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.076 ; 5.226 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 5.037 ; 5.259 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.896 ; 5.138 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.574 ; 5.772 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.285 ; 5.425 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.896 ; 5.138 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.343 ; 5.475 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.125 ; 5.291 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.191 ; 5.350 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.378 ; 5.623 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.211 ; 5.332 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.933 ; 5.089 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.933 ; 5.107 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.306 ; 5.478 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.409 ; 5.596 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 6.396 ; 6.725 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.172 ; 5.334 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 4.936 ; 5.089 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.197 ; 5.446 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 4.976 ; 5.121 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.889 ; 5.014 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.191 ; 5.414 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.914 ; 5.084 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 5.447 ; 5.689 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 5.497 ; 5.670 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.889 ; 5.014 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 5.432 ; 5.611 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 5.414 ; 5.688 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 5.318 ; 5.474 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.623 ; 4.762 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.778 ; 4.954 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 5.189 ; 5.399 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.998 ; 5.149 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 5.102 ; 5.289 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 5.048 ; 5.237 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 5.048 ; 5.193 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 5.193 ; 5.432 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.623 ; 4.762 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 6.311 ; 6.482 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 6.130 ; 5.938 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.575 ; 3.726 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.829 ; 4.047 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.575 ; 3.726 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.540 ; 5.685 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.538 ; 5.707 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.518 ; 5.694 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 6.205 ; 6.380 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.657 ; 5.845 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.240 ; 5.334 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 5.001 ; 5.165 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.470 ; 5.701 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.322 ; 5.531 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 5.527 ; 5.731 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.539 ; 5.734 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.001 ; 5.165 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 5.122 ; 5.276 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.093 ; 5.275 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.387 ; 5.595 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 5.053 ; 5.209 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.159 ; 5.334 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.609 ; 5.798 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 5.053 ; 5.209 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.494 ; 5.728 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.356 ; 5.533 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.099 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.327 ; 5.509 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 5.316 ; 5.462 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.783 ; 4.953 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.084 ; 5.272 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 5.329 ; 5.578 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.723 ; 5.978 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.783 ; 4.953 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.910 ; 5.061 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.836 ; 6.110 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.500 ; 5.721 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.807 ; 6.059 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 3.958 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.050 ; 3.456 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.169 ; 3.731 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 7.050 ; 3.899 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.050 ; 3.456 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.343 ; 5.469 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 7.537 ; 5.133 ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 2.407 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 3.171 ; 4.658 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.465 ; 4.983 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 3.613 ; 5.039 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 3.171 ; 4.658 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 6.279 ; 6.681 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.675 ; 6.350 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 4.940 ; 5.159 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 2.607 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.465 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.684 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 3.852 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 3.465 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 7.397 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;       ; 5.142 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 4.954 ; 5.178 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.152 ; 6.537 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 6.970 ; 7.492 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.634 ; 5.993 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.725 ; 6.026 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.774 ; 6.114 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 4.954 ; 5.178 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.028 ; 5.237 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.848 ; 6.157 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.458 ; 4.627 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.458 ; 4.627 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 4.603 ; 4.796 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 4.558 ; 4.750 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 4.852 ; 5.041 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.042 ; 5.283 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 4.922 ; 5.176 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.256 ; 5.535 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.808 ; 5.045 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.434 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 3.803 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.232 ;       ;       ; 7.224 ;
; IN[1]      ; BUS[1]      ; 7.406 ;       ;       ; 8.524 ;
; IN[2]      ; BUS[2]      ; 6.240 ;       ;       ; 7.242 ;
; IN[3]      ; BUS[3]      ; 6.607 ;       ;       ; 7.621 ;
; IN[4]      ; BUS[4]      ; 6.586 ;       ;       ; 7.627 ;
; IN[5]      ; BUS[5]      ; 5.928 ;       ;       ; 6.868 ;
; IN[6]      ; BUS[6]      ; 6.607 ;       ;       ; 7.592 ;
; IN[7]      ; BUS[7]      ; 6.361 ;       ;       ; 7.367 ;
; RST        ; uA[0]       ;       ; 4.735 ; 4.747 ;       ;
; RST        ; uA[1]       ;       ; 4.825 ; 4.803 ;       ;
; RST        ; uA[2]       ;       ; 4.714 ; 4.676 ;       ;
; RST        ; uA[3]       ;       ; 6.529 ; 6.285 ;       ;
; RST        ; uA[4]       ;       ; 6.298 ; 6.073 ;       ;
; SWA        ; uA[0]       ; 6.054 ;       ;       ; 6.975 ;
; SWB        ; uA[1]       ; 6.152 ;       ;       ; 7.133 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.015 ;       ;       ; 6.982 ;
; IN[1]      ; BUS[1]      ; 7.111 ;       ;       ; 8.181 ;
; IN[2]      ; BUS[2]      ; 5.989 ;       ;       ; 6.967 ;
; IN[3]      ; BUS[3]      ; 6.337 ;       ;       ; 7.296 ;
; IN[4]      ; BUS[4]      ; 6.354 ;       ;       ; 7.368 ;
; IN[5]      ; BUS[5]      ; 5.705 ;       ;       ; 6.622 ;
; IN[6]      ; BUS[6]      ; 6.353 ;       ;       ; 7.306 ;
; IN[7]      ; BUS[7]      ; 6.163 ;       ;       ; 7.141 ;
; RST        ; uA[0]       ;       ; 4.570 ; 4.587 ;       ;
; RST        ; uA[1]       ;       ; 4.654 ; 4.649 ;       ;
; RST        ; uA[2]       ;       ; 4.592 ; 4.568 ;       ;
; RST        ; uA[3]       ;       ; 6.295 ; 6.074 ;       ;
; RST        ; uA[4]       ;       ; 6.072 ; 5.860 ;       ;
; SWA        ; uA[0]       ; 5.866 ;       ;       ; 6.753 ;
; SWB        ; uA[1]       ; 5.960 ;       ;       ; 6.906 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 8.918 ; 8.914 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 8.918 ; 8.914 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 8.932 ; 8.928 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 8.938 ; 8.934 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.082 ; 9.079 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 8.993 ; 8.990 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.175 ; 9.172 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.170 ; 9.167 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.082 ; 9.079 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.150 ; 8.146 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.150 ; 8.146 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.164 ; 8.160 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.170 ; 8.166 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.314 ; 8.311 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.225 ; 8.222 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.407 ; 8.404 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.402 ; 8.399 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.314 ; 8.311 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.768 ; 5.768 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.768 ; 5.768 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.782 ; 5.782 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.788 ; 5.788 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 5.929 ; 5.929 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.843 ; 5.843 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.018 ; 6.018 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.012 ; 6.012 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.929 ; 5.929 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.917 ; 4.917 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 4.917 ; 4.917 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 4.931 ; 4.931 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.937 ; 4.937 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.078 ; 5.078 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 4.992 ; 4.992 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.167 ; 5.167 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.161 ; 5.161 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.078 ; 5.078 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 9.200     ; 9.200     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 9.200     ; 9.200     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.215     ; 9.215     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 9.220     ; 9.220     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.387     ; 9.387     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.286     ; 9.286     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.509     ; 9.509     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.504     ; 9.504     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.387     ; 9.387     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.329     ; 8.329     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.329     ; 8.329     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.344     ; 8.344     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.349     ; 8.349     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.516     ; 8.516     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.415     ; 8.415     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.638     ; 8.638     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.633     ; 8.633     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.516     ; 8.516     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.920     ; 5.978     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.920     ; 5.978     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.934     ; 5.992     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.940     ; 5.998     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.103     ; 6.169     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.005     ; 6.071     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.219     ; 6.285     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.214     ; 6.280     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.103     ; 6.169     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 5.194     ; 5.252     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.194     ; 5.252     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.208     ; 5.266     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.214     ; 5.272     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.377     ; 5.443     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.279     ; 5.345     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.493     ; 5.559     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.488     ; 5.554     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.377     ; 5.443     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+-------------------+----------+--------+----------+---------+---------------------+
; Clock             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack  ; -16.138  ; -0.530 ; -11.438  ; -1.263  ; -3.201              ;
;  CLK              ; -0.054   ; -0.530 ; N/A      ; N/A     ; -3.000              ;
;  STEP:inst1|inst  ; -13.566  ; -0.365 ; N/A      ; N/A     ; -3.201              ;
;  STEP:inst1|inst1 ; -16.138  ; -0.160 ; N/A      ; N/A     ; -0.050              ;
;  STEP:inst1|inst2 ; -4.609   ; 1.501  ; -11.438  ; -1.263  ; -1.487              ;
;  STEP:inst1|inst3 ; -12.453  ; 0.308  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS   ; -971.543 ; -2.12  ; -40.975  ; -1.874  ; -47.794             ;
;  CLK              ; -0.054   ; -1.770 ; N/A      ; N/A     ; -10.592             ;
;  STEP:inst1|inst  ; -44.462  ; -0.365 ; N/A      ; N/A     ; -16.005             ;
;  STEP:inst1|inst1 ; -804.830 ; -0.160 ; N/A      ; N/A     ; -0.379              ;
;  STEP:inst1|inst2 ; -26.513  ; 0.000  ; -40.975  ; -1.874  ; -8.922              ;
;  STEP:inst1|inst3 ; -95.684  ; 0.000  ; N/A      ; N/A     ; -11.896             ;
+-------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 6.106 ; 5.997 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 4.220 ; 4.279 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.154 ; 5.125 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 4.413 ; 4.530 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 4.449 ; 4.548 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 4.767 ; 4.815 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.258 ; 5.380 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 6.106 ; 5.997 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 3.781 ; 4.015 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.553 ; 3.900 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 7.075 ; 7.186 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.743 ; 6.701 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 8.535 ; 8.604 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 7.577 ; 7.730 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 8.535 ; 8.604 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.772 ; 4.929 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 5.314 ; 5.415 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.495 ; 5.534 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.206 ; 6.343 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.774 ; 6.625 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 4.494 ; 4.696 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.720 ; 5.687 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 4.550 ; 4.610 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.801 ; 4.861 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.474 ; 4.634 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 5.191 ; 5.228 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 4.844 ; 4.922 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 5.305 ; 5.475 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.720 ; 5.687 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 4.046 ; 4.282 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -1.320 ; -2.136 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.428 ; -2.198 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.790 ; -2.622 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -1.493 ; -2.294 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.529 ; -2.318 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -1.629 ; -2.446 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -1.838 ; -2.680 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -2.104 ; -2.961 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -1.320 ; -2.136 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.839 ; -0.852 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -2.640 ; -3.564 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.452 ; -3.382 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.242 ; -1.044 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -0.847 ; -1.613 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -0.917 ; -1.711 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.522 ; -1.315 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -0.564 ; -1.344 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -0.630 ; -1.447 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -0.828 ; -1.666 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -1.130 ; -1.985 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -0.242 ; -1.044 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.412 ; -2.208 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.536 ; -2.295 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.643 ; -2.433 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.523 ; -2.292 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.802 ; -2.593 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.647 ; -2.446 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.846 ; -2.673 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.944 ; -2.754 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.412 ; -2.208 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 22.959 ; 22.425 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.382 ; 19.160 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 19.481 ; 19.182 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 20.359 ; 20.289 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 19.635 ; 19.447 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 22.959 ; 22.425 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 20.428 ; 20.175 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 19.936 ; 19.510 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 22.786 ; 22.403 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 15.871 ; 15.464 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 24.308 ; 23.753 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 23.741 ; 23.281 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 23.231 ; 22.646 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.436 ; 20.362 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 22.852 ; 22.344 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 23.219 ; 22.682 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 20.399 ; 20.118 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 22.021 ; 21.435 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 24.308 ; 23.753 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.827 ; 12.567 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 19.789 ; 19.624 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 12.199 ; 11.766 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 13.748 ; 13.651 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.950 ; 11.890 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 11.795 ; 11.451 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 13.198 ; 13.160 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 12.281 ; 12.467 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.444 ; 11.219 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 15.507 ; 15.279 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 14.062 ; 13.887 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 14.360 ; 14.048 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.608 ; 14.387 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.405 ; 13.237 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 14.535 ; 14.134 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 14.641 ; 14.232 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 13.142 ; 12.868 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 10.165 ; 9.901  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.336 ; 10.069 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.889 ; 12.692 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 12.930 ; 12.900 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.862 ; 12.708 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 11.152 ; 10.853 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 12.449 ; 12.198 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 11.544 ; 11.300 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 10.376 ; 10.127 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.390  ; 9.269  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 14.127 ; 13.764 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 14.802 ; 14.321 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 13.653 ; 13.380 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 15.507 ; 15.279 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 13.754 ; 13.464 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 13.383 ; 13.186 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 13.514 ; 13.303 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.194 ; 13.976 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 14.312 ; 13.916 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 14.030 ; 13.679 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.907 ; 13.538 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 13.183 ; 12.904 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.309 ; 13.063 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 13.219 ; 13.035 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.463 ; 13.349 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.114 ; 12.935 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 14.312 ; 13.916 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.908 ; 11.596 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 15.303 ; 15.531 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.500 ; 14.695 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 15.182 ; 15.257 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.768 ; 14.389 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 15.976 ; 16.471 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 5.332  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 23.878 ; 23.512 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 14.269 ; 13.953 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 14.328 ; 13.825 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.531 ; 13.265 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 18.115 ; 17.528 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 23.878 ; 23.512 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 5.131  ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 7.427  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 11.652 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.032  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 8.599  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 7.362  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 11.652 ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 10.764 ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 20.553 ; 20.019 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.654 ; 16.432 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 16.710 ; 16.369 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 17.974 ; 17.890 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 17.016 ; 16.828 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 20.553 ; 20.019 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.603 ; 17.327 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.891 ; 17.485 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 20.070 ; 19.673 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.840 ; 12.428 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.867 ; 10.542 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 11.790 ; 11.668 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 11.026 ; 10.856 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 11.468 ; 11.111 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 10.274 ; 9.936  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 12.840 ; 12.428 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.987 ; 10.633 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.854 ; 10.665 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 21.592 ; 21.023 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 21.013 ; 20.553 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 20.460 ; 19.833 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 18.051 ; 17.963 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 20.233 ; 19.725 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 20.813 ; 20.276 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 17.849 ; 17.421 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 19.767 ; 19.355 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 21.592 ; 21.023 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 13.462 ; 13.296 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 10.715 ; 10.473 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 11.693 ; 11.288 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 11.877 ; 11.355 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 13.462 ; 13.296 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 11.321 ; 10.924 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.767 ; 10.405 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 11.199 ; 11.118 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 10.783 ; 10.467 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.942 ; 11.692 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 11.141 ; 11.125 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 10.462 ; 10.347 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 11.772 ; 11.662 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 11.942 ; 11.599 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 10.698 ; 10.339 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 11.811 ; 11.508 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 11.741 ; 11.692 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 11.567 ; 11.215 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 11.300 ; 11.156 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 10.326 ; 10.112 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 11.282 ; 10.811 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 10.820 ; 10.491 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 11.058 ; 10.719 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 10.980 ; 10.731 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.870 ; 10.593 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 11.300 ; 11.156 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 9.810  ; 9.695  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 17.040 ; 16.875 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 14.723 ; 15.035 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 12.661 ; 12.543 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.371  ; 8.207  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.814  ; 7.606  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.958 ; 11.627 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 11.793 ; 11.627 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 11.747 ; 11.557 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 12.661 ; 12.543 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 12.091 ; 11.956 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 11.119 ; 10.893 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.014 ; 11.653 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 11.707 ; 11.587 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 11.314 ; 11.242 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 11.991 ; 11.646 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 12.014 ; 11.653 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.730 ; 10.556 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.965 ; 10.738 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 10.830 ; 10.772 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 11.638 ; 11.483 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 12.220 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 10.983 ; 10.880 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 12.220 ; 11.799 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 10.863 ; 10.657 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.806 ; 11.723 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.635 ; 11.425 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.994 ; 10.782 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.473 ; 11.294 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.454 ; 11.153 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 12.803 ; 12.584 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.927 ; 10.825 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 11.497 ; 11.485 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 12.448 ; 12.265 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.176 ; 10.149 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 10.570 ; 10.373 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 12.750 ; 12.584 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 11.992 ; 11.740 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 12.803 ; 12.355 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.390  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 21.129 ; 20.763 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 16.273 ; 15.736 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 16.026 ; 15.416 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.291 ; 13.049 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 18.990 ; 18.370 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 21.129 ; 20.763 ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 5.175  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 15.735 ; 14.014 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 10.924 ; 10.578 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 11.172 ; 10.722 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 10.175 ; 9.913  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 15.735 ; 14.014 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 13.705 ; 13.385 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.166 ; 10.855 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.055  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 15.056 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.576  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 8.070  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 7.172  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 15.056 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;        ; 10.416 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 16.476 ; 15.912 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 14.311 ; 13.908 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 16.476 ; 15.912 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.989 ; 12.802 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 13.366 ; 12.946 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.398 ; 12.949 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 11.408 ; 11.135 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 11.529 ; 11.206 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 13.545 ; 13.112 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 11.982 ; 11.700 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 9.952  ; 9.861  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.431 ; 10.250 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 10.285 ; 10.130 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.995 ; 10.683 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.532 ; 11.219 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.079 ; 11.013 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.982 ; 11.700 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.890 ; 10.759 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.480  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 7.431  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 6.104 ; 6.196 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.175 ; 6.287 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 6.104 ; 6.306 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 6.992 ; 7.242 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 6.116 ; 6.196 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 7.260 ; 7.636 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 6.398 ; 6.547 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 6.227 ; 6.354 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.541 ; 6.738 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.433 ; 6.656 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.734 ; 5.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.941 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 7.301 ; 7.577 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.118 ; 6.509 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.195 ; 6.557 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.432 ; 6.781 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 5.734 ; 5.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.435 ; 6.735 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.020 ; 6.355 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.271 ; 5.400 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 6.490 ; 6.661 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.840 ; 4.935 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.802 ; 5.991 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.739 ; 4.963 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 4.651 ; 4.708 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 5.343 ; 5.673 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 5.205 ; 5.045 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 4.584 ; 4.766 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 3.879 ; 3.998 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 5.894 ; 6.128 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 6.027 ; 6.238 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.127 ; 6.381 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.650 ; 5.823 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 6.047 ; 6.248 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 6.167 ; 6.336 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 5.755 ; 5.993 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.165 ; 4.301 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.247 ; 4.374 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.407 ; 5.560 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.469 ; 5.687 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.392 ; 5.521 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.594 ; 4.786 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 5.176 ; 5.491 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.739 ; 4.975 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 4.259 ; 4.409 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 3.879 ; 3.998 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.898 ; 6.087 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 6.218 ; 6.473 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.756 ; 5.904 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 6.794 ; 7.058 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.786 ; 5.965 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.616 ; 5.806 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.704 ; 5.890 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 5.757 ; 5.942 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.501 ; 5.654 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.832 ; 6.016 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 5.819 ; 5.977 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.501 ; 5.654 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.577 ; 5.754 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.544 ; 5.711 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.680 ; 5.880 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.529 ; 5.686 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 5.992 ; 6.165 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 4.868 ; 4.965 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.626 ; 6.362 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.100 ; 6.004 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.519 ; 6.342 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.028 ; 6.103 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 7.517 ; 7.068 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.407 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 4.974 ; 5.145 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.599 ; 5.755 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 5.605 ; 5.795 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 4.974 ; 5.145 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 7.223 ; 7.635 ; Rise       ; STEP:inst1|inst  ;
;  uA[4]    ; STEP:inst1|inst  ; 6.240 ; 6.659 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.621 ; Fall       ; STEP:inst1|inst  ;
; T2        ; STEP:inst1|inst1 ; 3.661 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.159 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.493 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 3.641 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 3.159 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 4.947 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 4.663 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 5.739 ; 5.875 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 6.150 ; 6.273 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 5.826 ; 6.085 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 6.455 ; 6.747 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 5.792 ; 5.875 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 6.854 ; 7.194 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 5.739 ; 5.927 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 6.157 ; 6.262 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 6.819 ; 7.156 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.768 ; 4.907 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 4.985 ; 5.163 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 5.779 ; 5.968 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 5.159 ; 5.369 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.279 ; 5.470 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 4.768 ; 4.907 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 5.797 ; 6.082 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.076 ; 5.226 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 5.037 ; 5.259 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.896 ; 5.138 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.574 ; 5.772 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.285 ; 5.425 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 4.896 ; 5.138 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.343 ; 5.475 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.125 ; 5.291 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.191 ; 5.350 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.378 ; 5.623 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.211 ; 5.332 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.933 ; 5.089 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.933 ; 5.107 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.306 ; 5.478 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.409 ; 5.596 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 6.396 ; 6.725 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.172 ; 5.334 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 4.936 ; 5.089 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 5.197 ; 5.446 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 4.976 ; 5.121 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.889 ; 5.014 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.191 ; 5.414 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.914 ; 5.084 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 5.447 ; 5.689 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 5.497 ; 5.670 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.889 ; 5.014 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 5.432 ; 5.611 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 5.414 ; 5.688 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 5.318 ; 5.474 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.623 ; 4.762 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.778 ; 4.954 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 5.189 ; 5.399 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.998 ; 5.149 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 5.102 ; 5.289 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 5.048 ; 5.237 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 5.048 ; 5.193 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 5.193 ; 5.432 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 4.623 ; 4.762 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 6.311 ; 6.482 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 6.130 ; 5.938 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.575 ; 3.726 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.829 ; 4.047 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.575 ; 3.726 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.540 ; 5.685 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.538 ; 5.707 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.518 ; 5.694 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 6.205 ; 6.380 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.657 ; 5.845 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 5.240 ; 5.334 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 5.001 ; 5.165 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.470 ; 5.701 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.322 ; 5.531 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 5.527 ; 5.731 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.539 ; 5.734 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.001 ; 5.165 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 5.122 ; 5.276 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.093 ; 5.275 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.387 ; 5.595 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 5.053 ; 5.209 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.159 ; 5.334 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 5.609 ; 5.798 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 5.053 ; 5.209 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.494 ; 5.728 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.356 ; 5.533 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.099 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.327 ; 5.509 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 5.316 ; 5.462 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.783 ; 4.953 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.084 ; 5.272 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 5.329 ; 5.578 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.723 ; 5.978 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 4.783 ; 4.953 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.910 ; 5.061 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.836 ; 6.110 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.500 ; 5.721 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.807 ; 6.059 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 3.958 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.050 ; 3.456 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.169 ; 3.731 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 7.050 ; 3.899 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.050 ; 3.456 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.343 ; 5.469 ; Fall       ; STEP:inst1|inst1 ;
;  uA[4]    ; STEP:inst1|inst1 ; 7.537 ; 5.133 ; Fall       ; STEP:inst1|inst1 ;
; T3        ; STEP:inst1|inst2 ; 2.407 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 3.171 ; 4.658 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.465 ; 4.983 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 3.613 ; 5.039 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 3.171 ; 4.658 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 6.279 ; 6.681 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.675 ; 6.350 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 4.940 ; 5.159 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 2.607 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.465 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.684 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 3.852 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 3.465 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 7.397 ; Fall       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ;       ; 5.142 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 4.954 ; 5.178 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.152 ; 6.537 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 6.970 ; 7.492 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.634 ; 5.993 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.725 ; 6.026 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.774 ; 6.114 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 4.954 ; 5.178 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 5.028 ; 5.237 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.848 ; 6.157 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.458 ; 4.627 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.458 ; 4.627 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 4.603 ; 4.796 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 4.558 ; 4.750 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 4.852 ; 5.041 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.042 ; 5.283 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 4.922 ; 5.176 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.256 ; 5.535 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.808 ; 5.045 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.434 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 3.803 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 13.765 ;        ;        ; 13.814 ;
; IN[1]      ; BUS[1]      ; 16.778 ;        ;        ; 16.317 ;
; IN[2]      ; BUS[2]      ; 13.852 ;        ;        ; 13.865 ;
; IN[3]      ; BUS[3]      ; 14.707 ;        ;        ; 14.506 ;
; IN[4]      ; BUS[4]      ; 14.748 ;        ;        ; 14.496 ;
; IN[5]      ; BUS[5]      ; 13.134 ;        ;        ; 13.144 ;
; IN[6]      ; BUS[6]      ; 14.911 ;        ;        ; 14.578 ;
; IN[7]      ; BUS[7]      ; 13.991 ;        ;        ; 13.982 ;
; RST        ; uA[0]       ;        ; 9.239  ; 9.577  ;        ;
; RST        ; uA[1]       ;        ; 9.435  ; 9.831  ;        ;
; RST        ; uA[2]       ;        ; 9.246  ; 9.748  ;        ;
; RST        ; uA[3]       ;        ; 12.725 ; 13.111 ;        ;
; RST        ; uA[4]       ;        ; 12.212 ; 12.595 ;        ;
; SWA        ; uA[0]       ; 13.376 ;        ;        ; 13.289 ;
; SWB        ; uA[1]       ; 13.778 ;        ;        ; 13.600 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.015 ;       ;       ; 6.982 ;
; IN[1]      ; BUS[1]      ; 7.111 ;       ;       ; 8.181 ;
; IN[2]      ; BUS[2]      ; 5.989 ;       ;       ; 6.967 ;
; IN[3]      ; BUS[3]      ; 6.337 ;       ;       ; 7.296 ;
; IN[4]      ; BUS[4]      ; 6.354 ;       ;       ; 7.368 ;
; IN[5]      ; BUS[5]      ; 5.705 ;       ;       ; 6.622 ;
; IN[6]      ; BUS[6]      ; 6.353 ;       ;       ; 7.306 ;
; IN[7]      ; BUS[7]      ; 6.163 ;       ;       ; 7.141 ;
; RST        ; uA[0]       ;       ; 4.570 ; 4.587 ;       ;
; RST        ; uA[1]       ;       ; 4.654 ; 4.649 ;       ;
; RST        ; uA[2]       ;       ; 4.592 ; 4.568 ;       ;
; RST        ; uA[3]       ;       ; 6.295 ; 6.074 ;       ;
; RST        ; uA[4]       ;       ; 6.072 ; 5.860 ;       ;
; SWA        ; uA[0]       ; 5.866 ;       ;       ; 6.753 ;
; SWB        ; uA[1]       ; 5.960 ;       ;       ; 6.906 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FZ            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDIR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT_B        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDPC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDAR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RJ_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RS_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDRI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFT_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STEP                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWB                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 1111     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 2413     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7664     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 982      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 1111     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 2413     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7664     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 982      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 76       ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 396      ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 76       ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 396      ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 153   ; 153  ;
; Unconstrained Output Ports      ; 148   ; 148  ;
; Unconstrained Output Port Paths ; 461   ; 461  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jan 06 23:04:27 2019
Info: Command: quartus_sta 8-bit-cpu -c 8-bit-cpu
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst STEP:inst1|inst
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst2 STEP:inst1|inst2
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst1 STEP:inst1|inst1
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst3 STEP:inst1|inst3
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.138      -804.830 STEP:inst1|inst1 
    Info (332119):   -13.566       -44.462 STEP:inst1|inst 
    Info (332119):   -12.453       -95.684 STEP:inst1|inst3 
    Info (332119):    -4.609       -26.513 STEP:inst1|inst2 
    Info (332119):    -0.054        -0.054 CLK 
Info (332146): Worst-case hold slack is -0.530
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.530        -1.770 CLK 
    Info (332119):    -0.350        -0.350 STEP:inst1|inst 
    Info (332119):     0.469         0.000 STEP:inst1|inst1 
    Info (332119):     0.766         0.000 STEP:inst1|inst3 
    Info (332119):     4.044         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -11.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.438       -40.975 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.263
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.263        -1.794 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.435 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):     0.198         0.000 STEP:inst1|inst1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.193
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.193      -762.625 STEP:inst1|inst1 
    Info (332119):   -12.543       -41.093 STEP:inst1|inst 
    Info (332119):   -11.617       -88.989 STEP:inst1|inst3 
    Info (332119):    -4.178       -23.959 STEP:inst1|inst2 
    Info (332119):     0.047         0.000 CLK 
Info (332146): Worst-case hold slack is -0.402
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.402        -1.367 CLK 
    Info (332119):    -0.173        -0.173 STEP:inst1|inst 
    Info (332119):     0.519         0.000 STEP:inst1|inst1 
    Info (332119):     0.710         0.000 STEP:inst1|inst3 
    Info (332119):     3.650         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -10.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.523       -37.680 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.121
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.121        -1.347 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.592 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):    -0.050        -0.379 STEP:inst1|inst1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.322
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.322      -299.747 STEP:inst1|inst1 
    Info (332119):    -5.190       -16.317 STEP:inst1|inst 
    Info (332119):    -4.549       -34.793 STEP:inst1|inst3 
    Info (332119):    -1.246        -6.920 STEP:inst1|inst2 
    Info (332119):    -0.043        -0.043 CLK 
Info (332146): Worst-case hold slack is -0.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.365        -0.365 STEP:inst1|inst 
    Info (332119):    -0.320        -0.977 CLK 
    Info (332119):    -0.160        -0.160 STEP:inst1|inst1 
    Info (332119):     0.308         0.000 STEP:inst1|inst3 
    Info (332119):     1.501         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -4.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.199       -17.160 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -0.722
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.722        -1.874 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -8.590 CLK 
    Info (332119):    -1.000        -8.000 STEP:inst1|inst3 
    Info (332119):    -1.000        -6.000 STEP:inst1|inst2 
    Info (332119):    -1.000        -5.000 STEP:inst1|inst 
    Info (332119):     0.217         0.000 STEP:inst1|inst1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4697 megabytes
    Info: Processing ended: Sun Jan 06 23:04:37 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


