// Seed: 2512528309
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  assign id_3 = 1;
  assign id_0 = 1'd0;
  logic id_4;
endmodule
