// Seed: 4011542232
module module_0 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    output wor id_3,
    input uwire id_4,
    output supply1 id_5
);
  wire id_7;
  module_0(
      id_3, id_4, id_5, id_2, id_4, id_0, id_1, id_0
  );
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10 = 1;
  module_2(
      id_6,
      id_12,
      id_3,
      id_5,
      id_16,
      id_4,
      id_1,
      id_12,
      id_17,
      id_7,
      id_17,
      id_15,
      id_3,
      id_13,
      id_15,
      id_13,
      id_2,
      id_7,
      id_5,
      id_4,
      id_15
  );
endmodule
