// Seed: 1293820729
module module_0 #(
    parameter id_13 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
  assign id_3 = id_1;
  parameter id_13 = 1;
  wire [id_13 : id_13] id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    input wire id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wire id_14,
    input tri id_15,
    input wire id_16,
    input tri id_17,
    input supply1 id_18,
    input wor id_19
    , id_37,
    input wor id_20,
    output supply1 id_21,
    input tri1 id_22,
    input uwire id_23,
    output wor id_24,
    output wor id_25,
    output tri1 id_26,
    input tri1 id_27,
    input supply1 id_28,
    input wire id_29,
    input wire id_30,
    input tri1 id_31,
    output wire id_32,
    output uwire id_33,
    input tri0 id_34,
    input supply1 id_35
);
  wire id_38;
  xor primCall (
      id_26,
      id_12,
      id_4,
      id_3,
      id_17,
      id_23,
      id_18,
      id_16,
      id_1,
      id_28,
      id_27,
      id_38,
      id_0,
      id_6,
      id_34,
      id_22,
      id_15,
      id_31,
      id_29,
      id_20,
      id_19,
      id_5,
      id_7,
      id_13,
      id_30
  );
  module_0 modCall_1 (
      id_38,
      id_38,
      id_38,
      id_37,
      id_37,
      id_37,
      id_38,
      id_38,
      id_38,
      id_37
  );
endmodule
