{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732147732315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 18:08:52 2024 " "Processing started: Wed Nov 20 18:08:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732147732315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732147732315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732147732315 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732147732378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732147732478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732147732478 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732147732500 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732147732500 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732147732768 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732147732821 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732147732835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732147732848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.372 " "Worst-case setup slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 iCLK  " "    0.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147732877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 iCLK  " "    0.346               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147732883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.233 " "Worst-case recovery slack is 17.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.233               0.000 iCLK  " "   17.233               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147732885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.886 " "Worst-case removal slack is 1.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.886               0.000 iCLK  " "    1.886               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147732887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147732889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147732889 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147733351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147733351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147733351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147733351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.138 ns " "Worst Case Available Settling Time: 36.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147733351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147733351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.372 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.372" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733357 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733357 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.372  " "Path #1: Setup slack is 0.372 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.596      3.596  F        clock network delay " "    13.596      3.596  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.828      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q " "    13.828      0.232     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.828      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:0:REGI\|s_Q\|q " "    13.828      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.395      0.567 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~11\|datab " "    14.395      0.567 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.799      0.404 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~11\|combout " "    14.799      0.404 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.174      0.375 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~12\|datad " "    15.174      0.375 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.324      0.150 FR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~12\|combout " "    15.324      0.150 FR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.275      0.951 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~15\|datac " "    16.275      0.951 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.562      0.287 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~15\|combout " "    16.562      0.287 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.766      0.204 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~18\|datad " "    16.766      0.204 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.921      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~18\|combout " "    16.921      0.155 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.925      1.004 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~19\|datac " "    17.925      1.004 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.210      0.285 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~19\|combout " "    18.210      0.285 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.836      0.626 RR    IC  e_equalityModule\|Equal0~0\|datab " "    18.836      0.626 RR    IC  e_equalityModule\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.268      0.432 RF  CELL  e_equalityModule\|Equal0~0\|combout " "    19.268      0.432 RF  CELL  e_equalityModule\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.494      0.226 FF    IC  e_equalityModule\|Equal0~4\|datad " "    19.494      0.226 FF    IC  e_equalityModule\|Equal0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.619      0.125 FF  CELL  e_equalityModule\|Equal0~4\|combout " "    19.619      0.125 FF  CELL  e_equalityModule\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.891      0.272 FF    IC  e_equalityModule\|Equal0~20\|datab " "    19.891      0.272 FF    IC  e_equalityModule\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.241      0.350 FF  CELL  e_equalityModule\|Equal0~20\|combout " "    20.241      0.350 FF  CELL  e_equalityModule\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.482      0.241 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    20.482      0.241 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.632      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    20.632      0.150 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.860      0.228 RR    IC  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|datad " "    20.860      0.228 RR    IC  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.015      0.155 RR  CELL  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|combout " "    21.015      0.155 RR  CELL  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.443      0.428 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|datac " "    21.443      0.428 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.730      0.287 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|combout " "    21.730      0.287 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.442      0.712 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|datad " "    22.442      0.712 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.597      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|combout " "    22.597      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.801      0.204 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|datad " "    22.801      0.204 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.956      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|combout " "    22.956      0.155 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.956      0.000 RR    IC  g_NBITREG\|\\G_NBit_Reg0:18:REGI\|s_Q\|d " "    22.956      0.000 RR    IC  g_NBITREG\|\\G_NBit_Reg0:18:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.043      0.087 RR  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "    23.043      0.087 RR  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.385      3.385  R        clock network delay " "    23.385      3.385  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.417      0.032           clock pessimism removed " "    23.417      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.397     -0.020           clock uncertainty " "    23.397     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.415      0.018     uTsu  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "    23.415      0.018     uTsu  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.043 " "Data Arrival Time  :    23.043" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.415 " "Data Required Time :    23.415" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.372  " "Slack              :     0.372 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733358 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.346 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.346" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.346  " "Path #1: Hold slack is 0.346 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.920      2.920  R        clock network delay " "     2.920      2.920  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.152      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q " "     3.152      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.152      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:16:REGI\|s_Q\|q " "     3.152      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:16:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.862      0.710 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[1\] " "     3.862      0.710 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.934      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     3.934      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.398      3.398  R        clock network delay " "     3.398      3.398  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.366     -0.032           clock pessimism removed " "     3.366     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.366      0.000           clock uncertainty " "     3.366      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.588      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     3.588      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.934 " "Data Arrival Time  :     3.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.588 " "Data Required Time :     3.588" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.346  " "Slack              :     0.346 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.233 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.233" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.233  " "Path #1: Recovery slack is 17.233 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.511      3.511  R        clock network delay " "     3.511      3.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.743      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.743      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.743      0.000 RR  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.743      0.000 RR  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.687      0.944 RR    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "     4.687      0.944 RR    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.967      1.280 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "     5.967      1.280 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.246      3.246  R        clock network delay " "    23.246      3.246  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.278      0.032           clock pessimism removed " "    23.278      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.258     -0.020           clock uncertainty " "    23.258     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.200     -0.058     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "    23.200     -0.058     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.967 " "Data Arrival Time  :     5.967" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.200 " "Data Required Time :    23.200" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.233  " "Slack              :    17.233 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.886 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.886" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733364 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.886  " "Path #1: Removal slack is 1.886 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.381      3.381  R        clock network delay " "     3.381      3.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.613      0.232     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.000 FF  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.613      0.000 FF  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.241      0.628 FF    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.241      0.628 FF    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.407      1.166 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     5.407      1.166 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.367      3.367  R        clock network delay " "     3.367      3.367  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335     -0.032           clock pessimism removed " "     3.335     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.000           clock uncertainty " "     3.335      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      0.186      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     3.521      0.186      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.407 " "Data Arrival Time  :     5.407" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.521 " "Data Required Time :     3.521" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.886  " "Slack              :     1.886 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147733364 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147733364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732147733365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732147733379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732147733662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.146 " "Worst-case setup slack is 1.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 iCLK  " "    1.146               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147733768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 iCLK  " "    0.336               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147733774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.461 " "Worst-case recovery slack is 17.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.461               0.000 iCLK  " "   17.461               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147733777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.710 " "Worst-case removal slack is 1.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.710               0.000 iCLK  " "    1.710               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147733780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147733783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147733783 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.447 ns " "Worst Case Available Settling Time: 36.447 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734264 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734264 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.146 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.146" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734270 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.146  " "Path #1: Setup slack is 1.146 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.236      3.236  F        clock network delay " "    13.236      3.236  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.449      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q " "    13.449      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.449      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:0:REGI\|s_Q\|q " "    13.449      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.940      0.491 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~11\|datab " "    13.940      0.491 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.321      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~11\|combout " "    14.321      0.381 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.671      0.350 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~12\|datad " "    14.671      0.350 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.815      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~12\|combout " "    14.815      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.705      0.890 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~15\|datac " "    15.705      0.890 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.970      0.265 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~15\|combout " "    15.970      0.265 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.158      0.188 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~18\|datad " "    16.158      0.188 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.302      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~18\|combout " "    16.302      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.240      0.938 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~19\|datac " "    17.240      0.938 RR    IC  g_REGFILE\|g_MUX_RS\|Mux31~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.503      0.263 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~19\|combout " "    17.503      0.263 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux31~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.095      0.592 RR    IC  e_equalityModule\|Equal0~0\|datab " "    18.095      0.592 RR    IC  e_equalityModule\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.489      0.394 RF  CELL  e_equalityModule\|Equal0~0\|combout " "    18.489      0.394 RF  CELL  e_equalityModule\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.695      0.206 FF    IC  e_equalityModule\|Equal0~4\|datad " "    18.695      0.206 FF    IC  e_equalityModule\|Equal0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.805      0.110 FF  CELL  e_equalityModule\|Equal0~4\|combout " "    18.805      0.110 FF  CELL  e_equalityModule\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.052      0.247 FF    IC  e_equalityModule\|Equal0~20\|datab " "    19.052      0.247 FF    IC  e_equalityModule\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.361      0.309 FF  CELL  e_equalityModule\|Equal0~20\|combout " "    19.361      0.309 FF  CELL  e_equalityModule\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.580      0.219 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    19.580      0.219 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.714      0.134 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    19.714      0.134 FR  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.923      0.209 RR    IC  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|datad " "    19.923      0.209 RR    IC  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.067      0.144 RR  CELL  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|combout " "    20.067      0.144 RR  CELL  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.467      0.400 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|datac " "    20.467      0.400 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.732      0.265 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|combout " "    20.732      0.265 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.403      0.671 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|datad " "    21.403      0.671 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.547      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|combout " "    21.547      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.735      0.188 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|datad " "    21.735      0.188 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.879      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|combout " "    21.879      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.879      0.000 RR    IC  g_NBITREG\|\\G_NBit_Reg0:18:REGI\|s_Q\|d " "    21.879      0.000 RR    IC  g_NBITREG\|\\G_NBit_Reg0:18:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.959      0.080 RR  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "    21.959      0.080 RR  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.078      3.078  R        clock network delay " "    23.078      3.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.106      0.028           clock pessimism removed " "    23.106      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.086     -0.020           clock uncertainty " "    23.086     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.105      0.019     uTsu  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "    23.105      0.019     uTsu  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.959 " "Data Arrival Time  :    21.959" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.105 " "Data Required Time :    23.105" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.146  " "Slack              :     1.146 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734271 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734271 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.336  " "Path #1: Hold slack is 0.336 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:29:REGI\|s_Q " "From Node    : reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg2:29:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg2:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.669      2.669  R        clock network delay " "     2.669      2.669  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      0.213     uTco  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:29:REGI\|s_Q " "     2.882      0.213     uTco  reg_IFID:IFID_Pipeline_Reg\|dffg:\\G_NBit_RegPC:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      0.000 RR  CELL  IFID_Pipeline_Reg\|\\G_NBit_RegPC:29:REGI\|s_Q\|q " "     2.882      0.000 RR  CELL  IFID_Pipeline_Reg\|\\G_NBit_RegPC:29:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.434 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:29:MUXI\|g_Or\|o_F~1\|dataa " "     3.316      0.434 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:29:MUXI\|g_Or\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.609      0.293 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:29:MUXI\|g_Or\|o_F~1\|combout " "     3.609      0.293 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:29:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.609      0.000 RR    IC  g_NBITREG\|\\G_NBit_Reg2:29:REGI\|s_Q\|d " "     3.609      0.000 RR    IC  g_NBITREG\|\\G_NBit_Reg2:29:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.062 RR  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg2:29:REGI\|s_Q " "     3.671      0.062 RR  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg2:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.192      3.192  R        clock network delay " "     3.192      3.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164     -0.028           clock pessimism removed " "     3.164     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      0.000           clock uncertainty " "     3.164      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      0.171      uTh  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg2:29:REGI\|s_Q " "     3.335      0.171      uTh  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg2:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.671 " "Data Arrival Time  :     3.671" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.335 " "Data Required Time :     3.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.336  " "Slack              :     0.336 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734275 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.461 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.461  " "Path #1: Recovery slack is 17.461 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.189      3.189  R        clock network delay " "     3.189      3.189  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.402      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.402      0.000 RR  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.402      0.000 RR  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.284      0.882 RR    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "     4.284      0.882 RR    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.432      1.148 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "     5.432      1.148 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.934      2.934  R        clock network delay " "    22.934      2.934  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.962      0.028           clock pessimism removed " "    22.962      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.942     -0.020           clock uncertainty " "    22.942     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.893     -0.049     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "    22.893     -0.049     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.432 " "Data Arrival Time  :     5.432" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.893 " "Data Required Time :    22.893" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.461  " "Slack              :    17.461 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.710 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.710" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.710  " "Path #1: Removal slack is 1.710 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      3.074  R        clock network delay " "     3.074      3.074  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     3.287      0.213     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.000 FF  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.287      0.000 FF  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.564 FF    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.851      0.564 FF    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.900      1.049 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     4.900      1.049 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.050      3.050  R        clock network delay " "     3.050      3.050  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.022     -0.028           clock pessimism removed " "     3.022     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.022      0.000           clock uncertainty " "     3.022      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.190      0.168      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     3.190      0.168      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.900 " "Data Arrival Time  :     4.900" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.190 " "Data Required Time :     3.190" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.710  " "Slack              :     1.710 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734277 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732147734278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.803 " "Worst-case setup slack is 4.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.803               0.000 iCLK  " "    4.803               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147734368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 iCLK  " "    0.140               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147734375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.633 " "Worst-case recovery slack is 18.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.633               0.000 iCLK  " "   18.633               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147734377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 iCLK  " "    0.889               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147734380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.367 " "Worst-case minimum pulse width slack is 9.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.367               0.000 iCLK  " "    9.367               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732147734383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732147734383 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734855 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734855 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734855 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734855 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.984 ns " "Worst Case Available Settling Time: 37.984 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734855 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732147734855 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.803 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.803" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734862 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.803  " "Path #1: Setup slack is 4.803 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.266      2.266  F        clock network delay " "    12.266      2.266  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.371      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q " "    12.371      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:17:REGI\|dffg:\\G_NBit_Reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.371      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:0:REGI\|s_Q\|q " "    12.371      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:17:REGI\|\\G_NBit_Reg:0:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.653      0.282 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~11\|datab " "    12.653      0.282 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~11\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.845      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~11\|combout " "    12.845      0.192 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.033      0.188 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~12\|datad " "    13.033      0.188 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.096      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~12\|combout " "    13.096      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.598      0.502 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~15\|datac " "    13.598      0.502 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.731      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~15\|combout " "    13.731      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.839      0.108 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~18\|datad " "    13.839      0.108 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.902      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~18\|combout " "    13.902      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.434      0.532 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~19\|datac " "    14.434      0.532 FF    IC  g_REGFILE\|g_MUX_RS\|Mux31~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.567      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~19\|combout " "    14.567      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux31~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.892      0.325 FF    IC  e_equalityModule\|Equal0~0\|datab " "    14.892      0.325 FF    IC  e_equalityModule\|Equal0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.099      0.207 FF  CELL  e_equalityModule\|Equal0~0\|combout " "    15.099      0.207 FF  CELL  e_equalityModule\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.206      0.107 FF    IC  e_equalityModule\|Equal0~4\|datad " "    15.206      0.107 FF    IC  e_equalityModule\|Equal0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.063 FF  CELL  e_equalityModule\|Equal0~4\|combout " "    15.269      0.063 FF  CELL  e_equalityModule\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.403      0.134 FF    IC  e_equalityModule\|Equal0~20\|datab " "    15.403      0.134 FF    IC  e_equalityModule\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.577      0.174 FF  CELL  e_equalityModule\|Equal0~20\|combout " "    15.577      0.174 FF  CELL  e_equalityModule\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.693      0.116 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad " "    15.693      0.116 FF    IC  g_FETCHLOGIC\|g_ADD\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.756      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout " "    15.756      0.063 FF  CELL  g_FETCHLOGIC\|g_ADD\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.884      0.128 FF    IC  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|datad " "    15.884      0.128 FF    IC  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.063 FF  CELL  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|combout " "    15.947      0.063 FF  CELL  g_NBITREG\|\\G_NBit_Reg0:21:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.172      0.225 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|datac " "    16.172      0.225 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.305      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|combout " "    16.305      0.133 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.694      0.389 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|datad " "    16.694      0.389 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.757      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|combout " "    16.757      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.865      0.108 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|datad " "    16.865      0.108 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.928      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|combout " "    16.928      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:18:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.928      0.000 FF    IC  g_NBITREG\|\\G_NBit_Reg0:18:REGI\|s_Q\|d " "    16.928      0.000 FF    IC  g_NBITREG\|\\G_NBit_Reg0:18:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.978      0.050 FF  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "    16.978      0.050 FF  CELL  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.775      1.775  R        clock network delay " "    21.775      1.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.794      0.019           clock pessimism removed " "    21.794      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.774     -0.020           clock uncertainty " "    21.774     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.781      0.007     uTsu  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q " "    21.781      0.007     uTsu  reg_NPC:g_NBITREG\|dffg:\\G_NBit_Reg0:18:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.978 " "Data Arrival Time  :    16.978" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.781 " "Data Required Time :    21.781" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.803  " "Slack              :     4.803 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734862 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734862 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.140  " "Path #1: Hold slack is 0.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.542      1.542  R        clock network delay " "     1.542      1.542  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.647      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q " "     1.647      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.647      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:16:REGI\|s_Q\|q " "     1.647      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:16:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.978      0.331 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[1\] " "     1.978      0.331 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a15\|portadatain\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.014      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     2.014      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.790      1.790  R        clock network delay " "     1.790      1.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.770     -0.020           clock pessimism removed " "     1.770     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.770      0.000           clock uncertainty " "     1.770      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0 " "     1.874      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a15~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.014 " "Data Arrival Time  :     2.014" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.874 " "Data Required Time :     1.874" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.140  " "Slack              :     0.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.633 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.633" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.633  " "Path #1: Recovery slack is 18.633 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.820      1.820  R        clock network delay " "     1.820      1.820  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     1.925      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.000 FF  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.925      0.000 FF  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.430      0.505 FF    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0 " "     2.430      0.505 FF    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a36\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      0.611 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "     3.041      0.611 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.699      1.699  R        clock network delay " "    21.699      1.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.719      0.020           clock pessimism removed " "    21.719      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.699     -0.020           clock uncertainty " "    21.699     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.674     -0.025     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36 " "    21.674     -0.025     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a36" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.041 " "Data Arrival Time  :     3.041" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.674 " "Data Required Time :    21.674" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.633  " "Slack              :    18.633 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734868 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.889  " "Path #1: Removal slack is 0.889 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "From Node    : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.752      1.752  R        clock network delay " "     1.752      1.752  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6 " "     1.857      0.105     uTco  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.000 RR  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.857      0.000 RR  CELL  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.157      0.300 RR    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.157      0.300 RR    IC  IDEX_Pipeline_Reg\|MemToReg\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.737      0.580 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     2.737      0.580 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.778      1.778  R        clock network delay " "     1.778      1.778  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.758     -0.020           clock pessimism removed " "     1.758     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.758      0.000           clock uncertainty " "     1.758      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848      0.090      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0 " "     1.848      0.090      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:MemToReg\|altshift_taps:s_Q_rtl_0\|shift_taps_bkm:auto_generated\|altsyncram_r861:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.737 " "Data Arrival Time  :     2.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.848 " "Data Required Time :     1.848" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.889  " "Slack              :     0.889 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732147734868 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732147734868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732147735102 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732147735106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "947 " "Peak virtual memory: 947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732147735160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 18:08:55 2024 " "Processing ended: Wed Nov 20 18:08:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732147735160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732147735160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732147735160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732147735160 ""}
