#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002223a572c60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000002223a5d8f70_0 .net "PC", 31 0, v000002223a5d0180_0;  1 drivers
v000002223a5d8390_0 .var "clk", 0 0;
v000002223a5d86b0_0 .net "clkout", 0 0, L_000002223a56df90;  1 drivers
v000002223a5d8cf0_0 .net "cycles_consumed", 31 0, v000002223a5d6a70_0;  1 drivers
v000002223a5d8610_0 .net "regs0", 31 0, L_000002223a56ea10;  1 drivers
v000002223a5d8070_0 .net "regs1", 31 0, L_000002223a56e8c0;  1 drivers
v000002223a5d9510_0 .net "regs2", 31 0, L_000002223a56dc80;  1 drivers
v000002223a5d9970_0 .net "regs3", 31 0, L_000002223a56e620;  1 drivers
v000002223a5d8d90_0 .net "regs4", 31 0, L_000002223a56e930;  1 drivers
v000002223a5d8750_0 .net "regs5", 31 0, L_000002223a56e700;  1 drivers
v000002223a5d8c50_0 .var "rst", 0 0;
S_000002223a4f3560 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000002223a572c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002223a575e20 .param/l "RType" 0 4 2, C4<000000>;
P_000002223a575e58 .param/l "add" 0 4 5, C4<100000>;
P_000002223a575e90 .param/l "addi" 0 4 8, C4<001000>;
P_000002223a575ec8 .param/l "addu" 0 4 5, C4<100001>;
P_000002223a575f00 .param/l "and_" 0 4 5, C4<100100>;
P_000002223a575f38 .param/l "andi" 0 4 8, C4<001100>;
P_000002223a575f70 .param/l "beq" 0 4 10, C4<000100>;
P_000002223a575fa8 .param/l "bne" 0 4 10, C4<000101>;
P_000002223a575fe0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002223a576018 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002223a576050 .param/l "j" 0 4 12, C4<000010>;
P_000002223a576088 .param/l "jal" 0 4 12, C4<000011>;
P_000002223a5760c0 .param/l "jr" 0 4 6, C4<001000>;
P_000002223a5760f8 .param/l "lw" 0 4 8, C4<100011>;
P_000002223a576130 .param/l "nor_" 0 4 5, C4<100111>;
P_000002223a576168 .param/l "or_" 0 4 5, C4<100101>;
P_000002223a5761a0 .param/l "ori" 0 4 8, C4<001101>;
P_000002223a5761d8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002223a576210 .param/l "sll" 0 4 6, C4<000000>;
P_000002223a576248 .param/l "slt" 0 4 5, C4<101010>;
P_000002223a576280 .param/l "slti" 0 4 8, C4<101010>;
P_000002223a5762b8 .param/l "srl" 0 4 6, C4<000010>;
P_000002223a5762f0 .param/l "sub" 0 4 5, C4<100010>;
P_000002223a576328 .param/l "subu" 0 4 5, C4<100011>;
P_000002223a576360 .param/l "sw" 0 4 8, C4<101011>;
P_000002223a576398 .param/l "xor_" 0 4 5, C4<100110>;
P_000002223a5763d0 .param/l "xori" 0 4 8, C4<001110>;
L_000002223a56e230 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56e770 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56e7e0 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56e000 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56eb60 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56e540 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56e150 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56dcf0 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56df90 .functor OR 1, v000002223a5d8390_0, v000002223a55e960_0, C4<0>, C4<0>;
L_000002223a56e310 .functor OR 1, L_000002223a5d8430, L_000002223a5d84d0, C4<0>, C4<0>;
L_000002223a56e4d0 .functor AND 1, L_000002223a634970, L_000002223a634bf0, C4<1>, C4<1>;
L_000002223a56ddd0 .functor NOT 1, v000002223a5d8c50_0, C4<0>, C4<0>, C4<0>;
L_000002223a56e690 .functor OR 1, L_000002223a634d30, L_000002223a635690, C4<0>, C4<0>;
L_000002223a56e9a0 .functor OR 1, L_000002223a56e690, L_000002223a634dd0, C4<0>, C4<0>;
L_000002223a56deb0 .functor OR 1, L_000002223a635910, L_000002223a6346f0, C4<0>, C4<0>;
L_000002223a56e5b0 .functor AND 1, L_000002223a635190, L_000002223a56deb0, C4<1>, C4<1>;
L_000002223a56ea80 .functor OR 1, L_000002223a6340b0, L_000002223a634790, C4<0>, C4<0>;
L_000002223a56df20 .functor AND 1, L_000002223a633f70, L_000002223a56ea80, C4<1>, C4<1>;
L_000002223a528d50 .functor NOT 1, L_000002223a56df90, C4<0>, C4<0>, C4<0>;
v000002223a5d1260_0 .net "ALUOp", 3 0, v000002223a55e1e0_0;  1 drivers
v000002223a5cfc80_0 .net "ALUResult", 31 0, v000002223a58e570_0;  1 drivers
v000002223a5d1300_0 .net "ALUSrc", 0 0, v000002223a55e500_0;  1 drivers
v000002223a5d1080_0 .net "ALUin2", 31 0, L_000002223a635cd0;  1 drivers
v000002223a5cfdc0_0 .net "MemReadEn", 0 0, v000002223a55e780_0;  1 drivers
v000002223a5cfb40_0 .net "MemWriteEn", 0 0, v000002223a55eaa0_0;  1 drivers
v000002223a5d0c20_0 .net "MemtoReg", 0 0, v000002223a55e820_0;  1 drivers
v000002223a5d14e0_0 .net "PC", 31 0, v000002223a5d0180_0;  alias, 1 drivers
v000002223a5cfbe0_0 .net "PCPlus1", 31 0, L_000002223a5d82f0;  1 drivers
v000002223a5cf780_0 .net "PCsrc", 1 0, v000002223a58ddf0_0;  1 drivers
v000002223a5d07c0_0 .net "RegDst", 0 0, v000002223a55f860_0;  1 drivers
v000002223a5cffa0_0 .net "RegWriteEn", 0 0, v000002223a55f9a0_0;  1 drivers
v000002223a5d0540_0 .net "WriteRegister", 4 0, L_000002223a635a50;  1 drivers
v000002223a5cf960_0 .net *"_ivl_0", 0 0, L_000002223a56e230;  1 drivers
L_000002223a5dbf50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002223a5cfd20_0 .net/2u *"_ivl_10", 4 0, L_000002223a5dbf50;  1 drivers
L_000002223a5dc340 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5cf820_0 .net *"_ivl_101", 15 0, L_000002223a5dc340;  1 drivers
v000002223a5d13a0_0 .net *"_ivl_102", 31 0, L_000002223a635410;  1 drivers
L_000002223a5dc388 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d0220_0 .net *"_ivl_105", 25 0, L_000002223a5dc388;  1 drivers
L_000002223a5dc3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5cf6e0_0 .net/2u *"_ivl_106", 31 0, L_000002223a5dc3d0;  1 drivers
v000002223a5cfe60_0 .net *"_ivl_108", 0 0, L_000002223a634970;  1 drivers
L_000002223a5dc418 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002223a5cff00_0 .net/2u *"_ivl_110", 5 0, L_000002223a5dc418;  1 drivers
v000002223a5d0a40_0 .net *"_ivl_112", 0 0, L_000002223a634bf0;  1 drivers
v000002223a5d02c0_0 .net *"_ivl_115", 0 0, L_000002223a56e4d0;  1 drivers
v000002223a5d1580_0 .net *"_ivl_116", 47 0, L_000002223a635050;  1 drivers
L_000002223a5dc460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d05e0_0 .net *"_ivl_119", 15 0, L_000002223a5dc460;  1 drivers
L_000002223a5dbf98 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002223a5d0040_0 .net/2u *"_ivl_12", 5 0, L_000002223a5dbf98;  1 drivers
v000002223a5d0360_0 .net *"_ivl_120", 47 0, L_000002223a634ab0;  1 drivers
L_000002223a5dc4a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d1440_0 .net *"_ivl_123", 15 0, L_000002223a5dc4a8;  1 drivers
v000002223a5d0d60_0 .net *"_ivl_125", 0 0, L_000002223a6355f0;  1 drivers
v000002223a5d00e0_0 .net *"_ivl_126", 31 0, L_000002223a634290;  1 drivers
v000002223a5d0400_0 .net *"_ivl_128", 47 0, L_000002223a635b90;  1 drivers
v000002223a5d09a0_0 .net *"_ivl_130", 47 0, L_000002223a6354b0;  1 drivers
v000002223a5d0680_0 .net *"_ivl_132", 47 0, L_000002223a6345b0;  1 drivers
v000002223a5d0720_0 .net *"_ivl_134", 47 0, L_000002223a634510;  1 drivers
L_000002223a5dc4f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002223a5d0900_0 .net/2u *"_ivl_138", 1 0, L_000002223a5dc4f0;  1 drivers
v000002223a5d0ae0_0 .net *"_ivl_14", 0 0, L_000002223a5d8bb0;  1 drivers
v000002223a5d0e00_0 .net *"_ivl_140", 0 0, L_000002223a635730;  1 drivers
L_000002223a5dc538 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002223a5d0ea0_0 .net/2u *"_ivl_142", 1 0, L_000002223a5dc538;  1 drivers
v000002223a5d0f40_0 .net *"_ivl_144", 0 0, L_000002223a635c30;  1 drivers
L_000002223a5dc580 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002223a5d0fe0_0 .net/2u *"_ivl_146", 1 0, L_000002223a5dc580;  1 drivers
v000002223a5d1120_0 .net *"_ivl_148", 0 0, L_000002223a634b50;  1 drivers
L_000002223a5dc5c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002223a5d11c0_0 .net/2u *"_ivl_150", 31 0, L_000002223a5dc5c8;  1 drivers
L_000002223a5dc610 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002223a5d4b00_0 .net/2u *"_ivl_152", 31 0, L_000002223a5dc610;  1 drivers
v000002223a5d3b60_0 .net *"_ivl_154", 31 0, L_000002223a634f10;  1 drivers
v000002223a5d53c0_0 .net *"_ivl_156", 31 0, L_000002223a634650;  1 drivers
L_000002223a5dbfe0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002223a5d4ec0_0 .net/2u *"_ivl_16", 4 0, L_000002223a5dbfe0;  1 drivers
v000002223a5d4ce0_0 .net *"_ivl_160", 0 0, L_000002223a56ddd0;  1 drivers
L_000002223a5dc6a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d37a0_0 .net/2u *"_ivl_162", 31 0, L_000002223a5dc6a0;  1 drivers
L_000002223a5dc778 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002223a5d47e0_0 .net/2u *"_ivl_166", 5 0, L_000002223a5dc778;  1 drivers
v000002223a5d4e20_0 .net *"_ivl_168", 0 0, L_000002223a634d30;  1 drivers
L_000002223a5dc7c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002223a5d3de0_0 .net/2u *"_ivl_170", 5 0, L_000002223a5dc7c0;  1 drivers
v000002223a5d3e80_0 .net *"_ivl_172", 0 0, L_000002223a635690;  1 drivers
v000002223a5d55a0_0 .net *"_ivl_175", 0 0, L_000002223a56e690;  1 drivers
L_000002223a5dc808 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002223a5d49c0_0 .net/2u *"_ivl_176", 5 0, L_000002223a5dc808;  1 drivers
v000002223a5d5320_0 .net *"_ivl_178", 0 0, L_000002223a634dd0;  1 drivers
v000002223a5d3980_0 .net *"_ivl_181", 0 0, L_000002223a56e9a0;  1 drivers
L_000002223a5dc850 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d5280_0 .net/2u *"_ivl_182", 15 0, L_000002223a5dc850;  1 drivers
v000002223a5d4ba0_0 .net *"_ivl_184", 31 0, L_000002223a635af0;  1 drivers
v000002223a5d3700_0 .net *"_ivl_187", 0 0, L_000002223a634e70;  1 drivers
v000002223a5d3c00_0 .net *"_ivl_188", 15 0, L_000002223a635870;  1 drivers
v000002223a5d3a20_0 .net *"_ivl_19", 4 0, L_000002223a5d9650;  1 drivers
v000002223a5d4380_0 .net *"_ivl_190", 31 0, L_000002223a635370;  1 drivers
v000002223a5d4240_0 .net *"_ivl_194", 31 0, L_000002223a6350f0;  1 drivers
L_000002223a5dc898 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d3f20_0 .net *"_ivl_197", 25 0, L_000002223a5dc898;  1 drivers
L_000002223a5dc8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d5460_0 .net/2u *"_ivl_198", 31 0, L_000002223a5dc8e0;  1 drivers
L_000002223a5dbf08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d4f60_0 .net/2u *"_ivl_2", 5 0, L_000002223a5dbf08;  1 drivers
v000002223a5d41a0_0 .net *"_ivl_20", 4 0, L_000002223a5d90b0;  1 drivers
v000002223a5d4d80_0 .net *"_ivl_200", 0 0, L_000002223a635190;  1 drivers
L_000002223a5dc928 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d3840_0 .net/2u *"_ivl_202", 5 0, L_000002223a5dc928;  1 drivers
v000002223a5d5500_0 .net *"_ivl_204", 0 0, L_000002223a635910;  1 drivers
L_000002223a5dc970 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002223a5d4880_0 .net/2u *"_ivl_206", 5 0, L_000002223a5dc970;  1 drivers
v000002223a5d38e0_0 .net *"_ivl_208", 0 0, L_000002223a6346f0;  1 drivers
v000002223a5d3ac0_0 .net *"_ivl_211", 0 0, L_000002223a56deb0;  1 drivers
v000002223a5d3ca0_0 .net *"_ivl_213", 0 0, L_000002223a56e5b0;  1 drivers
L_000002223a5dc9b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002223a5d3d40_0 .net/2u *"_ivl_214", 5 0, L_000002223a5dc9b8;  1 drivers
v000002223a5d3fc0_0 .net *"_ivl_216", 0 0, L_000002223a634470;  1 drivers
L_000002223a5dca00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002223a5d5000_0 .net/2u *"_ivl_218", 31 0, L_000002223a5dca00;  1 drivers
v000002223a5d4420_0 .net *"_ivl_220", 31 0, L_000002223a634a10;  1 drivers
v000002223a5d46a0_0 .net *"_ivl_224", 31 0, L_000002223a635d70;  1 drivers
L_000002223a5dca48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d4920_0 .net *"_ivl_227", 25 0, L_000002223a5dca48;  1 drivers
L_000002223a5dca90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d5140_0 .net/2u *"_ivl_228", 31 0, L_000002223a5dca90;  1 drivers
v000002223a5d4060_0 .net *"_ivl_230", 0 0, L_000002223a633f70;  1 drivers
L_000002223a5dcad8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d4100_0 .net/2u *"_ivl_232", 5 0, L_000002223a5dcad8;  1 drivers
v000002223a5d42e0_0 .net *"_ivl_234", 0 0, L_000002223a6340b0;  1 drivers
L_000002223a5dcb20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002223a5d44c0_0 .net/2u *"_ivl_236", 5 0, L_000002223a5dcb20;  1 drivers
v000002223a5d4560_0 .net *"_ivl_238", 0 0, L_000002223a634790;  1 drivers
v000002223a5d4740_0 .net *"_ivl_24", 0 0, L_000002223a56e7e0;  1 drivers
v000002223a5d4600_0 .net *"_ivl_241", 0 0, L_000002223a56ea80;  1 drivers
v000002223a5d4a60_0 .net *"_ivl_243", 0 0, L_000002223a56df20;  1 drivers
L_000002223a5dcb68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002223a5d4c40_0 .net/2u *"_ivl_244", 5 0, L_000002223a5dcb68;  1 drivers
v000002223a5d50a0_0 .net *"_ivl_246", 0 0, L_000002223a6348d0;  1 drivers
v000002223a5d51e0_0 .net *"_ivl_248", 31 0, L_000002223a63ae00;  1 drivers
L_000002223a5dc028 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002223a5d6d90_0 .net/2u *"_ivl_26", 4 0, L_000002223a5dc028;  1 drivers
v000002223a5d6930_0 .net *"_ivl_29", 4 0, L_000002223a5d9150;  1 drivers
v000002223a5d62f0_0 .net *"_ivl_32", 0 0, L_000002223a56e000;  1 drivers
L_000002223a5dc070 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002223a5d61b0_0 .net/2u *"_ivl_34", 4 0, L_000002223a5dc070;  1 drivers
v000002223a5d6250_0 .net *"_ivl_37", 4 0, L_000002223a5d9ab0;  1 drivers
v000002223a5d69d0_0 .net *"_ivl_40", 0 0, L_000002223a56eb60;  1 drivers
L_000002223a5dc0b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d67f0_0 .net/2u *"_ivl_42", 15 0, L_000002223a5dc0b8;  1 drivers
v000002223a5d64d0_0 .net *"_ivl_45", 15 0, L_000002223a5d8b10;  1 drivers
v000002223a5d5df0_0 .net *"_ivl_48", 0 0, L_000002223a56e540;  1 drivers
v000002223a5d5a30_0 .net *"_ivl_5", 5 0, L_000002223a5d81b0;  1 drivers
L_000002223a5dc100 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d5ad0_0 .net/2u *"_ivl_50", 36 0, L_000002223a5dc100;  1 drivers
L_000002223a5dc148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d5e90_0 .net/2u *"_ivl_52", 31 0, L_000002223a5dc148;  1 drivers
v000002223a5d5cb0_0 .net *"_ivl_55", 4 0, L_000002223a5d89d0;  1 drivers
v000002223a5d75b0_0 .net *"_ivl_56", 36 0, L_000002223a5d8a70;  1 drivers
v000002223a5d7290_0 .net *"_ivl_58", 36 0, L_000002223a5d9790;  1 drivers
v000002223a5d5d50_0 .net *"_ivl_62", 0 0, L_000002223a56e150;  1 drivers
L_000002223a5dc190 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d5fd0_0 .net/2u *"_ivl_64", 5 0, L_000002223a5dc190;  1 drivers
v000002223a5d5f30_0 .net *"_ivl_67", 5 0, L_000002223a5d91f0;  1 drivers
v000002223a5d6bb0_0 .net *"_ivl_70", 0 0, L_000002223a56dcf0;  1 drivers
L_000002223a5dc1d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d6570_0 .net/2u *"_ivl_72", 57 0, L_000002223a5dc1d8;  1 drivers
L_000002223a5dc220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a5d58f0_0 .net/2u *"_ivl_74", 31 0, L_000002223a5dc220;  1 drivers
v000002223a5d5990_0 .net *"_ivl_77", 25 0, L_000002223a5d9d30;  1 drivers
v000002223a5d66b0_0 .net *"_ivl_78", 57 0, L_000002223a5d9c90;  1 drivers
v000002223a5d6070_0 .net *"_ivl_8", 0 0, L_000002223a56e770;  1 drivers
v000002223a5d6110_0 .net *"_ivl_80", 57 0, L_000002223a5d7f30;  1 drivers
L_000002223a5dc268 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002223a5d6390_0 .net/2u *"_ivl_84", 31 0, L_000002223a5dc268;  1 drivers
L_000002223a5dc2b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002223a5d5b70_0 .net/2u *"_ivl_88", 5 0, L_000002223a5dc2b0;  1 drivers
v000002223a5d5710_0 .net *"_ivl_90", 0 0, L_000002223a5d8430;  1 drivers
L_000002223a5dc2f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002223a5d5c10_0 .net/2u *"_ivl_92", 5 0, L_000002223a5dc2f8;  1 drivers
v000002223a5d7330_0 .net *"_ivl_94", 0 0, L_000002223a5d84d0;  1 drivers
v000002223a5d7010_0 .net *"_ivl_97", 0 0, L_000002223a56e310;  1 drivers
v000002223a5d6430_0 .net *"_ivl_98", 47 0, L_000002223a634fb0;  1 drivers
v000002223a5d6610_0 .net "adderResult", 31 0, L_000002223a635550;  1 drivers
v000002223a5d6750_0 .net "address", 31 0, L_000002223a5d8110;  1 drivers
v000002223a5d6890_0 .net "clk", 0 0, L_000002223a56df90;  alias, 1 drivers
v000002223a5d6a70_0 .var "cycles_consumed", 31 0;
o000002223a591888 .functor BUFZ 1, C4<z>; HiZ drive
v000002223a5d6b10_0 .net "excep_flag", 0 0, o000002223a591888;  0 drivers
v000002223a5d6c50_0 .net "extImm", 31 0, L_000002223a6343d0;  1 drivers
v000002223a5d6cf0_0 .net "funct", 5 0, L_000002223a5d9330;  1 drivers
v000002223a5d7150_0 .net "hlt", 0 0, v000002223a55e960_0;  1 drivers
v000002223a5d6e30_0 .net "imm", 15 0, L_000002223a5d9dd0;  1 drivers
v000002223a5d6ed0_0 .net "immediate", 31 0, L_000002223a6359b0;  1 drivers
v000002223a5d6f70_0 .net "input_clk", 0 0, v000002223a5d8390_0;  1 drivers
v000002223a5d57b0_0 .net "instruction", 31 0, L_000002223a635230;  1 drivers
v000002223a5d70b0_0 .net "memoryReadData", 31 0, v000002223a5d0cc0_0;  1 drivers
v000002223a5d71f0_0 .net "nextPC", 31 0, L_000002223a635e10;  1 drivers
v000002223a5d5850_0 .net "opcode", 5 0, L_000002223a5d8ed0;  1 drivers
v000002223a5d73d0_0 .net "rd", 4 0, L_000002223a5d98d0;  1 drivers
v000002223a5d7470_0 .net "readData1", 31 0, L_000002223a56e380;  1 drivers
v000002223a5d7510_0 .net "readData1_w", 31 0, L_000002223a63b9e0;  1 drivers
v000002223a5d8e30_0 .net "readData2", 31 0, L_000002223a56dd60;  1 drivers
v000002223a5d8570_0 .net "regs0", 31 0, L_000002223a56ea10;  alias, 1 drivers
v000002223a5d87f0_0 .net "regs1", 31 0, L_000002223a56e8c0;  alias, 1 drivers
v000002223a5d9010_0 .net "regs2", 31 0, L_000002223a56dc80;  alias, 1 drivers
v000002223a5d93d0_0 .net "regs3", 31 0, L_000002223a56e620;  alias, 1 drivers
v000002223a5d9290_0 .net "regs4", 31 0, L_000002223a56e930;  alias, 1 drivers
v000002223a5d9a10_0 .net "regs5", 31 0, L_000002223a56e700;  alias, 1 drivers
v000002223a5d9bf0_0 .net "rs", 4 0, L_000002223a5d8250;  1 drivers
v000002223a5d7fd0_0 .net "rst", 0 0, v000002223a5d8c50_0;  1 drivers
v000002223a5d96f0_0 .net "rt", 4 0, L_000002223a5d8930;  1 drivers
v000002223a5d8890_0 .net "shamt", 31 0, L_000002223a5d9b50;  1 drivers
v000002223a5d95b0_0 .net "wire_instruction", 31 0, L_000002223a56e070;  1 drivers
v000002223a5d9830_0 .net "writeData", 31 0, L_000002223a63a540;  1 drivers
v000002223a5d9470_0 .net "zero", 0 0, L_000002223a63c200;  1 drivers
L_000002223a5d81b0 .part L_000002223a635230, 26, 6;
L_000002223a5d8ed0 .functor MUXZ 6, L_000002223a5d81b0, L_000002223a5dbf08, L_000002223a56e230, C4<>;
L_000002223a5d8bb0 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dbf98;
L_000002223a5d9650 .part L_000002223a635230, 11, 5;
L_000002223a5d90b0 .functor MUXZ 5, L_000002223a5d9650, L_000002223a5dbfe0, L_000002223a5d8bb0, C4<>;
L_000002223a5d98d0 .functor MUXZ 5, L_000002223a5d90b0, L_000002223a5dbf50, L_000002223a56e770, C4<>;
L_000002223a5d9150 .part L_000002223a635230, 21, 5;
L_000002223a5d8250 .functor MUXZ 5, L_000002223a5d9150, L_000002223a5dc028, L_000002223a56e7e0, C4<>;
L_000002223a5d9ab0 .part L_000002223a635230, 16, 5;
L_000002223a5d8930 .functor MUXZ 5, L_000002223a5d9ab0, L_000002223a5dc070, L_000002223a56e000, C4<>;
L_000002223a5d8b10 .part L_000002223a635230, 0, 16;
L_000002223a5d9dd0 .functor MUXZ 16, L_000002223a5d8b10, L_000002223a5dc0b8, L_000002223a56eb60, C4<>;
L_000002223a5d89d0 .part L_000002223a635230, 6, 5;
L_000002223a5d8a70 .concat [ 5 32 0 0], L_000002223a5d89d0, L_000002223a5dc148;
L_000002223a5d9790 .functor MUXZ 37, L_000002223a5d8a70, L_000002223a5dc100, L_000002223a56e540, C4<>;
L_000002223a5d9b50 .part L_000002223a5d9790, 0, 32;
L_000002223a5d91f0 .part L_000002223a635230, 0, 6;
L_000002223a5d9330 .functor MUXZ 6, L_000002223a5d91f0, L_000002223a5dc190, L_000002223a56e150, C4<>;
L_000002223a5d9d30 .part L_000002223a635230, 0, 26;
L_000002223a5d9c90 .concat [ 26 32 0 0], L_000002223a5d9d30, L_000002223a5dc220;
L_000002223a5d7f30 .functor MUXZ 58, L_000002223a5d9c90, L_000002223a5dc1d8, L_000002223a56dcf0, C4<>;
L_000002223a5d8110 .part L_000002223a5d7f30, 0, 32;
L_000002223a5d82f0 .arith/sum 32, v000002223a5d0180_0, L_000002223a5dc268;
L_000002223a5d8430 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dc2b0;
L_000002223a5d84d0 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dc2f8;
L_000002223a634fb0 .concat [ 32 16 0 0], L_000002223a5d8110, L_000002223a5dc340;
L_000002223a635410 .concat [ 6 26 0 0], L_000002223a5d8ed0, L_000002223a5dc388;
L_000002223a634970 .cmp/eq 32, L_000002223a635410, L_000002223a5dc3d0;
L_000002223a634bf0 .cmp/eq 6, L_000002223a5d9330, L_000002223a5dc418;
L_000002223a635050 .concat [ 32 16 0 0], L_000002223a56e380, L_000002223a5dc460;
L_000002223a634ab0 .concat [ 32 16 0 0], v000002223a5d0180_0, L_000002223a5dc4a8;
L_000002223a6355f0 .part L_000002223a5d9dd0, 15, 1;
LS_000002223a634290_0_0 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_4 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_8 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_12 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_16 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_20 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_24 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_0_28 .concat [ 1 1 1 1], L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0, L_000002223a6355f0;
LS_000002223a634290_1_0 .concat [ 4 4 4 4], LS_000002223a634290_0_0, LS_000002223a634290_0_4, LS_000002223a634290_0_8, LS_000002223a634290_0_12;
LS_000002223a634290_1_4 .concat [ 4 4 4 4], LS_000002223a634290_0_16, LS_000002223a634290_0_20, LS_000002223a634290_0_24, LS_000002223a634290_0_28;
L_000002223a634290 .concat [ 16 16 0 0], LS_000002223a634290_1_0, LS_000002223a634290_1_4;
L_000002223a635b90 .concat [ 16 32 0 0], L_000002223a5d9dd0, L_000002223a634290;
L_000002223a6354b0 .arith/sum 48, L_000002223a634ab0, L_000002223a635b90;
L_000002223a6345b0 .functor MUXZ 48, L_000002223a6354b0, L_000002223a635050, L_000002223a56e4d0, C4<>;
L_000002223a634510 .functor MUXZ 48, L_000002223a6345b0, L_000002223a634fb0, L_000002223a56e310, C4<>;
L_000002223a635550 .part L_000002223a634510, 0, 32;
L_000002223a635730 .cmp/eq 2, v000002223a58ddf0_0, L_000002223a5dc4f0;
L_000002223a635c30 .cmp/eq 2, v000002223a58ddf0_0, L_000002223a5dc538;
L_000002223a634b50 .cmp/eq 2, v000002223a58ddf0_0, L_000002223a5dc580;
L_000002223a634f10 .functor MUXZ 32, L_000002223a5dc610, L_000002223a5dc5c8, L_000002223a634b50, C4<>;
L_000002223a634650 .functor MUXZ 32, L_000002223a634f10, L_000002223a635550, L_000002223a635c30, C4<>;
L_000002223a635e10 .functor MUXZ 32, L_000002223a634650, L_000002223a5d82f0, L_000002223a635730, C4<>;
L_000002223a635230 .functor MUXZ 32, L_000002223a56e070, L_000002223a5dc6a0, L_000002223a56ddd0, C4<>;
L_000002223a634d30 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dc778;
L_000002223a635690 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dc7c0;
L_000002223a634dd0 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dc808;
L_000002223a635af0 .concat [ 16 16 0 0], L_000002223a5d9dd0, L_000002223a5dc850;
L_000002223a634e70 .part L_000002223a5d9dd0, 15, 1;
LS_000002223a635870_0_0 .concat [ 1 1 1 1], L_000002223a634e70, L_000002223a634e70, L_000002223a634e70, L_000002223a634e70;
LS_000002223a635870_0_4 .concat [ 1 1 1 1], L_000002223a634e70, L_000002223a634e70, L_000002223a634e70, L_000002223a634e70;
LS_000002223a635870_0_8 .concat [ 1 1 1 1], L_000002223a634e70, L_000002223a634e70, L_000002223a634e70, L_000002223a634e70;
LS_000002223a635870_0_12 .concat [ 1 1 1 1], L_000002223a634e70, L_000002223a634e70, L_000002223a634e70, L_000002223a634e70;
L_000002223a635870 .concat [ 4 4 4 4], LS_000002223a635870_0_0, LS_000002223a635870_0_4, LS_000002223a635870_0_8, LS_000002223a635870_0_12;
L_000002223a635370 .concat [ 16 16 0 0], L_000002223a5d9dd0, L_000002223a635870;
L_000002223a6343d0 .functor MUXZ 32, L_000002223a635370, L_000002223a635af0, L_000002223a56e9a0, C4<>;
L_000002223a6350f0 .concat [ 6 26 0 0], L_000002223a5d8ed0, L_000002223a5dc898;
L_000002223a635190 .cmp/eq 32, L_000002223a6350f0, L_000002223a5dc8e0;
L_000002223a635910 .cmp/eq 6, L_000002223a5d9330, L_000002223a5dc928;
L_000002223a6346f0 .cmp/eq 6, L_000002223a5d9330, L_000002223a5dc970;
L_000002223a634470 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dc9b8;
L_000002223a634a10 .functor MUXZ 32, L_000002223a6343d0, L_000002223a5dca00, L_000002223a634470, C4<>;
L_000002223a6359b0 .functor MUXZ 32, L_000002223a634a10, L_000002223a5d9b50, L_000002223a56e5b0, C4<>;
L_000002223a635d70 .concat [ 6 26 0 0], L_000002223a5d8ed0, L_000002223a5dca48;
L_000002223a633f70 .cmp/eq 32, L_000002223a635d70, L_000002223a5dca90;
L_000002223a6340b0 .cmp/eq 6, L_000002223a5d9330, L_000002223a5dcad8;
L_000002223a634790 .cmp/eq 6, L_000002223a5d9330, L_000002223a5dcb20;
L_000002223a6348d0 .cmp/eq 6, L_000002223a5d8ed0, L_000002223a5dcb68;
L_000002223a63ae00 .functor MUXZ 32, L_000002223a56e380, v000002223a5d0180_0, L_000002223a6348d0, C4<>;
L_000002223a63b9e0 .functor MUXZ 32, L_000002223a63ae00, L_000002223a56dd60, L_000002223a56df20, C4<>;
S_000002223a4f37b0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002223a565820 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002223a56e850 .functor NOT 1, v000002223a55e500_0, C4<0>, C4<0>, C4<0>;
v000002223a55e640_0 .net *"_ivl_0", 0 0, L_000002223a56e850;  1 drivers
v000002223a55e8c0_0 .net "in1", 31 0, L_000002223a56dd60;  alias, 1 drivers
v000002223a55f180_0 .net "in2", 31 0, L_000002223a6359b0;  alias, 1 drivers
v000002223a55e6e0_0 .net "out", 31 0, L_000002223a635cd0;  alias, 1 drivers
v000002223a55e460_0 .net "s", 0 0, v000002223a55e500_0;  alias, 1 drivers
L_000002223a635cd0 .functor MUXZ 32, L_000002223a6359b0, L_000002223a56dd60, L_000002223a56e850, C4<>;
S_000002223a4869c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002223a58c480 .param/l "RType" 0 4 2, C4<000000>;
P_000002223a58c4b8 .param/l "add" 0 4 5, C4<100000>;
P_000002223a58c4f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002223a58c528 .param/l "addu" 0 4 5, C4<100001>;
P_000002223a58c560 .param/l "and_" 0 4 5, C4<100100>;
P_000002223a58c598 .param/l "andi" 0 4 8, C4<001100>;
P_000002223a58c5d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002223a58c608 .param/l "bne" 0 4 10, C4<000101>;
P_000002223a58c640 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002223a58c678 .param/l "j" 0 4 12, C4<000010>;
P_000002223a58c6b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002223a58c6e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002223a58c720 .param/l "lw" 0 4 8, C4<100011>;
P_000002223a58c758 .param/l "nor_" 0 4 5, C4<100111>;
P_000002223a58c790 .param/l "or_" 0 4 5, C4<100101>;
P_000002223a58c7c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002223a58c800 .param/l "sgt" 0 4 6, C4<101011>;
P_000002223a58c838 .param/l "sll" 0 4 6, C4<000000>;
P_000002223a58c870 .param/l "slt" 0 4 5, C4<101010>;
P_000002223a58c8a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002223a58c8e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002223a58c918 .param/l "sub" 0 4 5, C4<100010>;
P_000002223a58c950 .param/l "subu" 0 4 5, C4<100011>;
P_000002223a58c988 .param/l "sw" 0 4 8, C4<101011>;
P_000002223a58c9c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002223a58c9f8 .param/l "xori" 0 4 8, C4<001110>;
v000002223a55e1e0_0 .var "ALUOp", 3 0;
v000002223a55e500_0 .var "ALUSrc", 0 0;
v000002223a55e780_0 .var "MemReadEn", 0 0;
v000002223a55eaa0_0 .var "MemWriteEn", 0 0;
v000002223a55e820_0 .var "MemtoReg", 0 0;
v000002223a55f860_0 .var "RegDst", 0 0;
v000002223a55f9a0_0 .var "RegWriteEn", 0 0;
v000002223a55f2c0_0 .net "funct", 5 0, L_000002223a5d9330;  alias, 1 drivers
v000002223a55e960_0 .var "hlt", 0 0;
v000002223a55ea00_0 .net "opcode", 5 0, L_000002223a5d8ed0;  alias, 1 drivers
v000002223a55eb40_0 .net "rst", 0 0, v000002223a5d8c50_0;  alias, 1 drivers
E_000002223a565b60 .event anyedge, v000002223a55eb40_0, v000002223a55ea00_0, v000002223a55f2c0_0;
S_000002223a486c10 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002223a564fe0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002223a56e070 .functor BUFZ 32, L_000002223a634150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a55ec80_0 .net "Data_Out", 31 0, L_000002223a56e070;  alias, 1 drivers
v000002223a55ed20 .array "InstMem", 0 1023, 31 0;
v000002223a55edc0_0 .net *"_ivl_0", 31 0, L_000002223a634150;  1 drivers
v000002223a55f360_0 .net *"_ivl_3", 9 0, L_000002223a6352d0;  1 drivers
v000002223a55f4a0_0 .net *"_ivl_4", 11 0, L_000002223a6341f0;  1 drivers
L_000002223a5dc658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002223a55f540_0 .net *"_ivl_7", 1 0, L_000002223a5dc658;  1 drivers
v000002223a55fa40_0 .net "addr", 31 0, v000002223a5d0180_0;  alias, 1 drivers
v000002223a53d5b0_0 .var/i "i", 31 0;
L_000002223a634150 .array/port v000002223a55ed20, L_000002223a6341f0;
L_000002223a6352d0 .part v000002223a5d0180_0, 0, 10;
L_000002223a6341f0 .concat [ 10 2 0 0], L_000002223a6352d0, L_000002223a5dc658;
S_000002223a50d4b0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002223a56e380 .functor BUFZ 32, L_000002223a634010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002223a56dd60 .functor BUFZ 32, L_000002223a634c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58cbd0_1 .array/port v000002223a58cbd0, 1;
L_000002223a56ea10 .functor BUFZ 32, v000002223a58cbd0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58cbd0_2 .array/port v000002223a58cbd0, 2;
L_000002223a56e8c0 .functor BUFZ 32, v000002223a58cbd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58cbd0_3 .array/port v000002223a58cbd0, 3;
L_000002223a56dc80 .functor BUFZ 32, v000002223a58cbd0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58cbd0_4 .array/port v000002223a58cbd0, 4;
L_000002223a56e620 .functor BUFZ 32, v000002223a58cbd0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58cbd0_5 .array/port v000002223a58cbd0, 5;
L_000002223a56e930 .functor BUFZ 32, v000002223a58cbd0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58cbd0_6 .array/port v000002223a58cbd0, 6;
L_000002223a56e700 .functor BUFZ 32, v000002223a58cbd0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002223a58d670_0 .net *"_ivl_0", 31 0, L_000002223a634010;  1 drivers
v000002223a58e2f0_0 .net *"_ivl_10", 6 0, L_000002223a634330;  1 drivers
L_000002223a5dc730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002223a58e110_0 .net *"_ivl_13", 1 0, L_000002223a5dc730;  1 drivers
v000002223a58db70_0 .net *"_ivl_2", 6 0, L_000002223a6357d0;  1 drivers
L_000002223a5dc6e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002223a58d850_0 .net *"_ivl_5", 1 0, L_000002223a5dc6e8;  1 drivers
v000002223a58e750_0 .net *"_ivl_8", 31 0, L_000002223a634c90;  1 drivers
v000002223a58cb30_0 .net "clk", 0 0, L_000002223a56df90;  alias, 1 drivers
v000002223a58cdb0_0 .var/i "i", 31 0;
v000002223a58d210_0 .net "readData1", 31 0, L_000002223a56e380;  alias, 1 drivers
v000002223a58d8f0_0 .net "readData2", 31 0, L_000002223a56dd60;  alias, 1 drivers
v000002223a58cc70_0 .net "readRegister1", 4 0, L_000002223a5d8250;  alias, 1 drivers
v000002223a58cf90_0 .net "readRegister2", 4 0, L_000002223a5d8930;  alias, 1 drivers
v000002223a58cbd0 .array "registers", 31 0, 31 0;
v000002223a58d990_0 .net "regs0", 31 0, L_000002223a56ea10;  alias, 1 drivers
v000002223a58da30_0 .net "regs1", 31 0, L_000002223a56e8c0;  alias, 1 drivers
v000002223a58dfd0_0 .net "regs2", 31 0, L_000002223a56dc80;  alias, 1 drivers
v000002223a58e250_0 .net "regs3", 31 0, L_000002223a56e620;  alias, 1 drivers
v000002223a58e610_0 .net "regs4", 31 0, L_000002223a56e930;  alias, 1 drivers
v000002223a58ce50_0 .net "regs5", 31 0, L_000002223a56e700;  alias, 1 drivers
v000002223a58dad0_0 .net "rst", 0 0, v000002223a5d8c50_0;  alias, 1 drivers
v000002223a58e070_0 .net "we", 0 0, v000002223a55f9a0_0;  alias, 1 drivers
v000002223a58d2b0_0 .net "writeData", 31 0, L_000002223a63a540;  alias, 1 drivers
v000002223a58e4d0_0 .net "writeRegister", 4 0, L_000002223a635a50;  alias, 1 drivers
E_000002223a565c60/0 .event negedge, v000002223a55eb40_0;
E_000002223a565c60/1 .event posedge, v000002223a58cb30_0;
E_000002223a565c60 .event/or E_000002223a565c60/0, E_000002223a565c60/1;
L_000002223a634010 .array/port v000002223a58cbd0, L_000002223a6357d0;
L_000002223a6357d0 .concat [ 5 2 0 0], L_000002223a5d8250, L_000002223a5dc6e8;
L_000002223a634c90 .array/port v000002223a58cbd0, L_000002223a634330;
L_000002223a634330 .concat [ 5 2 0 0], L_000002223a5d8930, L_000002223a5dc730;
S_000002223a50d740 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002223a50d4b0;
 .timescale 0 0;
v000002223a53d650_0 .var/i "i", 31 0;
S_000002223a4db120 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002223a565a20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002223a56e2a0 .functor NOT 1, v000002223a55f860_0, C4<0>, C4<0>, C4<0>;
v000002223a58d350_0 .net *"_ivl_0", 0 0, L_000002223a56e2a0;  1 drivers
v000002223a58dc10_0 .net "in1", 4 0, L_000002223a5d8930;  alias, 1 drivers
v000002223a58e1b0_0 .net "in2", 4 0, L_000002223a5d98d0;  alias, 1 drivers
v000002223a58d3f0_0 .net "out", 4 0, L_000002223a635a50;  alias, 1 drivers
v000002223a58e930_0 .net "s", 0 0, v000002223a55f860_0;  alias, 1 drivers
L_000002223a635a50 .functor MUXZ 5, L_000002223a5d98d0, L_000002223a5d8930, L_000002223a56e2a0, C4<>;
S_000002223a4db2b0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002223a565ae0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002223a63e550 .functor NOT 1, v000002223a55e820_0, C4<0>, C4<0>, C4<0>;
v000002223a58ca90_0 .net *"_ivl_0", 0 0, L_000002223a63e550;  1 drivers
v000002223a58cef0_0 .net "in1", 31 0, v000002223a58e570_0;  alias, 1 drivers
v000002223a58e390_0 .net "in2", 31 0, v000002223a5d0cc0_0;  alias, 1 drivers
v000002223a58d710_0 .net "out", 31 0, L_000002223a63a540;  alias, 1 drivers
v000002223a58d490_0 .net "s", 0 0, v000002223a55e820_0;  alias, 1 drivers
L_000002223a63a540 .functor MUXZ 32, v000002223a5d0cc0_0, v000002223a58e570_0, L_000002223a63e550, C4<>;
S_000002223a523a20 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002223a523bb0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002223a523be8 .param/l "AND" 0 9 12, C4<0010>;
P_000002223a523c20 .param/l "NOR" 0 9 12, C4<0101>;
P_000002223a523c58 .param/l "OR" 0 9 12, C4<0011>;
P_000002223a523c90 .param/l "SGT" 0 9 12, C4<0111>;
P_000002223a523cc8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002223a523d00 .param/l "SLT" 0 9 12, C4<0110>;
P_000002223a523d38 .param/l "SRL" 0 9 12, C4<1001>;
P_000002223a523d70 .param/l "SUB" 0 9 12, C4<0001>;
P_000002223a523da8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002223a523de0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002223a523e18 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002223a5dcbb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002223a58d7b0_0 .net/2u *"_ivl_0", 31 0, L_000002223a5dcbb0;  1 drivers
v000002223a58e430_0 .net "opSel", 3 0, v000002223a55e1e0_0;  alias, 1 drivers
v000002223a58dcb0_0 .net "operand1", 31 0, L_000002223a63b9e0;  alias, 1 drivers
v000002223a58d530_0 .net "operand2", 31 0, L_000002223a635cd0;  alias, 1 drivers
v000002223a58e570_0 .var "result", 31 0;
v000002223a58dd50_0 .net "zero", 0 0, L_000002223a63c200;  alias, 1 drivers
E_000002223a565b20 .event anyedge, v000002223a55e1e0_0, v000002223a58dcb0_0, v000002223a55e6e0_0;
L_000002223a63c200 .cmp/eq 32, v000002223a58e570_0, L_000002223a5dcbb0;
S_000002223a4d6a80 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002223a5ce0c0 .param/l "RType" 0 4 2, C4<000000>;
P_000002223a5ce0f8 .param/l "add" 0 4 5, C4<100000>;
P_000002223a5ce130 .param/l "addi" 0 4 8, C4<001000>;
P_000002223a5ce168 .param/l "addu" 0 4 5, C4<100001>;
P_000002223a5ce1a0 .param/l "and_" 0 4 5, C4<100100>;
P_000002223a5ce1d8 .param/l "andi" 0 4 8, C4<001100>;
P_000002223a5ce210 .param/l "beq" 0 4 10, C4<000100>;
P_000002223a5ce248 .param/l "bne" 0 4 10, C4<000101>;
P_000002223a5ce280 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002223a5ce2b8 .param/l "j" 0 4 12, C4<000010>;
P_000002223a5ce2f0 .param/l "jal" 0 4 12, C4<000011>;
P_000002223a5ce328 .param/l "jr" 0 4 6, C4<001000>;
P_000002223a5ce360 .param/l "lw" 0 4 8, C4<100011>;
P_000002223a5ce398 .param/l "nor_" 0 4 5, C4<100111>;
P_000002223a5ce3d0 .param/l "or_" 0 4 5, C4<100101>;
P_000002223a5ce408 .param/l "ori" 0 4 8, C4<001101>;
P_000002223a5ce440 .param/l "sgt" 0 4 6, C4<101011>;
P_000002223a5ce478 .param/l "sll" 0 4 6, C4<000000>;
P_000002223a5ce4b0 .param/l "slt" 0 4 5, C4<101010>;
P_000002223a5ce4e8 .param/l "slti" 0 4 8, C4<101010>;
P_000002223a5ce520 .param/l "srl" 0 4 6, C4<000010>;
P_000002223a5ce558 .param/l "sub" 0 4 5, C4<100010>;
P_000002223a5ce590 .param/l "subu" 0 4 5, C4<100011>;
P_000002223a5ce5c8 .param/l "sw" 0 4 8, C4<101011>;
P_000002223a5ce600 .param/l "xor_" 0 4 5, C4<100110>;
P_000002223a5ce638 .param/l "xori" 0 4 8, C4<001110>;
v000002223a58ddf0_0 .var "PCsrc", 1 0;
v000002223a58e7f0_0 .net "excep_flag", 0 0, o000002223a591888;  alias, 0 drivers
v000002223a58e890_0 .net "funct", 5 0, L_000002223a5d9330;  alias, 1 drivers
v000002223a58d5d0_0 .net "opcode", 5 0, L_000002223a5d8ed0;  alias, 1 drivers
v000002223a58d030_0 .net "operand1", 31 0, L_000002223a56e380;  alias, 1 drivers
v000002223a58e6b0_0 .net "operand2", 31 0, L_000002223a635cd0;  alias, 1 drivers
v000002223a58cd10_0 .net "rst", 0 0, v000002223a5d8c50_0;  alias, 1 drivers
E_000002223a5659a0/0 .event anyedge, v000002223a55eb40_0, v000002223a58e7f0_0, v000002223a55ea00_0, v000002223a58d210_0;
E_000002223a5659a0/1 .event anyedge, v000002223a55e6e0_0, v000002223a55f2c0_0;
E_000002223a5659a0 .event/or E_000002223a5659a0/0, E_000002223a5659a0/1;
S_000002223a4d6c10 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002223a58de90 .array "DataMem", 0 1023, 31 0;
v000002223a58d0d0_0 .net "address", 31 0, v000002223a58e570_0;  alias, 1 drivers
v000002223a58d170_0 .net "clock", 0 0, L_000002223a528d50;  1 drivers
v000002223a58df30_0 .net "data", 31 0, L_000002223a56dd60;  alias, 1 drivers
v000002223a5cf8c0_0 .var/i "i", 31 0;
v000002223a5d0cc0_0 .var "q", 31 0;
v000002223a5d0860_0 .net "rden", 0 0, v000002223a55e780_0;  alias, 1 drivers
v000002223a5d0b80_0 .net "wren", 0 0, v000002223a55eaa0_0;  alias, 1 drivers
E_000002223a564ea0 .event posedge, v000002223a58d170_0;
S_000002223a50a710 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002223a4f3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002223a5652e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002223a5cfa00_0 .net "PCin", 31 0, L_000002223a635e10;  alias, 1 drivers
v000002223a5d0180_0 .var "PCout", 31 0;
v000002223a5d04a0_0 .net "clk", 0 0, L_000002223a56df90;  alias, 1 drivers
v000002223a5cfaa0_0 .net "rst", 0 0, v000002223a5d8c50_0;  alias, 1 drivers
    .scope S_000002223a4d6a80;
T_0 ;
    %wait E_000002223a5659a0;
    %load/vec4 v000002223a58cd10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002223a58ddf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002223a58e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002223a58ddf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002223a58d5d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002223a58d030_0;
    %load/vec4 v000002223a58e6b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002223a58d5d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002223a58d030_0;
    %load/vec4 v000002223a58e6b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002223a58d5d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002223a58d5d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002223a58d5d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002223a58e890_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002223a58ddf0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002223a58ddf0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002223a50a710;
T_1 ;
    %wait E_000002223a565c60;
    %load/vec4 v000002223a5cfaa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002223a5d0180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002223a5cfa00_0;
    %assign/vec4 v000002223a5d0180_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002223a486c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002223a53d5b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002223a53d5b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002223a53d5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %load/vec4 v000002223a53d5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002223a53d5b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a55ed20, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002223a4869c0;
T_3 ;
    %wait E_000002223a565b60;
    %load/vec4 v000002223a55eb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002223a55e960_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002223a55eaa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002223a55e820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002223a55e780_0, 0;
    %assign/vec4 v000002223a55f860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002223a55e960_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002223a55e1e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002223a55e500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002223a55f9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002223a55eaa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002223a55e820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002223a55e780_0, 0, 1;
    %store/vec4 v000002223a55f860_0, 0, 1;
    %load/vec4 v000002223a55ea00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e960_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %load/vec4 v000002223a55f2c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002223a55f860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55f9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e820_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55eaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002223a55e500_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002223a55e1e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002223a50d4b0;
T_4 ;
    %wait E_000002223a565c60;
    %fork t_1, S_000002223a50d740;
    %jmp t_0;
    .scope S_000002223a50d740;
t_1 ;
    %load/vec4 v000002223a58dad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002223a53d650_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002223a53d650_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002223a53d650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a58cbd0, 0, 4;
    %load/vec4 v000002223a53d650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002223a53d650_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002223a58e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002223a58d2b0_0;
    %load/vec4 v000002223a58e4d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a58cbd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a58cbd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002223a50d4b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002223a50d4b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002223a58cdb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002223a58cdb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002223a58cdb0_0;
    %ix/getv/s 4, v000002223a58cdb0_0;
    %load/vec4a v000002223a58cbd0, 4;
    %ix/getv/s 4, v000002223a58cdb0_0;
    %load/vec4a v000002223a58cbd0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002223a58cdb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002223a58cdb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002223a523a20;
T_6 ;
    %wait E_000002223a565b20;
    %load/vec4 v000002223a58e430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %add;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %sub;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %and;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %or;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %xor;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %or;
    %inv;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002223a58dcb0_0;
    %load/vec4 v000002223a58d530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002223a58d530_0;
    %load/vec4 v000002223a58dcb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002223a58dcb0_0;
    %ix/getv 4, v000002223a58d530_0;
    %shiftl 4;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002223a58dcb0_0;
    %ix/getv 4, v000002223a58d530_0;
    %shiftr 4;
    %assign/vec4 v000002223a58e570_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002223a4d6c10;
T_7 ;
    %wait E_000002223a564ea0;
    %load/vec4 v000002223a5d0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002223a58d0d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002223a58de90, 4;
    %assign/vec4 v000002223a5d0cc0_0, 0;
T_7.0 ;
    %load/vec4 v000002223a5d0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002223a58df30_0;
    %ix/getv 3, v000002223a58d0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a58de90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002223a4d6c10;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002223a58de90, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002223a4d6c10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002223a5cf8c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002223a5cf8c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002223a5cf8c0_0;
    %load/vec4a v000002223a58de90, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000002223a5cf8c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002223a5cf8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002223a5cf8c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002223a4f3560;
T_10 ;
    %wait E_000002223a565c60;
    %load/vec4 v000002223a5d7fd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002223a5d6a70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002223a5d6a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002223a5d6a70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002223a572c60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002223a5d8390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002223a5d8c50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002223a572c60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002223a5d8390_0;
    %inv;
    %assign/vec4 v000002223a5d8390_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002223a572c60;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002223a5d8c50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002223a5d8c50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002223a5d8cf0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
