
**** 01/10/18 16:45:18 ********* PSpice 9.0 (Nov 1998) ******** ID# 0 ********

 ** circuit file for profile: latchtest 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** WARNING: DO NOT EDIT OR DELETE THIS FILE

*Libraries: 
* Local Libraries :
.LIB "C:\Documents and Settings\vlsi5\OrCAD\PSPICE-LIB\UMC_018-TT.lib" 
* From [PSPICE NETLIST] section of pspice.ini file:

*Analysis directives: 
.TRAN  0 18ns 0 10p 
.PROBE 

*Netlist File: 
.INC "datapath-TEST.net" 


*Alias File: 

**** INCLUDING datapath-TEST.net ****
* source DATAPATH
V_V1         VDD 0 1.8V
V_V2         CLK 0  
+PULSE 0 1.8V 0.5n 50p 50p 1950p 4n
V_V3         A 0  
+PULSE 0V 1.8V 7.5n 50p 50p 15950p 32n
V_V5         B 0  
+PULSE 0V 1.8V 5n 50p 50p 15950p 32n
V_V6         C 0  
+PULSE 0 1.8V 9n 50p 50p 15950p 32n
V_V7         D 0  
+PULSE 1.8V 0V 3.5n 50p 50p 15950p 32n
V_V8         E 0  
+PULSE 0 1.8V 5n 50p 50p 4950p 10n
M_FINALDATA_REGISTER4_DFLIP_NOT1_M2         FINALDATA_REGISTER4_DFLIP_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_NOT1_M1         FINALDATA_REGISTER4_DFLIP_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP_N00062 FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 0
+  0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP_N00062 FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 FINALDATA_Q0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 FINALDATA_Q0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP_N00048 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP_N00048 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT3_M2         FINALDATA_Q0
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT3_M1         FINALDATA_Q0
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP_N00048
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP_N00048
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_NOT1_M2         FINALDATA_REGISTER4_DFLIP0_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_NOT1_M1         FINALDATA_REGISTER4_DFLIP0_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 D 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 D VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP0_N00062 FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP0_N00062 FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 FINALDATA_Q1 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 FINALDATA_Q1 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP0_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP0_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT3_M2         FINALDATA_Q1
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT3_M1         FINALDATA_Q1
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP0_N00048
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP0_N00048
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_NOT1_M2         FINALDATA_REGISTER4_DFLIP1_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_NOT1_M1         FINALDATA_REGISTER4_DFLIP1_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 A 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 A VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP1_N00062 FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP1_N00062 FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 FINALDATA_Q2 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 FINALDATA_Q2 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP1_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP1_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT3_M2         FINALDATA_Q2
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT3_M1         FINALDATA_Q2
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP1_N00048
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP1_N00048
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_NOT1_M2         FINALDATA_REGISTER4_DFLIP2_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_NOT1_M1         FINALDATA_REGISTER4_DFLIP2_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER4_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER4_DFLIP2_N00062 FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER4_DFLIP2_N00062 FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 FINALDATA_Q3 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 FINALDATA_Q3 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER4_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP2_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER4_DFLIP2_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT3_M2         FINALDATA_Q3
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT3_M1         FINALDATA_Q3
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 FINALDATA_REGISTER4_DFLIP2_N00048
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 FINALDATA_REGISTER4_DFLIP2_N00048
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_FADDER_Mx101         FINALDATA_RCA4BIT_N00011 C
+  FINALDATA_RCA4BIT_FADDER_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx105         FINALDATA_RCA4BIT_N00011 FINALDATA_Q0
+  FINALDATA_RCA4BIT_FADDER_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx102         FINALDATA_RCA4BIT_FADDER_N00178
+  FINALDATA_Q0 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_M7         FINALDATA_RCA4BIT_N00014
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_Mx104         FINALDATA_RCA4BIT_FADDER_N00146
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx103         FINALDATA_RCA4BIT_FADDER_N00178
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_M5         FINALDATA_RCA4BIT_N00011 FINALDATA_Q0
+  FINALDATA_RCA4BIT_FADDER_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M3         FINALDATA_RCA4BIT_N00011 C
+  FINALDATA_RCA4BIT_FADDER_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M2         FINALDATA_RCA4BIT_FADDER_N00202
+  FINALDATA_Q0 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M6         FINALDATA_RCA4BIT_FADDER_N00153
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M4         FINALDATA_RCA4BIT_FADDER_N00202
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M8         FINALDATA_RCA4BIT_FADDER_N00414
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_M9         FINALDATA_RCA4BIT_FADDER_N00414 C 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_Mx32         FINALDATA_RCA4BIT_FADDER_N00361
+  FINALDATA_RCA4BIT_N00254 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER_Mx31         FINALDATA_RCA4BIT_FADDER_N00358
+  FINALDATA_Q0 FINALDATA_RCA4BIT_FADDER_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER_Mx151         FINALDATA_RCA4BIT_FADDER_N00347
+  FINALDATA_Q0 FINALDATA_RCA4BIT_FADDER_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER_Mx152         FINALDATA_RCA4BIT_N00014 C
+  FINALDATA_RCA4BIT_FADDER_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER_Mx107         FINALDATA_RCA4BIT_FADDER_N00292
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_M10         FINALDATA_RCA4BIT_FADDER_N00414
+  FINALDATA_Q0 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER_Mx106         FINALDATA_RCA4BIT_FADDER_N00292
+  FINALDATA_Q0 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx109         FINALDATA_RCA4BIT_FADDER_N00292 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx108         FINALDATA_RCA4BIT_N00014
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER_Mx33         FINALDATA_RCA4BIT_N00014 C
+  FINALDATA_RCA4BIT_FADDER_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER_Mx153         FINALDATA_RCA4BIT_FADDER_N00344
+  FINALDATA_RCA4BIT_N00254 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER0_Mx101         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER0_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx105         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx102         FINALDATA_RCA4BIT_FADDER0_N00178
+  FINALDATA_RCA4BIT_N01597 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_M7         FINALDATA_S1 FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_FADDER0_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_Mx104         FINALDATA_RCA4BIT_FADDER0_N00146
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx103         FINALDATA_RCA4BIT_FADDER0_N00178
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_M5         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M3         FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_N00011 FINALDATA_RCA4BIT_FADDER0_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M2         FINALDATA_RCA4BIT_FADDER0_N00202
+  FINALDATA_RCA4BIT_N01597 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M6         FINALDATA_RCA4BIT_FADDER0_N00153
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M4         FINALDATA_RCA4BIT_FADDER0_N00202
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M8         FINALDATA_RCA4BIT_FADDER0_N00414
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_M9         FINALDATA_RCA4BIT_FADDER0_N00414
+  FINALDATA_RCA4BIT_N00011 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_Mx32         FINALDATA_RCA4BIT_FADDER0_N00361
+  FINALDATA_RCA4BIT_N01487 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER0_Mx31         FINALDATA_RCA4BIT_FADDER0_N00358
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER0_Mx151         FINALDATA_RCA4BIT_FADDER0_N00347
+  FINALDATA_RCA4BIT_N01597 FINALDATA_RCA4BIT_FADDER0_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER0_Mx152         FINALDATA_S1 FINALDATA_RCA4BIT_N00011
+  FINALDATA_RCA4BIT_FADDER0_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER0_Mx107         FINALDATA_RCA4BIT_FADDER0_N00292
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_M10         FINALDATA_RCA4BIT_FADDER0_N00414
+  FINALDATA_RCA4BIT_N01597 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER0_Mx106         FINALDATA_RCA4BIT_FADDER0_N00292
+  FINALDATA_RCA4BIT_N01597 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx109         FINALDATA_RCA4BIT_FADDER0_N00292
+  FINALDATA_RCA4BIT_N00011 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx108         FINALDATA_S1 FINALDATA_RCA4BIT_N00065
+  FINALDATA_RCA4BIT_FADDER0_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER0_Mx33         FINALDATA_S1 FINALDATA_RCA4BIT_N00011
+  FINALDATA_RCA4BIT_FADDER0_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER0_Mx153         FINALDATA_RCA4BIT_FADDER0_N00344
+  FINALDATA_RCA4BIT_N01487 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER1_Mx101         FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx105         FINALDATA_RCA4BIT_N00110 FINALDATA_Q2
+  FINALDATA_RCA4BIT_FADDER1_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx102         FINALDATA_RCA4BIT_FADDER1_N00178
+  FINALDATA_Q2 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_M7         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER1_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_Mx104         FINALDATA_RCA4BIT_FADDER1_N00146
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx103         FINALDATA_RCA4BIT_FADDER1_N00178
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_M5         FINALDATA_RCA4BIT_N00110 FINALDATA_Q2
+  FINALDATA_RCA4BIT_FADDER1_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M3         FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M2         FINALDATA_RCA4BIT_FADDER1_N00202
+  FINALDATA_Q2 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M6         FINALDATA_RCA4BIT_FADDER1_N00153
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M4         FINALDATA_RCA4BIT_FADDER1_N00202
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M8         FINALDATA_RCA4BIT_FADDER1_N00414
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_M9         FINALDATA_RCA4BIT_FADDER1_N00414
+  FINALDATA_RCA4BIT_N00065 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_Mx32         FINALDATA_RCA4BIT_FADDER1_N00361
+  FINALDATA_RCA4BIT_N00318 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER1_Mx31         FINALDATA_RCA4BIT_FADDER1_N00358
+  FINALDATA_Q2 FINALDATA_RCA4BIT_FADDER1_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER1_Mx151         FINALDATA_RCA4BIT_FADDER1_N00347
+  FINALDATA_Q2 FINALDATA_RCA4BIT_FADDER1_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER1_Mx152         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER1_Mx107         FINALDATA_RCA4BIT_FADDER1_N00292
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_M10         FINALDATA_RCA4BIT_FADDER1_N00414
+  FINALDATA_Q2 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER1_Mx106         FINALDATA_RCA4BIT_FADDER1_N00292
+  FINALDATA_Q2 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx109         FINALDATA_RCA4BIT_FADDER1_N00292
+  FINALDATA_RCA4BIT_N00065 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx108         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER1_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER1_Mx33         FINALDATA_RCA4BIT_N00106
+  FINALDATA_RCA4BIT_N00065 FINALDATA_RCA4BIT_FADDER1_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER1_Mx153         FINALDATA_RCA4BIT_FADDER1_N00344
+  FINALDATA_RCA4BIT_N00318 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER2_Mx101         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER2_N00178 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx105         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00146 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx102         FINALDATA_RCA4BIT_FADDER2_N00178
+  FINALDATA_RCA4BIT_N01475 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_M7         FINALDATA_S3 FINALDATA_N00643
+  FINALDATA_RCA4BIT_FADDER2_N00414 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_Mx104         FINALDATA_RCA4BIT_FADDER2_N00146
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx103         FINALDATA_RCA4BIT_FADDER2_N00178
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_M5         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00153 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M3         FINALDATA_N00643
+  FINALDATA_RCA4BIT_N00110 FINALDATA_RCA4BIT_FADDER2_N00202 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M2         FINALDATA_RCA4BIT_FADDER2_N00202
+  FINALDATA_RCA4BIT_N01475 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M6         FINALDATA_RCA4BIT_FADDER2_N00153
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M4         FINALDATA_RCA4BIT_FADDER2_N00202
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M8         FINALDATA_RCA4BIT_FADDER2_N00414
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_M9         FINALDATA_RCA4BIT_FADDER2_N00414
+  FINALDATA_RCA4BIT_N00110 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_Mx32         FINALDATA_RCA4BIT_FADDER2_N00361
+  FINALDATA_RCA4BIT_N01385 0 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER2_Mx31         FINALDATA_RCA4BIT_FADDER2_N00358
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00361 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER2_Mx151         FINALDATA_RCA4BIT_FADDER2_N00347
+  FINALDATA_RCA4BIT_N01475 FINALDATA_RCA4BIT_FADDER2_N00344 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER2_Mx152         FINALDATA_S3 FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_FADDER2_N00347 VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_FADDER2_Mx107         FINALDATA_RCA4BIT_FADDER2_N00292
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_M10         FINALDATA_RCA4BIT_FADDER2_N00414
+  FINALDATA_RCA4BIT_N01475 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_FADDER2_Mx106         FINALDATA_RCA4BIT_FADDER2_N00292
+  FINALDATA_RCA4BIT_N01475 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx109         FINALDATA_RCA4BIT_FADDER2_N00292
+  FINALDATA_RCA4BIT_N00110 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx108         FINALDATA_S3 FINALDATA_N00643
+  FINALDATA_RCA4BIT_FADDER2_N00292 VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_FADDER2_Mx33         FINALDATA_S3 FINALDATA_RCA4BIT_N00110
+  FINALDATA_RCA4BIT_FADDER2_N00358 0 MbreakND  
+ L=180n  
+ W=720n    
+ PD=1920n  
+ PS=1920n     
M_FINALDATA_RCA4BIT_FADDER2_Mx153         FINALDATA_RCA4BIT_FADDER2_N00344
+  FINALDATA_RCA4BIT_N01385 VDD VDD MbreakPD  
+ L=180n  
+ W=3600n    
+ PD=7680n  
+ PS=7680n     
M_FINALDATA_RCA4BIT_XOR_PG1_M2         FINALDATA_RCA4BIT_XOR_N00150
+  FINALDATA_RCA4BIT_XOR_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_PG1_M1         C OUT1 FINALDATA_RCA4BIT_XOR_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT3_M2         FINALDATA_RCA4BIT_N00254
+  FINALDATA_RCA4BIT_XOR_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR_NOT3_M1         FINALDATA_RCA4BIT_N00254
+  FINALDATA_RCA4BIT_XOR_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR_PG0_M2         FINALDATA_RCA4BIT_XOR_N00150 OUT1
+  FINALDATA_RCA4BIT_XOR_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_PG0_M1         FINALDATA_RCA4BIT_XOR_N00591
+  FINALDATA_RCA4BIT_XOR_BBAR FINALDATA_RCA4BIT_XOR_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT2_M2         FINALDATA_RCA4BIT_XOR_BBAR OUT1 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT2_M1         FINALDATA_RCA4BIT_XOR_BBAR OUT1 VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR_NOT0_M2         FINALDATA_RCA4BIT_XOR_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR_NOT0_M1         FINALDATA_RCA4BIT_XOR_N00591 C VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR0_PG1_M2         FINALDATA_RCA4BIT_XOR0_N00150
+  FINALDATA_RCA4BIT_XOR0_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_PG1_M1         C OUT3 FINALDATA_RCA4BIT_XOR0_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT3_M2         FINALDATA_RCA4BIT_N00318
+  FINALDATA_RCA4BIT_XOR0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR0_NOT3_M1         FINALDATA_RCA4BIT_N00318
+  FINALDATA_RCA4BIT_XOR0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR0_PG0_M2         FINALDATA_RCA4BIT_XOR0_N00150 OUT3
+  FINALDATA_RCA4BIT_XOR0_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_PG0_M1         FINALDATA_RCA4BIT_XOR0_N00591
+  FINALDATA_RCA4BIT_XOR0_BBAR FINALDATA_RCA4BIT_XOR0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT2_M2         FINALDATA_RCA4BIT_XOR0_BBAR OUT3 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT2_M1         FINALDATA_RCA4BIT_XOR0_BBAR OUT3 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR0_NOT0_M2         FINALDATA_RCA4BIT_XOR0_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR0_NOT0_M1         FINALDATA_RCA4BIT_XOR0_N00591 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR2_PG1_M2         FINALDATA_RCA4BIT_XOR2_N00150
+  FINALDATA_RCA4BIT_XOR2_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_PG1_M1         C OUT4 FINALDATA_RCA4BIT_XOR2_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT3_M2         FINALDATA_RCA4BIT_N00424
+  FINALDATA_RCA4BIT_XOR2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR2_NOT3_M1         FINALDATA_RCA4BIT_N00424
+  FINALDATA_RCA4BIT_XOR2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR2_PG0_M2         FINALDATA_RCA4BIT_XOR2_N00150 OUT4
+  FINALDATA_RCA4BIT_XOR2_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_PG0_M1         FINALDATA_RCA4BIT_XOR2_N00591
+  FINALDATA_RCA4BIT_XOR2_BBAR FINALDATA_RCA4BIT_XOR2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT2_M2         FINALDATA_RCA4BIT_XOR2_BBAR OUT4 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT2_M1         FINALDATA_RCA4BIT_XOR2_BBAR OUT4 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR2_NOT0_M2         FINALDATA_RCA4BIT_XOR2_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR2_NOT0_M1         FINALDATA_RCA4BIT_XOR2_N00591 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR1_PG1_M2         FINALDATA_RCA4BIT_XOR1_N00150
+  FINALDATA_RCA4BIT_XOR1_BBAR C VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_PG1_M1         C OUT2 FINALDATA_RCA4BIT_XOR1_N00150 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT3_M2         FINALDATA_RCA4BIT_N00654
+  FINALDATA_RCA4BIT_XOR1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_XOR1_NOT3_M1         FINALDATA_RCA4BIT_N00654
+  FINALDATA_RCA4BIT_XOR1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_XOR1_PG0_M2         FINALDATA_RCA4BIT_XOR1_N00150 OUT2
+  FINALDATA_RCA4BIT_XOR1_N00591 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_PG0_M1         FINALDATA_RCA4BIT_XOR1_N00591
+  FINALDATA_RCA4BIT_XOR1_BBAR FINALDATA_RCA4BIT_XOR1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT2_M2         FINALDATA_RCA4BIT_XOR1_BBAR OUT2 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT2_M1         FINALDATA_RCA4BIT_XOR1_BBAR OUT2 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_XOR1_NOT0_M2         FINALDATA_RCA4BIT_XOR1_N00591 C 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_XOR1_NOT0_M1         FINALDATA_RCA4BIT_XOR1_N00591 C VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT_M2         FINALDATA_RCA4BIT_N01597 FINALDATA_Q1 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT_M1         FINALDATA_RCA4BIT_N01597 FINALDATA_Q1 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT0_M2         FINALDATA_RCA4BIT_N01487
+  FINALDATA_RCA4BIT_N00654 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT0_M1         FINALDATA_RCA4BIT_N01487
+  FINALDATA_RCA4BIT_N00654 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT1_M2         FINALDATA_RCA4BIT_N01385
+  FINALDATA_RCA4BIT_N00424 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT1_M1         FINALDATA_RCA4BIT_N01385
+  FINALDATA_RCA4BIT_N00424 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOT2_M2         FINALDATA_RCA4BIT_N01475 FINALDATA_Q3 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_RCA4BIT_NOT2_M1         FINALDATA_RCA4BIT_N01475 FINALDATA_Q3 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_RCA4BIT_NOTT_M2         FINALDATA_S0 FINALDATA_RCA4BIT_N00014 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_NOTT_M1         FINALDATA_S0 FINALDATA_RCA4BIT_N00014 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_RCA4BIT_NOTT1_M2         FINALDATA_S2 FINALDATA_RCA4BIT_N00106 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_RCA4BIT_NOTT1_M1         FINALDATA_S2 FINALDATA_RCA4BIT_N00106 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 FINALDATA_SHIFTER4BIT_SHIFTER_N00014
+  FINALDATA_SHIFTER4BIT_A1BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE_M1         FINALDATA_SHIFTER4BIT_A1BAR
+  FINALDATA_SHIFTER4BIT_SFTBAR FINALDATA_SHIFTER4BIT_SHIFTER_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 FINALDATA_SHIFTER4BIT_SHIFTER_N00074 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE0_M1         VDD 0
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT1_M2         FINALDATA_SHIFTER4BIT_N00032
+  FINALDATA_S0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT1_M1         FINALDATA_SHIFTER4BIT_N00032
+  FINALDATA_S0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT22_M2         FINALDATA_N00278
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT22_M1         FINALDATA_N00278
+  FINALDATA_SHIFTER4BIT_SHIFTER_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_NOT_M2         FINALDATA_SHIFTER4BIT_SFTBAR 0 0 0
+  MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_NOT_M1         FINALDATA_SHIFTER4BIT_SFTBAR 0 VDD VDD
+  MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 FINALDATA_SHIFTER4BIT_SHIFTER0_N00014
+  FINALDATA_SHIFTER4BIT_A2BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE_M1        
+  FINALDATA_SHIFTER4BIT_A2BAR FINALDATA_SHIFTER4BIT_SFTBAR
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 FINALDATA_SHIFTER4BIT_SHIFTER0_N00074
+  FINALDATA_SHIFTER4BIT_N00032 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE0_M1        
+  FINALDATA_SHIFTER4BIT_N00032 0 FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT1_M2         FINALDATA_SHIFTER4BIT_A1BAR
+  FINALDATA_S1 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT1_M1         FINALDATA_SHIFTER4BIT_A1BAR
+  FINALDATA_S1 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT22_M2         FINALDATA_N00288
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT22_M1         FINALDATA_N00288
+  FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 FINALDATA_SHIFTER4BIT_SHIFTER1_N00014
+  FINALDATA_SHIFTER4BIT_A3BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE_M1        
+  FINALDATA_SHIFTER4BIT_A3BAR FINALDATA_SHIFTER4BIT_SFTBAR
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 FINALDATA_SHIFTER4BIT_SHIFTER1_N00074
+  FINALDATA_SHIFTER4BIT_A1BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE0_M1        
+  FINALDATA_SHIFTER4BIT_A1BAR 0 FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT1_M2         FINALDATA_SHIFTER4BIT_A2BAR
+  FINALDATA_S2 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT1_M1         FINALDATA_SHIFTER4BIT_A2BAR
+  FINALDATA_S2 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT22_M2         FINALDATA_N00293
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT22_M1         FINALDATA_N00293
+  FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 FINALDATA_SHIFTER4BIT_SHIFTER2_N00014
+  VDD VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE_M1         VDD
+  FINALDATA_SHIFTER4BIT_SFTBAR FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 0 MbreakND 
+  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00014 FINALDATA_SHIFTER4BIT_SFTBAR 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00014 FINALDATA_SHIFTER4BIT_SFTBAR VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00074 0 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT0_M1        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00074 0 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE0_M2        
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 FINALDATA_SHIFTER4BIT_SHIFTER2_N00074
+  FINALDATA_SHIFTER4BIT_A2BAR VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE0_M1        
+  FINALDATA_SHIFTER4BIT_A2BAR 0 FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT1_M2         FINALDATA_SHIFTER4BIT_A3BAR
+  FINALDATA_S3 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT1_M1         FINALDATA_SHIFTER4BIT_A3BAR
+  FINALDATA_S3 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT22_M2         FINALDATA_N00298
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT22_M1         FINALDATA_N00298
+  FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX_NOT1_M2         FINALDATA_MUX421_MUX_N00144
+  FINALDATA_N00278 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_NOT1_M1         FINALDATA_MUX421_MUX_N00144
+  FINALDATA_N00278 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX_NOT0_M2         FINALDATA_MUX421_MUX_N00147
+  FINALDATA_N00301 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_NOT0_M1         FINALDATA_MUX421_MUX_N00147
+  FINALDATA_N00301 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX_NOT2_M2         FINALDATA_MUX421_MUX_SBAR E 0 0 MbreakND
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_NOT2_M1         FINALDATA_MUX421_MUX_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX_NOT3_M2         FINALDATA_N00433
+  FINALDATA_MUX421_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX_NOT3_M1         FINALDATA_N00433
+  FINALDATA_MUX421_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX_PG1_M2         FINALDATA_MUX421_MUX_N00150
+  FINALDATA_MUX421_MUX_SBAR FINALDATA_MUX421_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_PG1_M1         FINALDATA_MUX421_MUX_N00144 E
+  FINALDATA_MUX421_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_PG0_M2         FINALDATA_MUX421_MUX_N00150 E
+  FINALDATA_MUX421_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX_PG0_M1         FINALDATA_MUX421_MUX_N00147
+  FINALDATA_MUX421_MUX_SBAR FINALDATA_MUX421_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT1_M2         FINALDATA_MUX421_MUX0_N00144
+  FINALDATA_N00288 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT1_M1         FINALDATA_MUX421_MUX0_N00144
+  FINALDATA_N00288 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX0_NOT0_M2         FINALDATA_MUX421_MUX0_N00147
+  FINALDATA_N00313 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT0_M1         FINALDATA_MUX421_MUX0_N00147
+  FINALDATA_N00313 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX0_NOT2_M2         FINALDATA_MUX421_MUX0_SBAR E 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_NOT2_M1         FINALDATA_MUX421_MUX0_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX0_NOT3_M2         FINALDATA_N00438
+  FINALDATA_MUX421_MUX0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX0_NOT3_M1         FINALDATA_N00438
+  FINALDATA_MUX421_MUX0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX0_PG1_M2         FINALDATA_MUX421_MUX0_N00150
+  FINALDATA_MUX421_MUX0_SBAR FINALDATA_MUX421_MUX0_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_PG1_M1         FINALDATA_MUX421_MUX0_N00144 E
+  FINALDATA_MUX421_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_PG0_M2         FINALDATA_MUX421_MUX0_N00150 E
+  FINALDATA_MUX421_MUX0_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX0_PG0_M1         FINALDATA_MUX421_MUX0_N00147
+  FINALDATA_MUX421_MUX0_SBAR FINALDATA_MUX421_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT1_M2         FINALDATA_MUX421_MUX1_N00144
+  FINALDATA_N00293 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT1_M1         FINALDATA_MUX421_MUX1_N00144
+  FINALDATA_N00293 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX1_NOT0_M2         FINALDATA_MUX421_MUX1_N00147
+  FINALDATA_N00325 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT0_M1         FINALDATA_MUX421_MUX1_N00147
+  FINALDATA_N00325 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX1_NOT2_M2         FINALDATA_MUX421_MUX1_SBAR E 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_NOT2_M1         FINALDATA_MUX421_MUX1_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX1_NOT3_M2         FINALDATA_N00443
+  FINALDATA_MUX421_MUX1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX1_NOT3_M1         FINALDATA_N00443
+  FINALDATA_MUX421_MUX1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX1_PG1_M2         FINALDATA_MUX421_MUX1_N00150
+  FINALDATA_MUX421_MUX1_SBAR FINALDATA_MUX421_MUX1_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_PG1_M1         FINALDATA_MUX421_MUX1_N00144 E
+  FINALDATA_MUX421_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_PG0_M2         FINALDATA_MUX421_MUX1_N00150 E
+  FINALDATA_MUX421_MUX1_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX1_PG0_M1         FINALDATA_MUX421_MUX1_N00147
+  FINALDATA_MUX421_MUX1_SBAR FINALDATA_MUX421_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT1_M2         FINALDATA_MUX421_MUX2_N00144
+  FINALDATA_N00298 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT1_M1         FINALDATA_MUX421_MUX2_N00144
+  FINALDATA_N00298 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX2_NOT0_M2         FINALDATA_MUX421_MUX2_N00147
+  FINALDATA_N00337 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT0_M1         FINALDATA_MUX421_MUX2_N00147
+  FINALDATA_N00337 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX2_NOT2_M2         FINALDATA_MUX421_MUX2_SBAR E 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_NOT2_M1         FINALDATA_MUX421_MUX2_SBAR E VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX421_MUX2_NOT3_M2         FINALDATA_N00448
+  FINALDATA_MUX421_MUX2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX421_MUX2_NOT3_M1         FINALDATA_N00448
+  FINALDATA_MUX421_MUX2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX421_MUX2_PG1_M2         FINALDATA_MUX421_MUX2_N00150
+  FINALDATA_MUX421_MUX2_SBAR FINALDATA_MUX421_MUX2_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_PG1_M1         FINALDATA_MUX421_MUX2_N00144 E
+  FINALDATA_MUX421_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_PG0_M2         FINALDATA_MUX421_MUX2_N00150 E
+  FINALDATA_MUX421_MUX2_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX421_MUX2_PG0_M1         FINALDATA_MUX421_MUX2_N00147
+  FINALDATA_MUX421_MUX2_SBAR FINALDATA_MUX421_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT1_M2         FINALDATA_MUX0_MUX_N00144 FINALDATA_S0 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT1_M1         FINALDATA_MUX0_MUX_N00144 FINALDATA_S0 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX_NOT0_M2         FINALDATA_MUX0_MUX_N00147 FINALDATA_Q0 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT0_M1         FINALDATA_MUX0_MUX_N00147 FINALDATA_Q0 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX_NOT2_M2         FINALDATA_MUX0_MUX_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_NOT2_M1         FINALDATA_MUX0_MUX_SBAR B VDD VDD MbreakPD
+   
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX_NOT3_M2         FINALDATA_N00301 FINALDATA_MUX0_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX_NOT3_M1         FINALDATA_N00301 FINALDATA_MUX0_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX_PG1_M2         FINALDATA_MUX0_MUX_N00150
+  FINALDATA_MUX0_MUX_SBAR FINALDATA_MUX0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_PG1_M1         FINALDATA_MUX0_MUX_N00144 B
+  FINALDATA_MUX0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_PG0_M2         FINALDATA_MUX0_MUX_N00150 B
+  FINALDATA_MUX0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX_PG0_M1         FINALDATA_MUX0_MUX_N00147
+  FINALDATA_MUX0_MUX_SBAR FINALDATA_MUX0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT1_M2         FINALDATA_MUX0_MUX0_N00144 FINALDATA_S1 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT1_M1         FINALDATA_MUX0_MUX0_N00144 FINALDATA_S1
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX0_NOT0_M2         FINALDATA_MUX0_MUX0_N00147 FINALDATA_Q1 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT0_M1         FINALDATA_MUX0_MUX0_N00147 FINALDATA_Q1
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX0_NOT2_M2         FINALDATA_MUX0_MUX0_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_NOT2_M1         FINALDATA_MUX0_MUX0_SBAR B VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX0_NOT3_M2         FINALDATA_N00313
+  FINALDATA_MUX0_MUX0_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX0_NOT3_M1         FINALDATA_N00313
+  FINALDATA_MUX0_MUX0_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX0_PG1_M2         FINALDATA_MUX0_MUX0_N00150
+  FINALDATA_MUX0_MUX0_SBAR FINALDATA_MUX0_MUX0_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_PG1_M1         FINALDATA_MUX0_MUX0_N00144 B
+  FINALDATA_MUX0_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_PG0_M2         FINALDATA_MUX0_MUX0_N00150 B
+  FINALDATA_MUX0_MUX0_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX0_PG0_M1         FINALDATA_MUX0_MUX0_N00147
+  FINALDATA_MUX0_MUX0_SBAR FINALDATA_MUX0_MUX0_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT1_M2         FINALDATA_MUX0_MUX1_N00144 FINALDATA_S2 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT1_M1         FINALDATA_MUX0_MUX1_N00144 FINALDATA_S2
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX1_NOT0_M2         FINALDATA_MUX0_MUX1_N00147 FINALDATA_Q2 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT0_M1         FINALDATA_MUX0_MUX1_N00147 FINALDATA_Q2
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX1_NOT2_M2         FINALDATA_MUX0_MUX1_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_NOT2_M1         FINALDATA_MUX0_MUX1_SBAR B VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX1_NOT3_M2         FINALDATA_N00325
+  FINALDATA_MUX0_MUX1_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX1_NOT3_M1         FINALDATA_N00325
+  FINALDATA_MUX0_MUX1_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX1_PG1_M2         FINALDATA_MUX0_MUX1_N00150
+  FINALDATA_MUX0_MUX1_SBAR FINALDATA_MUX0_MUX1_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_PG1_M1         FINALDATA_MUX0_MUX1_N00144 B
+  FINALDATA_MUX0_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_PG0_M2         FINALDATA_MUX0_MUX1_N00150 B
+  FINALDATA_MUX0_MUX1_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX1_PG0_M1         FINALDATA_MUX0_MUX1_N00147
+  FINALDATA_MUX0_MUX1_SBAR FINALDATA_MUX0_MUX1_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT1_M2         FINALDATA_MUX0_MUX2_N00144 FINALDATA_S3 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT1_M1         FINALDATA_MUX0_MUX2_N00144 FINALDATA_S3
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX2_NOT0_M2         FINALDATA_MUX0_MUX2_N00147 FINALDATA_Q3 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT0_M1         FINALDATA_MUX0_MUX2_N00147 FINALDATA_Q3
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX2_NOT2_M2         FINALDATA_MUX0_MUX2_SBAR B 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_NOT2_M1         FINALDATA_MUX0_MUX2_SBAR B VDD VDD
+  MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_MUX0_MUX2_NOT3_M2         FINALDATA_N00337
+  FINALDATA_MUX0_MUX2_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_MUX0_MUX2_NOT3_M1         FINALDATA_N00337
+  FINALDATA_MUX0_MUX2_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_MUX0_MUX2_PG1_M2         FINALDATA_MUX0_MUX2_N00150
+  FINALDATA_MUX0_MUX2_SBAR FINALDATA_MUX0_MUX2_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_PG1_M1         FINALDATA_MUX0_MUX2_N00144 B
+  FINALDATA_MUX0_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_PG0_M2         FINALDATA_MUX0_MUX2_N00150 B
+  FINALDATA_MUX0_MUX2_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_MUX0_MUX2_PG0_M1         FINALDATA_MUX0_MUX2_N00147
+  FINALDATA_MUX0_MUX2_SBAR FINALDATA_MUX0_MUX2_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_NOT1_M2         FINALDATA_REGISTER0_DFLIP_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_NOT1_M1         FINALDATA_REGISTER0_DFLIP_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 FINALDATA_N00433 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 FINALDATA_N00433 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP_N00062 FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 0
+  0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP_N00062 FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 OUT1 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 OUT1 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP_N00062 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP_N00048 0 0
+  MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP_N00048 VDD
+  VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT3_M2         OUT1
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT3_M1         OUT1
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP_N00048
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP_N00048
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_NOT1_M2         FINALDATA_REGISTER0_DFLIP0_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_NOT1_M1         FINALDATA_REGISTER0_DFLIP0_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 FINALDATA_N00438 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 FINALDATA_N00438 VDD VDD MbreakPD 
+  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP0_N00062 FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP0_N00062 FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 OUT2 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 OUT2 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP0_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP0_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP0_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP0_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT3_M2         OUT2
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT3_M1         OUT2
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP0_N00048
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP0_N00048
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_NOT1_M2         FINALDATA_REGISTER0_DFLIP1_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_NOT1_M1         FINALDATA_REGISTER0_DFLIP1_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 FINALDATA_N00443 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 FINALDATA_N00443 VDD VDD MbreakPD 
+  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP1_N00062 FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP1_N00062 FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 OUT3 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 OUT3 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP1_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP1_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP1_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP1_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT3_M2         OUT3
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT3_M1         OUT3
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP1_N00048
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP1_N00048
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_NOT1_M2         FINALDATA_REGISTER0_DFLIP2_N00048
+  CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_NOT1_M1         FINALDATA_REGISTER0_DFLIP2_N00048
+  CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 FINALDATA_REGISTER0_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 FINALDATA_N00448 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 FINALDATA_N00448 VDD VDD MbreakPD 
+  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT3_M2        
+  FINALDATA_REGISTER0_DFLIP2_N00062 FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT3_M1        
+  FINALDATA_REGISTER0_DFLIP2_N00062 FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 CLK
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 CLK
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 OUT4 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 OUT4 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP2_N00062
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 FINALDATA_REGISTER0_DFLIP2_N00062
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT2_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP2_N00048 0
+  0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT2_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR FINALDATA_REGISTER0_DFLIP2_N00048
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT3_M2         OUT4
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT3_M1         OUT4
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG1_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG1_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 FINALDATA_REGISTER0_DFLIP2_N00048
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG0_M2        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 FINALDATA_REGISTER0_DFLIP2_N00048
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG0_M1        
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_NOT1_M2         FINALDATA_DFLIP_N00048 CLK 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_NOT1_M1         FINALDATA_DFLIP_N00048 CLK VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT1_M2         FINALDATA_DFLIP_LATCH_MUX_N00144
+  FINALDATA_DFLIP_N00062 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT1_M1         FINALDATA_DFLIP_LATCH_MUX_N00144
+  FINALDATA_DFLIP_N00062 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT0_M2         FINALDATA_DFLIP_LATCH_MUX_N00147
+  FINALDATA_N00643 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT0_M1         FINALDATA_DFLIP_LATCH_MUX_N00147
+  FINALDATA_N00643 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT2_M2         FINALDATA_DFLIP_LATCH_MUX_SBAR CLK
+  0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT2_M1         FINALDATA_DFLIP_LATCH_MUX_SBAR CLK
+  VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT3_M2         FINALDATA_DFLIP_N00062
+  FINALDATA_DFLIP_LATCH_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_DFLIP_LATCH_MUX_NOT3_M1         FINALDATA_DFLIP_N00062
+  FINALDATA_DFLIP_LATCH_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_DFLIP_LATCH_MUX_PG1_M2         FINALDATA_DFLIP_LATCH_MUX_N00150
+  FINALDATA_DFLIP_LATCH_MUX_SBAR FINALDATA_DFLIP_LATCH_MUX_N00144 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_PG1_M1         FINALDATA_DFLIP_LATCH_MUX_N00144 CLK
+  FINALDATA_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_PG0_M2         FINALDATA_DFLIP_LATCH_MUX_N00150 CLK
+  FINALDATA_DFLIP_LATCH_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH_MUX_PG0_M1         FINALDATA_DFLIP_LATCH_MUX_N00147
+  FINALDATA_DFLIP_LATCH_MUX_SBAR FINALDATA_DFLIP_LATCH_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT1_M2         FINALDATA_DFLIP_LATCH0_MUX_N00144
+  OVER 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT1_M1         FINALDATA_DFLIP_LATCH0_MUX_N00144
+  OVER VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT0_M2         FINALDATA_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_DFLIP_N00062 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT0_M1         FINALDATA_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_DFLIP_N00062 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT2_M2         FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_DFLIP_N00048 0 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT2_M1         FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  FINALDATA_DFLIP_N00048 VDD VDD MbreakPD  
+ L=180n  
+ W=1200n    
+ PD=2880n  
+ PS=2880n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT3_M2         OVER
+  FINALDATA_DFLIP_LATCH0_MUX_N00150 0 0 MbreakND  
+ L=180n  
+ W=480n    
+ PD=1440n  
+ PS=1440n     
M_FINALDATA_DFLIP_LATCH0_MUX_NOT3_M1         OVER
+  FINALDATA_DFLIP_LATCH0_MUX_N00150 VDD VDD MbreakPD  
+ L=180n  
+ W=2400n    
+ PD=5280n  
+ PS=5280n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG1_M2         FINALDATA_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_DFLIP_LATCH0_MUX_SBAR FINALDATA_DFLIP_LATCH0_MUX_N00144 VDD MbreakPD
+   
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG1_M1         FINALDATA_DFLIP_LATCH0_MUX_N00144
+  FINALDATA_DFLIP_N00048 FINALDATA_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG0_M2         FINALDATA_DFLIP_LATCH0_MUX_N00150
+  FINALDATA_DFLIP_N00048 FINALDATA_DFLIP_LATCH0_MUX_N00147 VDD MbreakPD  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     
M_FINALDATA_DFLIP_LATCH0_MUX_PG0_M1         FINALDATA_DFLIP_LATCH0_MUX_N00147
+  FINALDATA_DFLIP_LATCH0_MUX_SBAR FINALDATA_DFLIP_LATCH0_MUX_N00150 0 MbreakND  
+ L=180n  
+ W=240n    
+ PD=960n  
+ PS=960n     

**** RESUMING datapath-test-latchtest.sim.cir ****
.INC "datapath-TEST.als"



**** INCLUDING datapath-TEST.als ****
.ALIASES
V_V1            V1(+=VDD -=0 )
V_V2            V2(+=CLK -=0 )
V_V3            V3(+=A -=0 )
V_V5            V5(+=B -=0 )
V_V6            V6(+=C -=0 )
V_V7            V7(+=D -=0 )
V_V8            V8(+=E -=0 )
_   FINALDATA(D1=0 D2=D D3=A D4=0 CLK=CLK VDD=VDD GND=0 SUB/ADD=C BYPASS1=B
+  SFTRL=0 BYPASS2=E DATOUT1=OUT1 DATOUT2=OUT2 DATOUT3=OUT3 DATOUT4=OUT4
+  OVERFLOW=OVER )
_   FINALDATA.REGISTER4(D0=0 Q0=FINALDATA_Q0 D3=0 Q3=FINALDATA_Q3 CLK=CLK
+  VDD=VDD GND=0 D1=D Q1=FINALDATA_Q1 Q2=FINALDATA_Q2 D2=A )
_   FINALDATA.REGISTER4.DFLIP(VDD=VDD GND=0 D=0 CLK=CLK Q=FINALDATA_Q0 )
_   FINALDATA.REGISTER4.DFLIP.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP_N00048 )
M_FINALDATA_REGISTER4_DFLIP_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP_N00048 g=CLK s=0
+  b=0 )
M_FINALDATA_REGISTER4_DFLIP_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.NOT1.Z=FINALDATA_REGISTER4_DFLIP_N00048)
_    _(FINALDATA.REGISTER4.DFLIP.NOT1.A=CLK)
_   FINALDATA.REGISTER4.DFLIP.LATCH(VDD=VDD GND=0 D=0 CLK=CLK
+  Q=FINALDATA_REGISTER4_DFLIP_N00062 )
_   FINALDATA.REGISTER4.DFLIP.LATCH.MUX(VDD=VDD GND=0 B=0 S=CLK
+  A=FINALDATA_REGISTER4_DFLIP_N00062 Z=FINALDATA_REGISTER4_DFLIP_N00062 )
_   FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP_N00062
+  Z=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT1.A=FINALDATA_REGISTER4_DFLIP_N00062)
_   FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0(GND=0 VDD=VDD A=0
+  Z=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147
+  g=0 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147
+  g=0 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT0.A=0)
_    _(A=0)
_   FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER4_DFLIP_N00062 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER4_DFLIP_N00062
+  g=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER4_DFLIP_N00062
+  g=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER4_DFLIP_N00062)
_  
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.PG0.INP=CLK)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.A=FINALDATA_REGISTER4_DFLIP_N00062)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.B=0)
_    _(B=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.Z=FINALDATA_REGISTER4_DFLIP_N00062)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.SBAR=FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.D=0)
_    _(D=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.Q=FINALDATA_REGISTER4_DFLIP_N00062)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER4.DFLIP.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER4_DFLIP_N00062 CLK=FINALDATA_REGISTER4_DFLIP_N00048
+  Q=FINALDATA_Q0 )
_   FINALDATA.REGISTER4.DFLIP.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER4_DFLIP_N00062 S=FINALDATA_REGISTER4_DFLIP_N00048
+  A=FINALDATA_Q0 Z=FINALDATA_Q0 )
_   FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_Q0
+  Z=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144
+  g=FINALDATA_Q0 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144
+  g=FINALDATA_Q0 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT1.A=FINALDATA_Q0)
_   FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP_N00062
+  Z=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER4_DFLIP_N00062)
_   FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP_N00048 Z=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP_N00048 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER4_DFLIP_N00048)
_   FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 Z=FINALDATA_Q0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3.M2(d=FINALDATA_Q0
+  g=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3.M1(d=FINALDATA_Q0
+  g=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.NOT3.Z=FINALDATA_Q0)
_  
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER4_DFLIP_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP_N00048
+  s=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER4_DFLIP_N00048)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER4_DFLIP_N00048
+  INN=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP_N00048
+  s=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER4_DFLIP_N00048)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.A=FINALDATA_Q0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.B=FINALDATA_REGISTER4_DFLIP_N00062)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.Z=FINALDATA_Q0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.S=FINALDATA_REGISTER4_DFLIP_N00048)
_   
+  _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.SBAR=FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.D=FINALDATA_REGISTER4_DFLIP_N00062)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.CLK=FINALDATA_REGISTER4_DFLIP_N00048)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.Q=FINALDATA_Q0)
_    _(FINALDATA.REGISTER4.DFLIP.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP.D=0)
_    _(D=0)
_    _(FINALDATA.REGISTER4.DFLIP.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP.Q=FINALDATA_Q0)
_   FINALDATA.REGISTER4.DFLIP0(VDD=VDD GND=0 D=D CLK=CLK Q=FINALDATA_Q1 )
_   FINALDATA.REGISTER4.DFLIP0.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP0_N00048 )
M_FINALDATA_REGISTER4_DFLIP0_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP0.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP0_N00048 g=CLK
+  s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP0.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP0_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.NOT1.Z=FINALDATA_REGISTER4_DFLIP0_N00048)
_    _(FINALDATA.REGISTER4.DFLIP0.NOT1.A=CLK)
_   FINALDATA.REGISTER4.DFLIP0.LATCH(VDD=VDD GND=0 D=D CLK=CLK
+  Q=FINALDATA_REGISTER4_DFLIP0_N00062 )
_   FINALDATA.REGISTER4.DFLIP0.LATCH.MUX(VDD=VDD GND=0 B=D S=CLK
+  A=FINALDATA_REGISTER4_DFLIP0_N00062 Z=FINALDATA_REGISTER4_DFLIP0_N00062 )
_   FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP0_N00062
+  Z=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP0_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP0_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT1.A=FINALDATA_REGISTER4_DFLIP0_N00062)
_   FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0(GND=0 VDD=VDD A=D
+  Z=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147
+  g=D s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147
+  g=D s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT0.A=D)
_   FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER4_DFLIP0_N00062 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER4_DFLIP0_N00062
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER4_DFLIP0_N00062
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER4_DFLIP0_N00062)
_  
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.PG0.INP=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.A=FINALDATA_REGISTER4_DFLIP0_N00062)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.B=D)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.Z=FINALDATA_REGISTER4_DFLIP0_N00062)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.SBAR=FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.D=D)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.Q=FINALDATA_REGISTER4_DFLIP0_N00062)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER4.DFLIP0.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER4_DFLIP0_N00062 CLK=FINALDATA_REGISTER4_DFLIP0_N00048
+  Q=FINALDATA_Q1 )
_   FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER4_DFLIP0_N00062 S=FINALDATA_REGISTER4_DFLIP0_N00048
+  A=FINALDATA_Q1 Z=FINALDATA_Q1 )
_   FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_Q1
+  Z=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144
+  g=FINALDATA_Q1 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144
+  g=FINALDATA_Q1 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT1.A=FINALDATA_Q1)
_   FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP0_N00062
+  Z=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP0_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP0_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER4_DFLIP0_N00062)
_   FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP0_N00048
+  Z=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP0_N00048 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP0_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER4_DFLIP0_N00048)
_   FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 Z=FINALDATA_Q1 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3.M2(d=FINALDATA_Q1
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3.M1(d=FINALDATA_Q1
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.NOT3.Z=FINALDATA_Q1)
_  
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER4_DFLIP0_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP0_N00048
+  s=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER4_DFLIP0_N00048)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER4_DFLIP0_N00048
+  INN=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP0_N00048
+  s=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER4_DFLIP0_N00048)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.A=FINALDATA_Q1)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.B=FINALDATA_REGISTER4_DFLIP0_N00062)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.Z=FINALDATA_Q1)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.S=FINALDATA_REGISTER4_DFLIP0_N00048)
_   
+  _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.SBAR=FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.D=FINALDATA_REGISTER4_DFLIP0_N00062)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.CLK=FINALDATA_REGISTER4_DFLIP0_N00048)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.Q=FINALDATA_Q1)
_    _(FINALDATA.REGISTER4.DFLIP0.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP0.D=D)
_    _(FINALDATA.REGISTER4.DFLIP0.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP0.Q=FINALDATA_Q1)
_   FINALDATA.REGISTER4.DFLIP1(VDD=VDD GND=0 D=A CLK=CLK Q=FINALDATA_Q2 )
_   FINALDATA.REGISTER4.DFLIP1.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP1_N00048 )
M_FINALDATA_REGISTER4_DFLIP1_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP1.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP1_N00048 g=CLK
+  s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP1.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP1_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.NOT1.Z=FINALDATA_REGISTER4_DFLIP1_N00048)
_    _(FINALDATA.REGISTER4.DFLIP1.NOT1.A=CLK)
_   FINALDATA.REGISTER4.DFLIP1.LATCH(VDD=VDD GND=0 D=A CLK=CLK
+  Q=FINALDATA_REGISTER4_DFLIP1_N00062 )
_   FINALDATA.REGISTER4.DFLIP1.LATCH.MUX(VDD=VDD GND=0 B=A S=CLK
+  A=FINALDATA_REGISTER4_DFLIP1_N00062 Z=FINALDATA_REGISTER4_DFLIP1_N00062 )
_   FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP1_N00062
+  Z=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP1_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP1_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT1.A=FINALDATA_REGISTER4_DFLIP1_N00062)
_   FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0(GND=0 VDD=VDD A=A
+  Z=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147
+  g=A s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147
+  g=A s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT0.A=A)
_   FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER4_DFLIP1_N00062 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER4_DFLIP1_N00062
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER4_DFLIP1_N00062
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER4_DFLIP1_N00062)
_  
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.PG0.INP=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.A=FINALDATA_REGISTER4_DFLIP1_N00062)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.B=A)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.Z=FINALDATA_REGISTER4_DFLIP1_N00062)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.SBAR=FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.D=A)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.Q=FINALDATA_REGISTER4_DFLIP1_N00062)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER4.DFLIP1.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER4_DFLIP1_N00062 CLK=FINALDATA_REGISTER4_DFLIP1_N00048
+  Q=FINALDATA_Q2 )
_   FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER4_DFLIP1_N00062 S=FINALDATA_REGISTER4_DFLIP1_N00048
+  A=FINALDATA_Q2 Z=FINALDATA_Q2 )
_   FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_Q2
+  Z=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144
+  g=FINALDATA_Q2 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144
+  g=FINALDATA_Q2 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT1.A=FINALDATA_Q2)
_   FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP1_N00062
+  Z=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP1_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP1_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER4_DFLIP1_N00062)
_   FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP1_N00048
+  Z=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP1_N00048 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP1_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER4_DFLIP1_N00048)
_   FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 Z=FINALDATA_Q2 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3.M2(d=FINALDATA_Q2
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3.M1(d=FINALDATA_Q2
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.NOT3.Z=FINALDATA_Q2)
_  
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER4_DFLIP1_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP1_N00048
+  s=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER4_DFLIP1_N00048)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER4_DFLIP1_N00048
+  INN=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP1_N00048
+  s=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER4_DFLIP1_N00048)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.A=FINALDATA_Q2)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.B=FINALDATA_REGISTER4_DFLIP1_N00062)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.Z=FINALDATA_Q2)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.S=FINALDATA_REGISTER4_DFLIP1_N00048)
_   
+  _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.SBAR=FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.D=FINALDATA_REGISTER4_DFLIP1_N00062)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.CLK=FINALDATA_REGISTER4_DFLIP1_N00048)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.Q=FINALDATA_Q2)
_    _(FINALDATA.REGISTER4.DFLIP1.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP1.D=A)
_    _(FINALDATA.REGISTER4.DFLIP1.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP1.Q=FINALDATA_Q2)
_   FINALDATA.REGISTER4.DFLIP2(VDD=VDD GND=0 D=0 CLK=CLK Q=FINALDATA_Q3 )
_   FINALDATA.REGISTER4.DFLIP2.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP2_N00048 )
M_FINALDATA_REGISTER4_DFLIP2_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP2.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP2_N00048 g=CLK
+  s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP2.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP2_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.NOT1.Z=FINALDATA_REGISTER4_DFLIP2_N00048)
_    _(FINALDATA.REGISTER4.DFLIP2.NOT1.A=CLK)
_   FINALDATA.REGISTER4.DFLIP2.LATCH(VDD=VDD GND=0 D=0 CLK=CLK
+  Q=FINALDATA_REGISTER4_DFLIP2_N00062 )
_   FINALDATA.REGISTER4.DFLIP2.LATCH.MUX(VDD=VDD GND=0 B=0 S=CLK
+  A=FINALDATA_REGISTER4_DFLIP2_N00062 Z=FINALDATA_REGISTER4_DFLIP2_N00062 )
_   FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP2_N00062
+  Z=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP2_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP2_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT1.A=FINALDATA_REGISTER4_DFLIP2_N00062)
_   FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0(GND=0 VDD=VDD A=0
+  Z=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147
+  g=0 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147
+  g=0 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT0.A=0)
_    _(A=0)
_   FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER4_DFLIP2_N00062 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER4_DFLIP2_N00062
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER4_DFLIP2_N00062
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER4_DFLIP2_N00062)
_  
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.PG0.INP=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.A=FINALDATA_REGISTER4_DFLIP2_N00062)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.B=0)
_    _(B=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.Z=FINALDATA_REGISTER4_DFLIP2_N00062)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.SBAR=FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.D=0)
_    _(D=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.Q=FINALDATA_REGISTER4_DFLIP2_N00062)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER4.DFLIP2.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER4_DFLIP2_N00062 CLK=FINALDATA_REGISTER4_DFLIP2_N00048
+  Q=FINALDATA_Q3 )
_   FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER4_DFLIP2_N00062 S=FINALDATA_REGISTER4_DFLIP2_N00048
+  A=FINALDATA_Q3 Z=FINALDATA_Q3 )
_   FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_Q3
+  Z=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144
+  g=FINALDATA_Q3 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144
+  g=FINALDATA_Q3 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT1.A=FINALDATA_Q3)
_   FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP2_N00062
+  Z=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP2_N00062 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP2_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER4_DFLIP2_N00062)
_   FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP2_N00048
+  Z=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP2_N00048 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER4_DFLIP2_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER4_DFLIP2_N00048)
_   FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 Z=FINALDATA_Q3 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3.M2(d=FINALDATA_Q3
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3.M1(d=FINALDATA_Q3
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.NOT3.Z=FINALDATA_Q3)
_  
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER4_DFLIP2_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER4_DFLIP2_N00048
+  s=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER4_DFLIP2_N00048)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER4_DFLIP2_N00048
+  INN=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER4_DFLIP2_N00048
+  s=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER4_DFLIP2_N00048)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.A=FINALDATA_Q3)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.B=FINALDATA_REGISTER4_DFLIP2_N00062)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.Z=FINALDATA_Q3)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.S=FINALDATA_REGISTER4_DFLIP2_N00048)
_   
+  _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.SBAR=FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.D=FINALDATA_REGISTER4_DFLIP2_N00062)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.CLK=FINALDATA_REGISTER4_DFLIP2_N00048)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.Q=FINALDATA_Q3)
_    _(FINALDATA.REGISTER4.DFLIP2.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.VDD=VDD)
_    _(FINALDATA.REGISTER4.DFLIP2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.DFLIP2.D=0)
_    _(D=0)
_    _(FINALDATA.REGISTER4.DFLIP2.CLK=CLK)
_    _(FINALDATA.REGISTER4.DFLIP2.Q=FINALDATA_Q3)
_    _(FINALDATA.REGISTER4.Q0=FINALDATA_Q0)
_    _(FINALDATA.REGISTER4.D0=0)
_    _(D0=0)
_    _(FINALDATA.REGISTER4.Q1=FINALDATA_Q1)
_    _(FINALDATA.REGISTER4.D1=D)
_    _(FINALDATA.REGISTER4.Q2=FINALDATA_Q2)
_    _(FINALDATA.REGISTER4.D2=A)
_    _(FINALDATA.REGISTER4.CLK=CLK)
_    _(FINALDATA.REGISTER4.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER4.Q3=FINALDATA_Q3)
_    _(FINALDATA.REGISTER4.VDD=VDD)
_    _(FINALDATA.REGISTER4.D3=0)
_    _(D3=0)
_   FINALDATA.RCA4BIT(VDD=VDD GND=0 B0=OUT1 B2=OUT3 B3=OUT4 B1=OUT2
+  A0=FINALDATA_Q0 A2=FINALDATA_Q2 Ci0=C A1=FINALDATA_Q1 A3=FINALDATA_Q3
+  Co3=FINALDATA_N00643 S0=FINALDATA_S0 S1=FINALDATA_S1 S2=FINALDATA_S2
+  S3=FINALDATA_S3 )
_   FINALDATA.RCA4BIT.FADDER(VDD=VDD GND=0 A=FINALDATA_Q0 Ci=C
+  S=FINALDATA_RCA4BIT_N00014 Co=FINALDATA_RCA4BIT_N00011
+  B=FINALDATA_RCA4BIT_N00254 )
M_FINALDATA_RCA4BIT_FADDER_Mx101         
+  FINALDATA.RCA4BIT.FADDER.Mx101(d=FINALDATA_RCA4BIT_N00011 g=C
+  s=FINALDATA_RCA4BIT_FADDER_N00178 b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx105         
+  FINALDATA.RCA4BIT.FADDER.Mx105(d=FINALDATA_RCA4BIT_N00011 g=FINALDATA_Q0
+  s=FINALDATA_RCA4BIT_FADDER_N00146 b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx102         
+  FINALDATA.RCA4BIT.FADDER.Mx102(d=FINALDATA_RCA4BIT_FADDER_N00178
+  g=FINALDATA_Q0 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER_M7         
+  FINALDATA.RCA4BIT.FADDER.M7(d=FINALDATA_RCA4BIT_N00014
+  g=FINALDATA_RCA4BIT_N00011 s=FINALDATA_RCA4BIT_FADDER_N00414 b=0 )
M_FINALDATA_RCA4BIT_FADDER_Mx104         
+  FINALDATA.RCA4BIT.FADDER.Mx104(d=FINALDATA_RCA4BIT_FADDER_N00146
+  g=FINALDATA_RCA4BIT_N00254 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx103         
+  FINALDATA.RCA4BIT.FADDER.Mx103(d=FINALDATA_RCA4BIT_FADDER_N00178
+  g=FINALDATA_RCA4BIT_N00254 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER_M5         
+  FINALDATA.RCA4BIT.FADDER.M5(d=FINALDATA_RCA4BIT_N00011 g=FINALDATA_Q0
+  s=FINALDATA_RCA4BIT_FADDER_N00153 b=0 )
M_FINALDATA_RCA4BIT_FADDER_M3         
+  FINALDATA.RCA4BIT.FADDER.M3(d=FINALDATA_RCA4BIT_N00011 g=C
+  s=FINALDATA_RCA4BIT_FADDER_N00202 b=0 )
M_FINALDATA_RCA4BIT_FADDER_M2         
+  FINALDATA.RCA4BIT.FADDER.M2(d=FINALDATA_RCA4BIT_FADDER_N00202 g=FINALDATA_Q0
+  s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_M6         
+  FINALDATA.RCA4BIT.FADDER.M6(d=FINALDATA_RCA4BIT_FADDER_N00153
+  g=FINALDATA_RCA4BIT_N00254 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_M4         
+  FINALDATA.RCA4BIT.FADDER.M4(d=FINALDATA_RCA4BIT_FADDER_N00202
+  g=FINALDATA_RCA4BIT_N00254 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_M8         
+  FINALDATA.RCA4BIT.FADDER.M8(d=FINALDATA_RCA4BIT_FADDER_N00414
+  g=FINALDATA_RCA4BIT_N00254 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_M9         
+  FINALDATA.RCA4BIT.FADDER.M9(d=FINALDATA_RCA4BIT_FADDER_N00414 g=C s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_Mx32         
+  FINALDATA.RCA4BIT.FADDER.Mx32(d=FINALDATA_RCA4BIT_FADDER_N00361
+  g=FINALDATA_RCA4BIT_N00254 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_Mx31         
+  FINALDATA.RCA4BIT.FADDER.Mx31(d=FINALDATA_RCA4BIT_FADDER_N00358 g=FINALDATA_Q0
+  s=FINALDATA_RCA4BIT_FADDER_N00361 b=0 )
M_FINALDATA_RCA4BIT_FADDER_Mx151         
+  FINALDATA.RCA4BIT.FADDER.Mx151(d=FINALDATA_RCA4BIT_FADDER_N00347
+  g=FINALDATA_Q0 s=FINALDATA_RCA4BIT_FADDER_N00344 b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx152         
+  FINALDATA.RCA4BIT.FADDER.Mx152(d=FINALDATA_RCA4BIT_N00014 g=C
+  s=FINALDATA_RCA4BIT_FADDER_N00347 b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx107         
+  FINALDATA.RCA4BIT.FADDER.Mx107(d=FINALDATA_RCA4BIT_FADDER_N00292
+  g=FINALDATA_RCA4BIT_N00254 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER_M10         
+  FINALDATA.RCA4BIT.FADDER.M10(d=FINALDATA_RCA4BIT_FADDER_N00414 g=FINALDATA_Q0
+  s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER_Mx106         
+  FINALDATA.RCA4BIT.FADDER.Mx106(d=FINALDATA_RCA4BIT_FADDER_N00292
+  g=FINALDATA_Q0 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx109         
+  FINALDATA.RCA4BIT.FADDER.Mx109(d=FINALDATA_RCA4BIT_FADDER_N00292 g=C s=VDD
+  b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx108         
+  FINALDATA.RCA4BIT.FADDER.Mx108(d=FINALDATA_RCA4BIT_N00014
+  g=FINALDATA_RCA4BIT_N00011 s=FINALDATA_RCA4BIT_FADDER_N00292 b=VDD )
M_FINALDATA_RCA4BIT_FADDER_Mx33         
+  FINALDATA.RCA4BIT.FADDER.Mx33(d=FINALDATA_RCA4BIT_N00014 g=C
+  s=FINALDATA_RCA4BIT_FADDER_N00358 b=0 )
M_FINALDATA_RCA4BIT_FADDER_Mx153         
+  FINALDATA.RCA4BIT.FADDER.Mx153(d=FINALDATA_RCA4BIT_FADDER_N00344
+  g=FINALDATA_RCA4BIT_N00254 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.FADDER.A=FINALDATA_Q0)
_    _(FINALDATA.RCA4BIT.FADDER.B=FINALDATA_RCA4BIT_N00254)
_    _(FINALDATA.RCA4BIT.FADDER.Co=FINALDATA_RCA4BIT_N00011)
_    _(FINALDATA.RCA4BIT.FADDER.S=FINALDATA_RCA4BIT_N00014)
_    _(FINALDATA.RCA4BIT.FADDER.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.FADDER.VDD=VDD)
_    _(FINALDATA.RCA4BIT.FADDER.Ci=C)
_   FINALDATA.RCA4BIT.FADDER0(VDD=VDD GND=0 A=FINALDATA_RCA4BIT_N01597
+  Ci=FINALDATA_RCA4BIT_N00011 S=FINALDATA_S1 Co=FINALDATA_RCA4BIT_N00065
+  B=FINALDATA_RCA4BIT_N01487 )
M_FINALDATA_RCA4BIT_FADDER0_Mx101         
+  FINALDATA.RCA4BIT.FADDER0.Mx101(d=FINALDATA_RCA4BIT_N00065
+  g=FINALDATA_RCA4BIT_N00011 s=FINALDATA_RCA4BIT_FADDER0_N00178 b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx105         
+  FINALDATA.RCA4BIT.FADDER0.Mx105(d=FINALDATA_RCA4BIT_N00065
+  g=FINALDATA_RCA4BIT_N01597 s=FINALDATA_RCA4BIT_FADDER0_N00146 b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx102         
+  FINALDATA.RCA4BIT.FADDER0.Mx102(d=FINALDATA_RCA4BIT_FADDER0_N00178
+  g=FINALDATA_RCA4BIT_N01597 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_M7         
+  FINALDATA.RCA4BIT.FADDER0.M7(d=FINALDATA_S1 g=FINALDATA_RCA4BIT_N00065
+  s=FINALDATA_RCA4BIT_FADDER0_N00414 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_Mx104         
+  FINALDATA.RCA4BIT.FADDER0.Mx104(d=FINALDATA_RCA4BIT_FADDER0_N00146
+  g=FINALDATA_RCA4BIT_N01487 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx103         
+  FINALDATA.RCA4BIT.FADDER0.Mx103(d=FINALDATA_RCA4BIT_FADDER0_N00178
+  g=FINALDATA_RCA4BIT_N01487 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_M5         
+  FINALDATA.RCA4BIT.FADDER0.M5(d=FINALDATA_RCA4BIT_N00065
+  g=FINALDATA_RCA4BIT_N01597 s=FINALDATA_RCA4BIT_FADDER0_N00153 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_M3         
+  FINALDATA.RCA4BIT.FADDER0.M3(d=FINALDATA_RCA4BIT_N00065
+  g=FINALDATA_RCA4BIT_N00011 s=FINALDATA_RCA4BIT_FADDER0_N00202 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_M2         
+  FINALDATA.RCA4BIT.FADDER0.M2(d=FINALDATA_RCA4BIT_FADDER0_N00202
+  g=FINALDATA_RCA4BIT_N01597 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_M6         
+  FINALDATA.RCA4BIT.FADDER0.M6(d=FINALDATA_RCA4BIT_FADDER0_N00153
+  g=FINALDATA_RCA4BIT_N01487 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_M4         
+  FINALDATA.RCA4BIT.FADDER0.M4(d=FINALDATA_RCA4BIT_FADDER0_N00202
+  g=FINALDATA_RCA4BIT_N01487 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_M8         
+  FINALDATA.RCA4BIT.FADDER0.M8(d=FINALDATA_RCA4BIT_FADDER0_N00414
+  g=FINALDATA_RCA4BIT_N01487 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_M9         
+  FINALDATA.RCA4BIT.FADDER0.M9(d=FINALDATA_RCA4BIT_FADDER0_N00414
+  g=FINALDATA_RCA4BIT_N00011 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_Mx32         
+  FINALDATA.RCA4BIT.FADDER0.Mx32(d=FINALDATA_RCA4BIT_FADDER0_N00361
+  g=FINALDATA_RCA4BIT_N01487 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_Mx31         
+  FINALDATA.RCA4BIT.FADDER0.Mx31(d=FINALDATA_RCA4BIT_FADDER0_N00358
+  g=FINALDATA_RCA4BIT_N01597 s=FINALDATA_RCA4BIT_FADDER0_N00361 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_Mx151         
+  FINALDATA.RCA4BIT.FADDER0.Mx151(d=FINALDATA_RCA4BIT_FADDER0_N00347
+  g=FINALDATA_RCA4BIT_N01597 s=FINALDATA_RCA4BIT_FADDER0_N00344 b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx152         
+  FINALDATA.RCA4BIT.FADDER0.Mx152(d=FINALDATA_S1 g=FINALDATA_RCA4BIT_N00011
+  s=FINALDATA_RCA4BIT_FADDER0_N00347 b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx107         
+  FINALDATA.RCA4BIT.FADDER0.Mx107(d=FINALDATA_RCA4BIT_FADDER0_N00292
+  g=FINALDATA_RCA4BIT_N01487 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_M10         
+  FINALDATA.RCA4BIT.FADDER0.M10(d=FINALDATA_RCA4BIT_FADDER0_N00414
+  g=FINALDATA_RCA4BIT_N01597 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_Mx106         
+  FINALDATA.RCA4BIT.FADDER0.Mx106(d=FINALDATA_RCA4BIT_FADDER0_N00292
+  g=FINALDATA_RCA4BIT_N01597 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx109         
+  FINALDATA.RCA4BIT.FADDER0.Mx109(d=FINALDATA_RCA4BIT_FADDER0_N00292
+  g=FINALDATA_RCA4BIT_N00011 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx108         
+  FINALDATA.RCA4BIT.FADDER0.Mx108(d=FINALDATA_S1 g=FINALDATA_RCA4BIT_N00065
+  s=FINALDATA_RCA4BIT_FADDER0_N00292 b=VDD )
M_FINALDATA_RCA4BIT_FADDER0_Mx33         
+  FINALDATA.RCA4BIT.FADDER0.Mx33(d=FINALDATA_S1 g=FINALDATA_RCA4BIT_N00011
+  s=FINALDATA_RCA4BIT_FADDER0_N00358 b=0 )
M_FINALDATA_RCA4BIT_FADDER0_Mx153         
+  FINALDATA.RCA4BIT.FADDER0.Mx153(d=FINALDATA_RCA4BIT_FADDER0_N00344
+  g=FINALDATA_RCA4BIT_N01487 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.FADDER0.A=FINALDATA_RCA4BIT_N01597)
_    _(FINALDATA.RCA4BIT.FADDER0.B=FINALDATA_RCA4BIT_N01487)
_    _(FINALDATA.RCA4BIT.FADDER0.Co=FINALDATA_RCA4BIT_N00065)
_    _(FINALDATA.RCA4BIT.FADDER0.S=FINALDATA_S1)
_    _(FINALDATA.RCA4BIT.FADDER0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.FADDER0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.FADDER0.Ci=FINALDATA_RCA4BIT_N00011)
_   FINALDATA.RCA4BIT.FADDER1(VDD=VDD GND=0 A=FINALDATA_Q2
+  Ci=FINALDATA_RCA4BIT_N00065 S=FINALDATA_RCA4BIT_N00106
+  Co=FINALDATA_RCA4BIT_N00110 B=FINALDATA_RCA4BIT_N00318 )
M_FINALDATA_RCA4BIT_FADDER1_Mx101         
+  FINALDATA.RCA4BIT.FADDER1.Mx101(d=FINALDATA_RCA4BIT_N00110
+  g=FINALDATA_RCA4BIT_N00065 s=FINALDATA_RCA4BIT_FADDER1_N00178 b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx105         
+  FINALDATA.RCA4BIT.FADDER1.Mx105(d=FINALDATA_RCA4BIT_N00110 g=FINALDATA_Q2
+  s=FINALDATA_RCA4BIT_FADDER1_N00146 b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx102         
+  FINALDATA.RCA4BIT.FADDER1.Mx102(d=FINALDATA_RCA4BIT_FADDER1_N00178
+  g=FINALDATA_Q2 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_M7         
+  FINALDATA.RCA4BIT.FADDER1.M7(d=FINALDATA_RCA4BIT_N00106
+  g=FINALDATA_RCA4BIT_N00110 s=FINALDATA_RCA4BIT_FADDER1_N00414 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_Mx104         
+  FINALDATA.RCA4BIT.FADDER1.Mx104(d=FINALDATA_RCA4BIT_FADDER1_N00146
+  g=FINALDATA_RCA4BIT_N00318 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx103         
+  FINALDATA.RCA4BIT.FADDER1.Mx103(d=FINALDATA_RCA4BIT_FADDER1_N00178
+  g=FINALDATA_RCA4BIT_N00318 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_M5         
+  FINALDATA.RCA4BIT.FADDER1.M5(d=FINALDATA_RCA4BIT_N00110 g=FINALDATA_Q2
+  s=FINALDATA_RCA4BIT_FADDER1_N00153 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_M3         
+  FINALDATA.RCA4BIT.FADDER1.M3(d=FINALDATA_RCA4BIT_N00110
+  g=FINALDATA_RCA4BIT_N00065 s=FINALDATA_RCA4BIT_FADDER1_N00202 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_M2         
+  FINALDATA.RCA4BIT.FADDER1.M2(d=FINALDATA_RCA4BIT_FADDER1_N00202 g=FINALDATA_Q2
+  s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_M6         
+  FINALDATA.RCA4BIT.FADDER1.M6(d=FINALDATA_RCA4BIT_FADDER1_N00153
+  g=FINALDATA_RCA4BIT_N00318 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_M4         
+  FINALDATA.RCA4BIT.FADDER1.M4(d=FINALDATA_RCA4BIT_FADDER1_N00202
+  g=FINALDATA_RCA4BIT_N00318 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_M8         
+  FINALDATA.RCA4BIT.FADDER1.M8(d=FINALDATA_RCA4BIT_FADDER1_N00414
+  g=FINALDATA_RCA4BIT_N00318 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_M9         
+  FINALDATA.RCA4BIT.FADDER1.M9(d=FINALDATA_RCA4BIT_FADDER1_N00414
+  g=FINALDATA_RCA4BIT_N00065 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_Mx32         
+  FINALDATA.RCA4BIT.FADDER1.Mx32(d=FINALDATA_RCA4BIT_FADDER1_N00361
+  g=FINALDATA_RCA4BIT_N00318 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_Mx31         
+  FINALDATA.RCA4BIT.FADDER1.Mx31(d=FINALDATA_RCA4BIT_FADDER1_N00358
+  g=FINALDATA_Q2 s=FINALDATA_RCA4BIT_FADDER1_N00361 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_Mx151         
+  FINALDATA.RCA4BIT.FADDER1.Mx151(d=FINALDATA_RCA4BIT_FADDER1_N00347
+  g=FINALDATA_Q2 s=FINALDATA_RCA4BIT_FADDER1_N00344 b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx152         
+  FINALDATA.RCA4BIT.FADDER1.Mx152(d=FINALDATA_RCA4BIT_N00106
+  g=FINALDATA_RCA4BIT_N00065 s=FINALDATA_RCA4BIT_FADDER1_N00347 b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx107         
+  FINALDATA.RCA4BIT.FADDER1.Mx107(d=FINALDATA_RCA4BIT_FADDER1_N00292
+  g=FINALDATA_RCA4BIT_N00318 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_M10         
+  FINALDATA.RCA4BIT.FADDER1.M10(d=FINALDATA_RCA4BIT_FADDER1_N00414
+  g=FINALDATA_Q2 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_Mx106         
+  FINALDATA.RCA4BIT.FADDER1.Mx106(d=FINALDATA_RCA4BIT_FADDER1_N00292
+  g=FINALDATA_Q2 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx109         
+  FINALDATA.RCA4BIT.FADDER1.Mx109(d=FINALDATA_RCA4BIT_FADDER1_N00292
+  g=FINALDATA_RCA4BIT_N00065 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx108         
+  FINALDATA.RCA4BIT.FADDER1.Mx108(d=FINALDATA_RCA4BIT_N00106
+  g=FINALDATA_RCA4BIT_N00110 s=FINALDATA_RCA4BIT_FADDER1_N00292 b=VDD )
M_FINALDATA_RCA4BIT_FADDER1_Mx33         
+  FINALDATA.RCA4BIT.FADDER1.Mx33(d=FINALDATA_RCA4BIT_N00106
+  g=FINALDATA_RCA4BIT_N00065 s=FINALDATA_RCA4BIT_FADDER1_N00358 b=0 )
M_FINALDATA_RCA4BIT_FADDER1_Mx153         
+  FINALDATA.RCA4BIT.FADDER1.Mx153(d=FINALDATA_RCA4BIT_FADDER1_N00344
+  g=FINALDATA_RCA4BIT_N00318 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.FADDER1.A=FINALDATA_Q2)
_    _(FINALDATA.RCA4BIT.FADDER1.B=FINALDATA_RCA4BIT_N00318)
_    _(FINALDATA.RCA4BIT.FADDER1.Co=FINALDATA_RCA4BIT_N00110)
_    _(FINALDATA.RCA4BIT.FADDER1.S=FINALDATA_RCA4BIT_N00106)
_    _(FINALDATA.RCA4BIT.FADDER1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.FADDER1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.FADDER1.Ci=FINALDATA_RCA4BIT_N00065)
_   FINALDATA.RCA4BIT.FADDER2(VDD=VDD GND=0 A=FINALDATA_RCA4BIT_N01475
+  Ci=FINALDATA_RCA4BIT_N00110 S=FINALDATA_S3 Co=FINALDATA_N00643
+  B=FINALDATA_RCA4BIT_N01385 )
M_FINALDATA_RCA4BIT_FADDER2_Mx101         
+  FINALDATA.RCA4BIT.FADDER2.Mx101(d=FINALDATA_N00643 g=FINALDATA_RCA4BIT_N00110
+  s=FINALDATA_RCA4BIT_FADDER2_N00178 b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx105         
+  FINALDATA.RCA4BIT.FADDER2.Mx105(d=FINALDATA_N00643 g=FINALDATA_RCA4BIT_N01475
+  s=FINALDATA_RCA4BIT_FADDER2_N00146 b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx102         
+  FINALDATA.RCA4BIT.FADDER2.Mx102(d=FINALDATA_RCA4BIT_FADDER2_N00178
+  g=FINALDATA_RCA4BIT_N01475 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_M7         
+  FINALDATA.RCA4BIT.FADDER2.M7(d=FINALDATA_S3 g=FINALDATA_N00643
+  s=FINALDATA_RCA4BIT_FADDER2_N00414 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_Mx104         
+  FINALDATA.RCA4BIT.FADDER2.Mx104(d=FINALDATA_RCA4BIT_FADDER2_N00146
+  g=FINALDATA_RCA4BIT_N01385 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx103         
+  FINALDATA.RCA4BIT.FADDER2.Mx103(d=FINALDATA_RCA4BIT_FADDER2_N00178
+  g=FINALDATA_RCA4BIT_N01385 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_M5         
+  FINALDATA.RCA4BIT.FADDER2.M5(d=FINALDATA_N00643 g=FINALDATA_RCA4BIT_N01475
+  s=FINALDATA_RCA4BIT_FADDER2_N00153 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_M3         
+  FINALDATA.RCA4BIT.FADDER2.M3(d=FINALDATA_N00643 g=FINALDATA_RCA4BIT_N00110
+  s=FINALDATA_RCA4BIT_FADDER2_N00202 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_M2         
+  FINALDATA.RCA4BIT.FADDER2.M2(d=FINALDATA_RCA4BIT_FADDER2_N00202
+  g=FINALDATA_RCA4BIT_N01475 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_M6         
+  FINALDATA.RCA4BIT.FADDER2.M6(d=FINALDATA_RCA4BIT_FADDER2_N00153
+  g=FINALDATA_RCA4BIT_N01385 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_M4         
+  FINALDATA.RCA4BIT.FADDER2.M4(d=FINALDATA_RCA4BIT_FADDER2_N00202
+  g=FINALDATA_RCA4BIT_N01385 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_M8         
+  FINALDATA.RCA4BIT.FADDER2.M8(d=FINALDATA_RCA4BIT_FADDER2_N00414
+  g=FINALDATA_RCA4BIT_N01385 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_M9         
+  FINALDATA.RCA4BIT.FADDER2.M9(d=FINALDATA_RCA4BIT_FADDER2_N00414
+  g=FINALDATA_RCA4BIT_N00110 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_Mx32         
+  FINALDATA.RCA4BIT.FADDER2.Mx32(d=FINALDATA_RCA4BIT_FADDER2_N00361
+  g=FINALDATA_RCA4BIT_N01385 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_Mx31         
+  FINALDATA.RCA4BIT.FADDER2.Mx31(d=FINALDATA_RCA4BIT_FADDER2_N00358
+  g=FINALDATA_RCA4BIT_N01475 s=FINALDATA_RCA4BIT_FADDER2_N00361 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_Mx151         
+  FINALDATA.RCA4BIT.FADDER2.Mx151(d=FINALDATA_RCA4BIT_FADDER2_N00347
+  g=FINALDATA_RCA4BIT_N01475 s=FINALDATA_RCA4BIT_FADDER2_N00344 b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx152         
+  FINALDATA.RCA4BIT.FADDER2.Mx152(d=FINALDATA_S3 g=FINALDATA_RCA4BIT_N00110
+  s=FINALDATA_RCA4BIT_FADDER2_N00347 b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx107         
+  FINALDATA.RCA4BIT.FADDER2.Mx107(d=FINALDATA_RCA4BIT_FADDER2_N00292
+  g=FINALDATA_RCA4BIT_N01385 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_M10         
+  FINALDATA.RCA4BIT.FADDER2.M10(d=FINALDATA_RCA4BIT_FADDER2_N00414
+  g=FINALDATA_RCA4BIT_N01475 s=0 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_Mx106         
+  FINALDATA.RCA4BIT.FADDER2.Mx106(d=FINALDATA_RCA4BIT_FADDER2_N00292
+  g=FINALDATA_RCA4BIT_N01475 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx109         
+  FINALDATA.RCA4BIT.FADDER2.Mx109(d=FINALDATA_RCA4BIT_FADDER2_N00292
+  g=FINALDATA_RCA4BIT_N00110 s=VDD b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx108         
+  FINALDATA.RCA4BIT.FADDER2.Mx108(d=FINALDATA_S3 g=FINALDATA_N00643
+  s=FINALDATA_RCA4BIT_FADDER2_N00292 b=VDD )
M_FINALDATA_RCA4BIT_FADDER2_Mx33         
+  FINALDATA.RCA4BIT.FADDER2.Mx33(d=FINALDATA_S3 g=FINALDATA_RCA4BIT_N00110
+  s=FINALDATA_RCA4BIT_FADDER2_N00358 b=0 )
M_FINALDATA_RCA4BIT_FADDER2_Mx153         
+  FINALDATA.RCA4BIT.FADDER2.Mx153(d=FINALDATA_RCA4BIT_FADDER2_N00344
+  g=FINALDATA_RCA4BIT_N01385 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.FADDER2.A=FINALDATA_RCA4BIT_N01475)
_    _(FINALDATA.RCA4BIT.FADDER2.B=FINALDATA_RCA4BIT_N01385)
_    _(FINALDATA.RCA4BIT.FADDER2.Co=FINALDATA_N00643)
_    _(FINALDATA.RCA4BIT.FADDER2.S=FINALDATA_S3)
_    _(FINALDATA.RCA4BIT.FADDER2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.FADDER2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.FADDER2.Ci=FINALDATA_RCA4BIT_N00110)
_   FINALDATA.RCA4BIT.XOR(VDD=VDD A=C Z=FINALDATA_RCA4BIT_N00254 B=OUT1 GND=0 )
_   FINALDATA.RCA4BIT.XOR.PG1(INP=FINALDATA_RCA4BIT_XOR_BBAR INN=OUT1 VDD=VDD
+  GND=0 DIN=C DOUT=FINALDATA_RCA4BIT_XOR_N00150 )
M_FINALDATA_RCA4BIT_XOR_PG1_M2         
+  FINALDATA.RCA4BIT.XOR.PG1.M2(d=FINALDATA_RCA4BIT_XOR_N00150
+  g=FINALDATA_RCA4BIT_XOR_BBAR s=C b=VDD )
M_FINALDATA_RCA4BIT_XOR_PG1_M1          FINALDATA.RCA4BIT.XOR.PG1.M1(d=C g=OUT1
+  s=FINALDATA_RCA4BIT_XOR_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR.PG1.INN=OUT1)
_    _(FINALDATA.RCA4BIT.XOR.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR.PG1.DOUT=FINALDATA_RCA4BIT_XOR_N00150)
_    _(FINALDATA.RCA4BIT.XOR.PG1.DIN=C)
_    _(FINALDATA.RCA4BIT.XOR.PG1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR.PG1.INP=FINALDATA_RCA4BIT_XOR_BBAR)
_   FINALDATA.RCA4BIT.XOR.NOT3(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_XOR_N00150
+  Z=FINALDATA_RCA4BIT_N00254 )
M_FINALDATA_RCA4BIT_XOR_NOT3_M2         
+  FINALDATA.RCA4BIT.XOR.NOT3.M2(d=FINALDATA_RCA4BIT_N00254
+  g=FINALDATA_RCA4BIT_XOR_N00150 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR_NOT3_M1         
+  FINALDATA.RCA4BIT.XOR.NOT3.M1(d=FINALDATA_RCA4BIT_N00254
+  g=FINALDATA_RCA4BIT_XOR_N00150 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.XOR.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR.NOT3.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR.NOT3.A=FINALDATA_RCA4BIT_XOR_N00150)
_    _(FINALDATA.RCA4BIT.XOR.NOT3.Z=FINALDATA_RCA4BIT_N00254)
_   FINALDATA.RCA4BIT.XOR.PG0(INP=OUT1 INN=FINALDATA_RCA4BIT_XOR_BBAR VDD=VDD
+  GND=0 DIN=FINALDATA_RCA4BIT_XOR_N00591 DOUT=FINALDATA_RCA4BIT_XOR_N00150 )
M_FINALDATA_RCA4BIT_XOR_PG0_M2         
+  FINALDATA.RCA4BIT.XOR.PG0.M2(d=FINALDATA_RCA4BIT_XOR_N00150 g=OUT1
+  s=FINALDATA_RCA4BIT_XOR_N00591 b=VDD )
M_FINALDATA_RCA4BIT_XOR_PG0_M1         
+  FINALDATA.RCA4BIT.XOR.PG0.M1(d=FINALDATA_RCA4BIT_XOR_N00591
+  g=FINALDATA_RCA4BIT_XOR_BBAR s=FINALDATA_RCA4BIT_XOR_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR.PG0.INN=FINALDATA_RCA4BIT_XOR_BBAR)
_    _(FINALDATA.RCA4BIT.XOR.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR.PG0.DOUT=FINALDATA_RCA4BIT_XOR_N00150)
_    _(FINALDATA.RCA4BIT.XOR.PG0.DIN=FINALDATA_RCA4BIT_XOR_N00591)
_    _(FINALDATA.RCA4BIT.XOR.PG0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR.PG0.INP=OUT1)
_   FINALDATA.RCA4BIT.XOR.NOT2(GND=0 VDD=VDD A=OUT1
+  Z=FINALDATA_RCA4BIT_XOR_BBAR )
M_FINALDATA_RCA4BIT_XOR_NOT2_M2         
+  FINALDATA.RCA4BIT.XOR.NOT2.M2(d=FINALDATA_RCA4BIT_XOR_BBAR g=OUT1 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR_NOT2_M1         
+  FINALDATA.RCA4BIT.XOR.NOT2.M1(d=FINALDATA_RCA4BIT_XOR_BBAR g=OUT1 s=VDD b=VDD
+  )
_    _(FINALDATA.RCA4BIT.XOR.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR.NOT2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR.NOT2.Z=FINALDATA_RCA4BIT_XOR_BBAR)
_    _(FINALDATA.RCA4BIT.XOR.NOT2.A=OUT1)
_   FINALDATA.RCA4BIT.XOR.NOT0(GND=0 VDD=VDD A=C Z=FINALDATA_RCA4BIT_XOR_N00591
+  )
M_FINALDATA_RCA4BIT_XOR_NOT0_M2         
+  FINALDATA.RCA4BIT.XOR.NOT0.M2(d=FINALDATA_RCA4BIT_XOR_N00591 g=C s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR_NOT0_M1         
+  FINALDATA.RCA4BIT.XOR.NOT0.M1(d=FINALDATA_RCA4BIT_XOR_N00591 g=C s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.XOR.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR.NOT0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR.NOT0.Z=FINALDATA_RCA4BIT_XOR_N00591)
_    _(FINALDATA.RCA4BIT.XOR.NOT0.A=C)
_    _(FINALDATA.RCA4BIT.XOR.Z=FINALDATA_RCA4BIT_N00254)
_    _(FINALDATA.RCA4BIT.XOR.B=OUT1)
_    _(FINALDATA.RCA4BIT.XOR.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR.A=C)
_    _(FINALDATA.RCA4BIT.XOR.BBAR=FINALDATA_RCA4BIT_XOR_BBAR)
_   FINALDATA.RCA4BIT.XOR0(VDD=VDD A=C Z=FINALDATA_RCA4BIT_N00318 B=OUT3 GND=0
+  )
_   FINALDATA.RCA4BIT.XOR0.PG1(INP=FINALDATA_RCA4BIT_XOR0_BBAR INN=OUT3 VDD=VDD
+  GND=0 DIN=C DOUT=FINALDATA_RCA4BIT_XOR0_N00150 )
M_FINALDATA_RCA4BIT_XOR0_PG1_M2         
+  FINALDATA.RCA4BIT.XOR0.PG1.M2(d=FINALDATA_RCA4BIT_XOR0_N00150
+  g=FINALDATA_RCA4BIT_XOR0_BBAR s=C b=VDD )
M_FINALDATA_RCA4BIT_XOR0_PG1_M1          FINALDATA.RCA4BIT.XOR0.PG1.M1(d=C
+  g=OUT3 s=FINALDATA_RCA4BIT_XOR0_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR0.PG1.INN=OUT3)
_    _(FINALDATA.RCA4BIT.XOR0.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR0.PG1.DOUT=FINALDATA_RCA4BIT_XOR0_N00150)
_    _(FINALDATA.RCA4BIT.XOR0.PG1.DIN=C)
_    _(FINALDATA.RCA4BIT.XOR0.PG1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR0.PG1.INP=FINALDATA_RCA4BIT_XOR0_BBAR)
_   FINALDATA.RCA4BIT.XOR0.NOT3(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_XOR0_N00150
+  Z=FINALDATA_RCA4BIT_N00318 )
M_FINALDATA_RCA4BIT_XOR0_NOT3_M2         
+  FINALDATA.RCA4BIT.XOR0.NOT3.M2(d=FINALDATA_RCA4BIT_N00318
+  g=FINALDATA_RCA4BIT_XOR0_N00150 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR0_NOT3_M1         
+  FINALDATA.RCA4BIT.XOR0.NOT3.M1(d=FINALDATA_RCA4BIT_N00318
+  g=FINALDATA_RCA4BIT_XOR0_N00150 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.XOR0.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR0.NOT3.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR0.NOT3.A=FINALDATA_RCA4BIT_XOR0_N00150)
_    _(FINALDATA.RCA4BIT.XOR0.NOT3.Z=FINALDATA_RCA4BIT_N00318)
_   FINALDATA.RCA4BIT.XOR0.PG0(INP=OUT3 INN=FINALDATA_RCA4BIT_XOR0_BBAR VDD=VDD
+  GND=0 DIN=FINALDATA_RCA4BIT_XOR0_N00591 DOUT=FINALDATA_RCA4BIT_XOR0_N00150 )
M_FINALDATA_RCA4BIT_XOR0_PG0_M2         
+  FINALDATA.RCA4BIT.XOR0.PG0.M2(d=FINALDATA_RCA4BIT_XOR0_N00150 g=OUT3
+  s=FINALDATA_RCA4BIT_XOR0_N00591 b=VDD )
M_FINALDATA_RCA4BIT_XOR0_PG0_M1         
+  FINALDATA.RCA4BIT.XOR0.PG0.M1(d=FINALDATA_RCA4BIT_XOR0_N00591
+  g=FINALDATA_RCA4BIT_XOR0_BBAR s=FINALDATA_RCA4BIT_XOR0_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR0.PG0.INN=FINALDATA_RCA4BIT_XOR0_BBAR)
_    _(FINALDATA.RCA4BIT.XOR0.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR0.PG0.DOUT=FINALDATA_RCA4BIT_XOR0_N00150)
_    _(FINALDATA.RCA4BIT.XOR0.PG0.DIN=FINALDATA_RCA4BIT_XOR0_N00591)
_    _(FINALDATA.RCA4BIT.XOR0.PG0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR0.PG0.INP=OUT3)
_   FINALDATA.RCA4BIT.XOR0.NOT2(GND=0 VDD=VDD A=OUT3
+  Z=FINALDATA_RCA4BIT_XOR0_BBAR )
M_FINALDATA_RCA4BIT_XOR0_NOT2_M2         
+  FINALDATA.RCA4BIT.XOR0.NOT2.M2(d=FINALDATA_RCA4BIT_XOR0_BBAR g=OUT3 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR0_NOT2_M1         
+  FINALDATA.RCA4BIT.XOR0.NOT2.M1(d=FINALDATA_RCA4BIT_XOR0_BBAR g=OUT3 s=VDD
+  b=VDD )
_    _(FINALDATA.RCA4BIT.XOR0.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR0.NOT2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR0.NOT2.Z=FINALDATA_RCA4BIT_XOR0_BBAR)
_    _(FINALDATA.RCA4BIT.XOR0.NOT2.A=OUT3)
_   FINALDATA.RCA4BIT.XOR0.NOT0(GND=0 VDD=VDD A=C
+  Z=FINALDATA_RCA4BIT_XOR0_N00591 )
M_FINALDATA_RCA4BIT_XOR0_NOT0_M2         
+  FINALDATA.RCA4BIT.XOR0.NOT0.M2(d=FINALDATA_RCA4BIT_XOR0_N00591 g=C s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR0_NOT0_M1         
+  FINALDATA.RCA4BIT.XOR0.NOT0.M1(d=FINALDATA_RCA4BIT_XOR0_N00591 g=C s=VDD b=VDD
+  )
_    _(FINALDATA.RCA4BIT.XOR0.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR0.NOT0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR0.NOT0.Z=FINALDATA_RCA4BIT_XOR0_N00591)
_    _(FINALDATA.RCA4BIT.XOR0.NOT0.A=C)
_    _(FINALDATA.RCA4BIT.XOR0.Z=FINALDATA_RCA4BIT_N00318)
_    _(FINALDATA.RCA4BIT.XOR0.B=OUT3)
_    _(FINALDATA.RCA4BIT.XOR0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR0.A=C)
_    _(FINALDATA.RCA4BIT.XOR0.BBAR=FINALDATA_RCA4BIT_XOR0_BBAR)
_   FINALDATA.RCA4BIT.XOR2(VDD=VDD A=C Z=FINALDATA_RCA4BIT_N00424 B=OUT4 GND=0
+  )
_   FINALDATA.RCA4BIT.XOR2.PG1(INP=FINALDATA_RCA4BIT_XOR2_BBAR INN=OUT4 VDD=VDD
+  GND=0 DIN=C DOUT=FINALDATA_RCA4BIT_XOR2_N00150 )
M_FINALDATA_RCA4BIT_XOR2_PG1_M2         
+  FINALDATA.RCA4BIT.XOR2.PG1.M2(d=FINALDATA_RCA4BIT_XOR2_N00150
+  g=FINALDATA_RCA4BIT_XOR2_BBAR s=C b=VDD )
M_FINALDATA_RCA4BIT_XOR2_PG1_M1          FINALDATA.RCA4BIT.XOR2.PG1.M1(d=C
+  g=OUT4 s=FINALDATA_RCA4BIT_XOR2_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR2.PG1.INN=OUT4)
_    _(FINALDATA.RCA4BIT.XOR2.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR2.PG1.DOUT=FINALDATA_RCA4BIT_XOR2_N00150)
_    _(FINALDATA.RCA4BIT.XOR2.PG1.DIN=C)
_    _(FINALDATA.RCA4BIT.XOR2.PG1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR2.PG1.INP=FINALDATA_RCA4BIT_XOR2_BBAR)
_   FINALDATA.RCA4BIT.XOR2.NOT3(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_XOR2_N00150
+  Z=FINALDATA_RCA4BIT_N00424 )
M_FINALDATA_RCA4BIT_XOR2_NOT3_M2         
+  FINALDATA.RCA4BIT.XOR2.NOT3.M2(d=FINALDATA_RCA4BIT_N00424
+  g=FINALDATA_RCA4BIT_XOR2_N00150 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR2_NOT3_M1         
+  FINALDATA.RCA4BIT.XOR2.NOT3.M1(d=FINALDATA_RCA4BIT_N00424
+  g=FINALDATA_RCA4BIT_XOR2_N00150 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.XOR2.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR2.NOT3.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR2.NOT3.A=FINALDATA_RCA4BIT_XOR2_N00150)
_    _(FINALDATA.RCA4BIT.XOR2.NOT3.Z=FINALDATA_RCA4BIT_N00424)
_   FINALDATA.RCA4BIT.XOR2.PG0(INP=OUT4 INN=FINALDATA_RCA4BIT_XOR2_BBAR VDD=VDD
+  GND=0 DIN=FINALDATA_RCA4BIT_XOR2_N00591 DOUT=FINALDATA_RCA4BIT_XOR2_N00150 )
M_FINALDATA_RCA4BIT_XOR2_PG0_M2         
+  FINALDATA.RCA4BIT.XOR2.PG0.M2(d=FINALDATA_RCA4BIT_XOR2_N00150 g=OUT4
+  s=FINALDATA_RCA4BIT_XOR2_N00591 b=VDD )
M_FINALDATA_RCA4BIT_XOR2_PG0_M1         
+  FINALDATA.RCA4BIT.XOR2.PG0.M1(d=FINALDATA_RCA4BIT_XOR2_N00591
+  g=FINALDATA_RCA4BIT_XOR2_BBAR s=FINALDATA_RCA4BIT_XOR2_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR2.PG0.INN=FINALDATA_RCA4BIT_XOR2_BBAR)
_    _(FINALDATA.RCA4BIT.XOR2.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR2.PG0.DOUT=FINALDATA_RCA4BIT_XOR2_N00150)
_    _(FINALDATA.RCA4BIT.XOR2.PG0.DIN=FINALDATA_RCA4BIT_XOR2_N00591)
_    _(FINALDATA.RCA4BIT.XOR2.PG0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR2.PG0.INP=OUT4)
_   FINALDATA.RCA4BIT.XOR2.NOT2(GND=0 VDD=VDD A=OUT4
+  Z=FINALDATA_RCA4BIT_XOR2_BBAR )
M_FINALDATA_RCA4BIT_XOR2_NOT2_M2         
+  FINALDATA.RCA4BIT.XOR2.NOT2.M2(d=FINALDATA_RCA4BIT_XOR2_BBAR g=OUT4 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR2_NOT2_M1         
+  FINALDATA.RCA4BIT.XOR2.NOT2.M1(d=FINALDATA_RCA4BIT_XOR2_BBAR g=OUT4 s=VDD
+  b=VDD )
_    _(FINALDATA.RCA4BIT.XOR2.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR2.NOT2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR2.NOT2.Z=FINALDATA_RCA4BIT_XOR2_BBAR)
_    _(FINALDATA.RCA4BIT.XOR2.NOT2.A=OUT4)
_   FINALDATA.RCA4BIT.XOR2.NOT0(GND=0 VDD=VDD A=C
+  Z=FINALDATA_RCA4BIT_XOR2_N00591 )
M_FINALDATA_RCA4BIT_XOR2_NOT0_M2         
+  FINALDATA.RCA4BIT.XOR2.NOT0.M2(d=FINALDATA_RCA4BIT_XOR2_N00591 g=C s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR2_NOT0_M1         
+  FINALDATA.RCA4BIT.XOR2.NOT0.M1(d=FINALDATA_RCA4BIT_XOR2_N00591 g=C s=VDD b=VDD
+  )
_    _(FINALDATA.RCA4BIT.XOR2.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR2.NOT0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR2.NOT0.Z=FINALDATA_RCA4BIT_XOR2_N00591)
_    _(FINALDATA.RCA4BIT.XOR2.NOT0.A=C)
_    _(FINALDATA.RCA4BIT.XOR2.Z=FINALDATA_RCA4BIT_N00424)
_    _(FINALDATA.RCA4BIT.XOR2.B=OUT4)
_    _(FINALDATA.RCA4BIT.XOR2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR2.A=C)
_    _(FINALDATA.RCA4BIT.XOR2.BBAR=FINALDATA_RCA4BIT_XOR2_BBAR)
_   FINALDATA.RCA4BIT.XOR1(VDD=VDD A=C Z=FINALDATA_RCA4BIT_N00654 B=OUT2 GND=0
+  )
_   FINALDATA.RCA4BIT.XOR1.PG1(INP=FINALDATA_RCA4BIT_XOR1_BBAR INN=OUT2 VDD=VDD
+  GND=0 DIN=C DOUT=FINALDATA_RCA4BIT_XOR1_N00150 )
M_FINALDATA_RCA4BIT_XOR1_PG1_M2         
+  FINALDATA.RCA4BIT.XOR1.PG1.M2(d=FINALDATA_RCA4BIT_XOR1_N00150
+  g=FINALDATA_RCA4BIT_XOR1_BBAR s=C b=VDD )
M_FINALDATA_RCA4BIT_XOR1_PG1_M1          FINALDATA.RCA4BIT.XOR1.PG1.M1(d=C
+  g=OUT2 s=FINALDATA_RCA4BIT_XOR1_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR1.PG1.INN=OUT2)
_    _(FINALDATA.RCA4BIT.XOR1.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR1.PG1.DOUT=FINALDATA_RCA4BIT_XOR1_N00150)
_    _(FINALDATA.RCA4BIT.XOR1.PG1.DIN=C)
_    _(FINALDATA.RCA4BIT.XOR1.PG1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR1.PG1.INP=FINALDATA_RCA4BIT_XOR1_BBAR)
_   FINALDATA.RCA4BIT.XOR1.NOT3(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_XOR1_N00150
+  Z=FINALDATA_RCA4BIT_N00654 )
M_FINALDATA_RCA4BIT_XOR1_NOT3_M2         
+  FINALDATA.RCA4BIT.XOR1.NOT3.M2(d=FINALDATA_RCA4BIT_N00654
+  g=FINALDATA_RCA4BIT_XOR1_N00150 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR1_NOT3_M1         
+  FINALDATA.RCA4BIT.XOR1.NOT3.M1(d=FINALDATA_RCA4BIT_N00654
+  g=FINALDATA_RCA4BIT_XOR1_N00150 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.XOR1.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR1.NOT3.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR1.NOT3.A=FINALDATA_RCA4BIT_XOR1_N00150)
_    _(FINALDATA.RCA4BIT.XOR1.NOT3.Z=FINALDATA_RCA4BIT_N00654)
_   FINALDATA.RCA4BIT.XOR1.PG0(INP=OUT2 INN=FINALDATA_RCA4BIT_XOR1_BBAR VDD=VDD
+  GND=0 DIN=FINALDATA_RCA4BIT_XOR1_N00591 DOUT=FINALDATA_RCA4BIT_XOR1_N00150 )
M_FINALDATA_RCA4BIT_XOR1_PG0_M2         
+  FINALDATA.RCA4BIT.XOR1.PG0.M2(d=FINALDATA_RCA4BIT_XOR1_N00150 g=OUT2
+  s=FINALDATA_RCA4BIT_XOR1_N00591 b=VDD )
M_FINALDATA_RCA4BIT_XOR1_PG0_M1         
+  FINALDATA.RCA4BIT.XOR1.PG0.M1(d=FINALDATA_RCA4BIT_XOR1_N00591
+  g=FINALDATA_RCA4BIT_XOR1_BBAR s=FINALDATA_RCA4BIT_XOR1_N00150 b=0 )
_    _(FINALDATA.RCA4BIT.XOR1.PG0.INN=FINALDATA_RCA4BIT_XOR1_BBAR)
_    _(FINALDATA.RCA4BIT.XOR1.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR1.PG0.DOUT=FINALDATA_RCA4BIT_XOR1_N00150)
_    _(FINALDATA.RCA4BIT.XOR1.PG0.DIN=FINALDATA_RCA4BIT_XOR1_N00591)
_    _(FINALDATA.RCA4BIT.XOR1.PG0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR1.PG0.INP=OUT2)
_   FINALDATA.RCA4BIT.XOR1.NOT2(GND=0 VDD=VDD A=OUT2
+  Z=FINALDATA_RCA4BIT_XOR1_BBAR )
M_FINALDATA_RCA4BIT_XOR1_NOT2_M2         
+  FINALDATA.RCA4BIT.XOR1.NOT2.M2(d=FINALDATA_RCA4BIT_XOR1_BBAR g=OUT2 s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR1_NOT2_M1         
+  FINALDATA.RCA4BIT.XOR1.NOT2.M1(d=FINALDATA_RCA4BIT_XOR1_BBAR g=OUT2 s=VDD
+  b=VDD )
_    _(FINALDATA.RCA4BIT.XOR1.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR1.NOT2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR1.NOT2.Z=FINALDATA_RCA4BIT_XOR1_BBAR)
_    _(FINALDATA.RCA4BIT.XOR1.NOT2.A=OUT2)
_   FINALDATA.RCA4BIT.XOR1.NOT0(GND=0 VDD=VDD A=C
+  Z=FINALDATA_RCA4BIT_XOR1_N00591 )
M_FINALDATA_RCA4BIT_XOR1_NOT0_M2         
+  FINALDATA.RCA4BIT.XOR1.NOT0.M2(d=FINALDATA_RCA4BIT_XOR1_N00591 g=C s=0 b=0 )
M_FINALDATA_RCA4BIT_XOR1_NOT0_M1         
+  FINALDATA.RCA4BIT.XOR1.NOT0.M1(d=FINALDATA_RCA4BIT_XOR1_N00591 g=C s=VDD b=VDD
+  )
_    _(FINALDATA.RCA4BIT.XOR1.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR1.NOT0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR1.NOT0.Z=FINALDATA_RCA4BIT_XOR1_N00591)
_    _(FINALDATA.RCA4BIT.XOR1.NOT0.A=C)
_    _(FINALDATA.RCA4BIT.XOR1.Z=FINALDATA_RCA4BIT_N00654)
_    _(FINALDATA.RCA4BIT.XOR1.B=OUT2)
_    _(FINALDATA.RCA4BIT.XOR1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.XOR1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.XOR1.A=C)
_    _(FINALDATA.RCA4BIT.XOR1.BBAR=FINALDATA_RCA4BIT_XOR1_BBAR)
_   FINALDATA.RCA4BIT.NOT(GND=0 VDD=VDD A=FINALDATA_Q1
+  Z=FINALDATA_RCA4BIT_N01597 )
M_FINALDATA_RCA4BIT_NOT_M2         
+  FINALDATA.RCA4BIT.NOT.M2(d=FINALDATA_RCA4BIT_N01597 g=FINALDATA_Q1 s=0 b=0 )
M_FINALDATA_RCA4BIT_NOT_M1         
+  FINALDATA.RCA4BIT.NOT.M1(d=FINALDATA_RCA4BIT_N01597 g=FINALDATA_Q1 s=VDD b=VDD
+  )
_    _(FINALDATA.RCA4BIT.NOT.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.NOT.VDD=VDD)
_    _(FINALDATA.RCA4BIT.NOT.Z=FINALDATA_RCA4BIT_N01597)
_    _(FINALDATA.RCA4BIT.NOT.A=FINALDATA_Q1)
_   FINALDATA.RCA4BIT.NOT0(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_N00654
+  Z=FINALDATA_RCA4BIT_N01487 )
M_FINALDATA_RCA4BIT_NOT0_M2         
+  FINALDATA.RCA4BIT.NOT0.M2(d=FINALDATA_RCA4BIT_N01487
+  g=FINALDATA_RCA4BIT_N00654 s=0 b=0 )
M_FINALDATA_RCA4BIT_NOT0_M1         
+  FINALDATA.RCA4BIT.NOT0.M1(d=FINALDATA_RCA4BIT_N01487
+  g=FINALDATA_RCA4BIT_N00654 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.NOT0.VDD=VDD)
_    _(FINALDATA.RCA4BIT.NOT0.Z=FINALDATA_RCA4BIT_N01487)
_    _(FINALDATA.RCA4BIT.NOT0.A=FINALDATA_RCA4BIT_N00654)
_   FINALDATA.RCA4BIT.NOT1(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_N00424
+  Z=FINALDATA_RCA4BIT_N01385 )
M_FINALDATA_RCA4BIT_NOT1_M2         
+  FINALDATA.RCA4BIT.NOT1.M2(d=FINALDATA_RCA4BIT_N01385
+  g=FINALDATA_RCA4BIT_N00424 s=0 b=0 )
M_FINALDATA_RCA4BIT_NOT1_M1         
+  FINALDATA.RCA4BIT.NOT1.M1(d=FINALDATA_RCA4BIT_N01385
+  g=FINALDATA_RCA4BIT_N00424 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.NOT1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.NOT1.Z=FINALDATA_RCA4BIT_N01385)
_    _(FINALDATA.RCA4BIT.NOT1.A=FINALDATA_RCA4BIT_N00424)
_   FINALDATA.RCA4BIT.NOT2(GND=0 VDD=VDD A=FINALDATA_Q3
+  Z=FINALDATA_RCA4BIT_N01475 )
M_FINALDATA_RCA4BIT_NOT2_M2         
+  FINALDATA.RCA4BIT.NOT2.M2(d=FINALDATA_RCA4BIT_N01475 g=FINALDATA_Q3 s=0 b=0 )
M_FINALDATA_RCA4BIT_NOT2_M1         
+  FINALDATA.RCA4BIT.NOT2.M1(d=FINALDATA_RCA4BIT_N01475 g=FINALDATA_Q3 s=VDD
+  b=VDD )
_    _(FINALDATA.RCA4BIT.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.NOT2.VDD=VDD)
_    _(FINALDATA.RCA4BIT.NOT2.Z=FINALDATA_RCA4BIT_N01475)
_    _(FINALDATA.RCA4BIT.NOT2.A=FINALDATA_Q3)
_   FINALDATA.RCA4BIT.NOTT(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_N00014
+  Z=FINALDATA_S0 )
M_FINALDATA_RCA4BIT_NOTT_M2          FINALDATA.RCA4BIT.NOTT.M2(d=FINALDATA_S0
+  g=FINALDATA_RCA4BIT_N00014 s=0 b=0 )
M_FINALDATA_RCA4BIT_NOTT_M1          FINALDATA.RCA4BIT.NOTT.M1(d=FINALDATA_S0
+  g=FINALDATA_RCA4BIT_N00014 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.NOTT.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.NOTT.VDD=VDD)
_    _(FINALDATA.RCA4BIT.NOTT.A=FINALDATA_RCA4BIT_N00014)
_    _(FINALDATA.RCA4BIT.NOTT.Z=FINALDATA_S0)
_   FINALDATA.RCA4BIT.NOTT1(GND=0 VDD=VDD A=FINALDATA_RCA4BIT_N00106
+  Z=FINALDATA_S2 )
M_FINALDATA_RCA4BIT_NOTT1_M2          FINALDATA.RCA4BIT.NOTT1.M2(d=FINALDATA_S2
+  g=FINALDATA_RCA4BIT_N00106 s=0 b=0 )
M_FINALDATA_RCA4BIT_NOTT1_M1          FINALDATA.RCA4BIT.NOTT1.M1(d=FINALDATA_S2
+  g=FINALDATA_RCA4BIT_N00106 s=VDD b=VDD )
_    _(FINALDATA.RCA4BIT.NOTT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.NOTT1.VDD=VDD)
_    _(FINALDATA.RCA4BIT.NOTT1.A=FINALDATA_RCA4BIT_N00106)
_    _(FINALDATA.RCA4BIT.NOTT1.Z=FINALDATA_S2)
_    _(FINALDATA.RCA4BIT.B2=OUT3)
_    _(FINALDATA.RCA4BIT.B0=OUT1)
_    _(FINALDATA.RCA4BIT.A2=FINALDATA_Q2)
_    _(FINALDATA.RCA4BIT.Ci0=C)
_    _(FINALDATA.RCA4BIT.B1=OUT2)
_    _(FINALDATA.RCA4BIT.B3=OUT4)
_    _(FINALDATA.RCA4BIT.A0=FINALDATA_Q0)
_    _(FINALDATA.RCA4BIT.A1=FINALDATA_Q1)
_    _(FINALDATA.RCA4BIT.Co3=FINALDATA_N00643)
_    _(FINALDATA.RCA4BIT.A3=FINALDATA_Q3)
_    _(FINALDATA.RCA4BIT.S2=FINALDATA_S2)
_    _(FINALDATA.RCA4BIT.S0=FINALDATA_S0)
_    _(FINALDATA.RCA4BIT.GND=0)
_    _(GND=0)
_    _(FINALDATA.RCA4BIT.VDD=VDD)
_    _(FINALDATA.RCA4BIT.S3=FINALDATA_S3)
_    _(FINALDATA.RCA4BIT.S1=FINALDATA_S1)
_   FINALDATA.SHIFTER4BIT(A0=FINALDATA_S0 ZO=FINALDATA_N00278 A2=FINALDATA_S2
+  Z2=FINALDATA_N00293 A1=FINALDATA_S1 Z1=FINALDATA_N00288 A3=FINALDATA_S3
+  Z3=FINALDATA_N00298 VDD=VDD SFT=0 GND=0 )
_   FINALDATA.SHIFTER4BIT.SHIFTER(VDD=VDD GND=0 L=FINALDATA_SHIFTER4BIT_SFTBAR
+  R=0 AiMINUS=VDD AiPLUS=FINALDATA_SHIFTER4BIT_A1BAR Ai=FINALDATA_S0
+  Zi=FINALDATA_N00278 AiBAR=FINALDATA_SHIFTER4BIT_N00032 )
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE(INP=FINALDATA_SHIFTER4BIT_SHIFTER_N00014
+  INN=FINALDATA_SHIFTER4BIT_SFTBAR VDD=VDD GND=0 DIN=FINALDATA_SHIFTER4BIT_A1BAR
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER_N00014 s=FINALDATA_SHIFTER4BIT_A1BAR b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.M1(d=FINALDATA_SHIFTER4BIT_A1BAR
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 b=0 )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.INN=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.DIN=FINALDATA_SHIFTER4BIT_A1BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE.INP=FINALDATA_SHIFTER4BIT_SHIFTER_N00014)
_   FINALDATA.SHIFTER4BIT.SHIFTER.NOT(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SFTBAR Z=FINALDATA_SHIFTER4BIT_SHIFTER_N00014 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT.Z=FINALDATA_SHIFTER4BIT_SHIFTER_N00014)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT.A=FINALDATA_SHIFTER4BIT_SFTBAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER.NOT0(GND=0 VDD=VDD A=0
+  Z=FINALDATA_SHIFTER4BIT_SHIFTER_N00074 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER_N00074
+  g=0 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT0.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER_N00074
+  g=0 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT0.Z=FINALDATA_SHIFTER4BIT_SHIFTER_N00074)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT0.A=0)
_    _(A=0)
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0(INP=FINALDATA_SHIFTER4BIT_SHIFTER_N00074
+  INN=0 VDD=VDD GND=0 DIN=VDD DOUT=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER_N00074 s=VDD b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER_PASSGATE0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.M1(d=VDD g=0
+  s=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 b=0 )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.INN=0)
_    _(INN=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.DIN=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.PASSGATE0.INP=FINALDATA_SHIFTER4BIT_SHIFTER_N00074)
_   FINALDATA.SHIFTER4BIT.SHIFTER.NOT1(GND=0 VDD=VDD A=FINALDATA_S0
+  Z=FINALDATA_SHIFTER4BIT_N00032 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT1_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT1.M2(d=FINALDATA_SHIFTER4BIT_N00032
+  g=FINALDATA_S0 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT1_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT1.M1(d=FINALDATA_SHIFTER4BIT_N00032
+  g=FINALDATA_S0 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT1.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT1.Z=FINALDATA_SHIFTER4BIT_N00032)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT1.A=FINALDATA_S0)
_   FINALDATA.SHIFTER4BIT.SHIFTER.NOT22(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 Z=FINALDATA_N00278 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT22_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT22.M2(d=FINALDATA_N00278
+  g=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER_NOT22_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER.NOT22.M1(d=FINALDATA_N00278
+  g=FINALDATA_SHIFTER4BIT_SHIFTER_N00282 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT22.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT22.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT22.A=FINALDATA_SHIFTER4BIT_SHIFTER_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.NOT22.Z=FINALDATA_N00278)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.AiMINUS=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.R=0)
_    _(R=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.L=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.AiPLUS=FINALDATA_SHIFTER4BIT_A1BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.Ai=FINALDATA_S0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.Zi=FINALDATA_N00278)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER.AiBAR=FINALDATA_SHIFTER4BIT_N00032)
_   FINALDATA.SHIFTER4BIT.NOT(GND=0 VDD=VDD A=0 Z=FINALDATA_SHIFTER4BIT_SFTBAR
+  )
M_FINALDATA_SHIFTER4BIT_NOT_M2         
+  FINALDATA.SHIFTER4BIT.NOT.M2(d=FINALDATA_SHIFTER4BIT_SFTBAR g=0 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_NOT_M1         
+  FINALDATA.SHIFTER4BIT.NOT.M1(d=FINALDATA_SHIFTER4BIT_SFTBAR g=0 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.NOT.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.NOT.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.NOT.A=0)
_    _(A=0)
_    _(FINALDATA.SHIFTER4BIT.NOT.Z=FINALDATA_SHIFTER4BIT_SFTBAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER0(VDD=VDD GND=0 L=FINALDATA_SHIFTER4BIT_SFTBAR
+  R=0 AiMINUS=FINALDATA_SHIFTER4BIT_N00032 AiPLUS=FINALDATA_SHIFTER4BIT_A2BAR
+  Ai=FINALDATA_S1 Zi=FINALDATA_N00288 AiBAR=FINALDATA_SHIFTER4BIT_A1BAR )
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE(INP=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014
+  INN=FINALDATA_SHIFTER4BIT_SFTBAR VDD=VDD GND=0 DIN=FINALDATA_SHIFTER4BIT_A2BAR
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014 s=FINALDATA_SHIFTER4BIT_A2BAR b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.M1(d=FINALDATA_SHIFTER4BIT_A2BAR
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 b=0 )
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.INN=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.DIN=FINALDATA_SHIFTER4BIT_A2BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE.INP=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014)
_   FINALDATA.SHIFTER4BIT.SHIFTER0.NOT(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SFTBAR Z=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT.Z=FINALDATA_SHIFTER4BIT_SHIFTER0_N00014)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT.A=FINALDATA_SHIFTER4BIT_SFTBAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0(GND=0 VDD=VDD A=0
+  Z=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074
+  g=0 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074
+  g=0 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0.Z=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT0.A=0)
_    _(A=0)
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0(INP=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074
+  INN=0 VDD=VDD GND=0 DIN=FINALDATA_SHIFTER4BIT_N00032
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074 s=FINALDATA_SHIFTER4BIT_N00032 b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_PASSGATE0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.M1(d=FINALDATA_SHIFTER4BIT_N00032 g=0
+  s=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 b=0 )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.INN=0)
_    _(INN=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.DIN=FINALDATA_SHIFTER4BIT_N00032)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.PASSGATE0.INP=FINALDATA_SHIFTER4BIT_SHIFTER0_N00074)
_   FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1(GND=0 VDD=VDD A=FINALDATA_S1
+  Z=FINALDATA_SHIFTER4BIT_A1BAR )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT1_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1.M2(d=FINALDATA_SHIFTER4BIT_A1BAR
+  g=FINALDATA_S1 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT1_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1.M1(d=FINALDATA_SHIFTER4BIT_A1BAR
+  g=FINALDATA_S1 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1.Z=FINALDATA_SHIFTER4BIT_A1BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT1.A=FINALDATA_S1)
_   FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 Z=FINALDATA_N00288 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT22_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22.M2(d=FINALDATA_N00288
+  g=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER0_NOT22_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22.M1(d=FINALDATA_N00288
+  g=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22.A=FINALDATA_SHIFTER4BIT_SHIFTER0_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.NOT22.Z=FINALDATA_N00288)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.AiMINUS=FINALDATA_SHIFTER4BIT_N00032)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.R=0)
_    _(R=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.L=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.AiPLUS=FINALDATA_SHIFTER4BIT_A2BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.Ai=FINALDATA_S1)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.Zi=FINALDATA_N00288)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER0.AiBAR=FINALDATA_SHIFTER4BIT_A1BAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER1(VDD=VDD GND=0 L=FINALDATA_SHIFTER4BIT_SFTBAR
+  R=0 AiMINUS=FINALDATA_SHIFTER4BIT_A1BAR AiPLUS=FINALDATA_SHIFTER4BIT_A3BAR
+  Ai=FINALDATA_S2 Zi=FINALDATA_N00293 AiBAR=FINALDATA_SHIFTER4BIT_A2BAR )
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE(INP=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014
+  INN=FINALDATA_SHIFTER4BIT_SFTBAR VDD=VDD GND=0 DIN=FINALDATA_SHIFTER4BIT_A3BAR
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014 s=FINALDATA_SHIFTER4BIT_A3BAR b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.M1(d=FINALDATA_SHIFTER4BIT_A3BAR
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 b=0 )
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.INN=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.DIN=FINALDATA_SHIFTER4BIT_A3BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE.INP=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014)
_   FINALDATA.SHIFTER4BIT.SHIFTER1.NOT(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SFTBAR Z=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT.Z=FINALDATA_SHIFTER4BIT_SHIFTER1_N00014)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT.A=FINALDATA_SHIFTER4BIT_SFTBAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0(GND=0 VDD=VDD A=0
+  Z=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074
+  g=0 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074
+  g=0 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0.Z=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT0.A=0)
_    _(A=0)
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0(INP=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074
+  INN=0 VDD=VDD GND=0 DIN=FINALDATA_SHIFTER4BIT_A1BAR
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074 s=FINALDATA_SHIFTER4BIT_A1BAR b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_PASSGATE0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.M1(d=FINALDATA_SHIFTER4BIT_A1BAR g=0
+  s=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 b=0 )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.INN=0)
_    _(INN=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.DIN=FINALDATA_SHIFTER4BIT_A1BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.PASSGATE0.INP=FINALDATA_SHIFTER4BIT_SHIFTER1_N00074)
_   FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1(GND=0 VDD=VDD A=FINALDATA_S2
+  Z=FINALDATA_SHIFTER4BIT_A2BAR )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT1_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1.M2(d=FINALDATA_SHIFTER4BIT_A2BAR
+  g=FINALDATA_S2 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT1_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1.M1(d=FINALDATA_SHIFTER4BIT_A2BAR
+  g=FINALDATA_S2 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1.Z=FINALDATA_SHIFTER4BIT_A2BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT1.A=FINALDATA_S2)
_   FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 Z=FINALDATA_N00293 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT22_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22.M2(d=FINALDATA_N00293
+  g=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER1_NOT22_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22.M1(d=FINALDATA_N00293
+  g=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22.A=FINALDATA_SHIFTER4BIT_SHIFTER1_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.NOT22.Z=FINALDATA_N00293)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.AiMINUS=FINALDATA_SHIFTER4BIT_A1BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.R=0)
_    _(R=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.L=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.AiPLUS=FINALDATA_SHIFTER4BIT_A3BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.Ai=FINALDATA_S2)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.Zi=FINALDATA_N00293)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER1.AiBAR=FINALDATA_SHIFTER4BIT_A2BAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER2(VDD=VDD GND=0 L=FINALDATA_SHIFTER4BIT_SFTBAR
+  R=0 AiMINUS=FINALDATA_SHIFTER4BIT_A2BAR AiPLUS=VDD Ai=FINALDATA_S3
+  Zi=FINALDATA_N00298 AiBAR=FINALDATA_SHIFTER4BIT_A3BAR )
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE(INP=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014
+  INN=FINALDATA_SHIFTER4BIT_SFTBAR VDD=VDD GND=0 DIN=VDD
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014 s=VDD b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.M1(d=VDD
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 b=0 )
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.INN=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.DIN=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE.INP=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014)
_   FINALDATA.SHIFTER4BIT.SHIFTER2.NOT(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SFTBAR Z=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014
+  g=FINALDATA_SHIFTER4BIT_SFTBAR s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT.Z=FINALDATA_SHIFTER4BIT_SHIFTER2_N00014)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT.A=FINALDATA_SHIFTER4BIT_SFTBAR)
_   FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0(GND=0 VDD=VDD A=0
+  Z=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074
+  g=0 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0.M1(d=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074
+  g=0 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0.Z=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT0.A=0)
_    _(A=0)
_  
+  FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0(INP=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074
+  INN=0 VDD=VDD GND=0 DIN=FINALDATA_SHIFTER4BIT_A2BAR
+  DOUT=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE0_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.M2(d=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282
+  g=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074 s=FINALDATA_SHIFTER4BIT_A2BAR b=VDD )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_PASSGATE0_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.M1(d=FINALDATA_SHIFTER4BIT_A2BAR g=0
+  s=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 b=0 )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.INN=0)
_    _(INN=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.DOUT=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.DIN=FINALDATA_SHIFTER4BIT_A2BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.PASSGATE0.INP=FINALDATA_SHIFTER4BIT_SHIFTER2_N00074)
_   FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1(GND=0 VDD=VDD A=FINALDATA_S3
+  Z=FINALDATA_SHIFTER4BIT_A3BAR )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT1_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1.M2(d=FINALDATA_SHIFTER4BIT_A3BAR
+  g=FINALDATA_S3 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT1_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1.M1(d=FINALDATA_SHIFTER4BIT_A3BAR
+  g=FINALDATA_S3 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1.Z=FINALDATA_SHIFTER4BIT_A3BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT1.A=FINALDATA_S3)
_   FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22(GND=0 VDD=VDD
+  A=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 Z=FINALDATA_N00298 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT22_M2         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22.M2(d=FINALDATA_N00298
+  g=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 s=0 b=0 )
M_FINALDATA_SHIFTER4BIT_SHIFTER2_NOT22_M1         
+  FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22.M1(d=FINALDATA_N00298
+  g=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282 s=VDD b=VDD )
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22.VDD=VDD)
_   
+  _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22.A=FINALDATA_SHIFTER4BIT_SHIFTER2_N00282)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.NOT22.Z=FINALDATA_N00298)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.AiMINUS=FINALDATA_SHIFTER4BIT_A2BAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.R=0)
_    _(R=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.L=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.AiPLUS=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.Ai=FINALDATA_S3)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.Zi=FINALDATA_N00298)
_    _(FINALDATA.SHIFTER4BIT.SHIFTER2.AiBAR=FINALDATA_SHIFTER4BIT_A3BAR)
_    _(FINALDATA.SHIFTER4BIT.Z1=FINALDATA_N00288)
_    _(FINALDATA.SHIFTER4BIT.Z2=FINALDATA_N00293)
_    _(FINALDATA.SHIFTER4BIT.Z3=FINALDATA_N00298)
_    _(FINALDATA.SHIFTER4BIT.ZO=FINALDATA_N00278)
_    _(FINALDATA.SHIFTER4BIT.SFTBAR=FINALDATA_SHIFTER4BIT_SFTBAR)
_    _(FINALDATA.SHIFTER4BIT.VDD=VDD)
_    _(FINALDATA.SHIFTER4BIT.A0=FINALDATA_S0)
_    _(FINALDATA.SHIFTER4BIT.SFT=0)
_    _(SFT=0)
_    _(FINALDATA.SHIFTER4BIT.GND=0)
_    _(GND=0)
_    _(FINALDATA.SHIFTER4BIT.A3BAR=FINALDATA_SHIFTER4BIT_A3BAR)
_    _(FINALDATA.SHIFTER4BIT.A3=FINALDATA_S3)
_    _(FINALDATA.SHIFTER4BIT.A2BAR=FINALDATA_SHIFTER4BIT_A2BAR)
_    _(FINALDATA.SHIFTER4BIT.A1BAR=FINALDATA_SHIFTER4BIT_A1BAR)
_    _(FINALDATA.SHIFTER4BIT.A1=FINALDATA_S1)
_    _(FINALDATA.SHIFTER4BIT.A2=FINALDATA_S2)
_   FINALDATA.MUX421(A0=FINALDATA_N00278 B0=FINALDATA_N00301
+  A1=FINALDATA_N00288 B1=FINALDATA_N00313 A2=FINALDATA_N00293
+  B2=FINALDATA_N00325 A3=FINALDATA_N00298 B3=FINALDATA_N00337 S=E VDD=VDD GND=0
+  Z3=FINALDATA_N00448 Z2=FINALDATA_N00443 Z1=FINALDATA_N00438
+  Z0=FINALDATA_N00433 )
_   FINALDATA.MUX421.MUX(VDD=VDD GND=0 B=FINALDATA_N00301 S=E
+  A=FINALDATA_N00278 Z=FINALDATA_N00433 )
_   FINALDATA.MUX421.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_N00278
+  Z=FINALDATA_MUX421_MUX_N00144 )
M_FINALDATA_MUX421_MUX_NOT1_M2         
+  FINALDATA.MUX421.MUX.NOT1.M2(d=FINALDATA_MUX421_MUX_N00144 g=FINALDATA_N00278
+  s=0 b=0 )
M_FINALDATA_MUX421_MUX_NOT1_M1         
+  FINALDATA.MUX421.MUX.NOT1.M1(d=FINALDATA_MUX421_MUX_N00144 g=FINALDATA_N00278
+  s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX.NOT1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.NOT1.Z=FINALDATA_MUX421_MUX_N00144)
_    _(FINALDATA.MUX421.MUX.NOT1.A=FINALDATA_N00278)
_   FINALDATA.MUX421.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_N00301
+  Z=FINALDATA_MUX421_MUX_N00147 )
M_FINALDATA_MUX421_MUX_NOT0_M2         
+  FINALDATA.MUX421.MUX.NOT0.M2(d=FINALDATA_MUX421_MUX_N00147 g=FINALDATA_N00301
+  s=0 b=0 )
M_FINALDATA_MUX421_MUX_NOT0_M1         
+  FINALDATA.MUX421.MUX.NOT0.M1(d=FINALDATA_MUX421_MUX_N00147 g=FINALDATA_N00301
+  s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX.NOT0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.NOT0.Z=FINALDATA_MUX421_MUX_N00147)
_    _(FINALDATA.MUX421.MUX.NOT0.A=FINALDATA_N00301)
_   FINALDATA.MUX421.MUX.NOT2(GND=0 VDD=VDD A=E Z=FINALDATA_MUX421_MUX_SBAR )
M_FINALDATA_MUX421_MUX_NOT2_M2         
+  FINALDATA.MUX421.MUX.NOT2.M2(d=FINALDATA_MUX421_MUX_SBAR g=E s=0 b=0 )
M_FINALDATA_MUX421_MUX_NOT2_M1         
+  FINALDATA.MUX421.MUX.NOT2.M1(d=FINALDATA_MUX421_MUX_SBAR g=E s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX.NOT2.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.NOT2.Z=FINALDATA_MUX421_MUX_SBAR)
_    _(FINALDATA.MUX421.MUX.NOT2.A=E)
_   FINALDATA.MUX421.MUX.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX421_MUX_N00150
+  Z=FINALDATA_N00433 )
M_FINALDATA_MUX421_MUX_NOT3_M2         
+  FINALDATA.MUX421.MUX.NOT3.M2(d=FINALDATA_N00433 g=FINALDATA_MUX421_MUX_N00150
+  s=0 b=0 )
M_FINALDATA_MUX421_MUX_NOT3_M1         
+  FINALDATA.MUX421.MUX.NOT3.M1(d=FINALDATA_N00433 g=FINALDATA_MUX421_MUX_N00150
+  s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX.NOT3.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.NOT3.A=FINALDATA_MUX421_MUX_N00150)
_    _(FINALDATA.MUX421.MUX.NOT3.Z=FINALDATA_N00433)
_   FINALDATA.MUX421.MUX.PG1(INP=FINALDATA_MUX421_MUX_SBAR INN=E VDD=VDD GND=0
+  DIN=FINALDATA_MUX421_MUX_N00144 DOUT=FINALDATA_MUX421_MUX_N00150 )
M_FINALDATA_MUX421_MUX_PG1_M2         
+  FINALDATA.MUX421.MUX.PG1.M2(d=FINALDATA_MUX421_MUX_N00150
+  g=FINALDATA_MUX421_MUX_SBAR s=FINALDATA_MUX421_MUX_N00144 b=VDD )
M_FINALDATA_MUX421_MUX_PG1_M1         
+  FINALDATA.MUX421.MUX.PG1.M1(d=FINALDATA_MUX421_MUX_N00144 g=E
+  s=FINALDATA_MUX421_MUX_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX.PG1.INN=E)
_    _(FINALDATA.MUX421.MUX.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX.PG1.DOUT=FINALDATA_MUX421_MUX_N00150)
_    _(FINALDATA.MUX421.MUX.PG1.DIN=FINALDATA_MUX421_MUX_N00144)
_    _(FINALDATA.MUX421.MUX.PG1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.PG1.INP=FINALDATA_MUX421_MUX_SBAR)
_   FINALDATA.MUX421.MUX.PG0(INP=E INN=FINALDATA_MUX421_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_MUX421_MUX_N00147 DOUT=FINALDATA_MUX421_MUX_N00150 )
M_FINALDATA_MUX421_MUX_PG0_M2         
+  FINALDATA.MUX421.MUX.PG0.M2(d=FINALDATA_MUX421_MUX_N00150 g=E
+  s=FINALDATA_MUX421_MUX_N00147 b=VDD )
M_FINALDATA_MUX421_MUX_PG0_M1         
+  FINALDATA.MUX421.MUX.PG0.M1(d=FINALDATA_MUX421_MUX_N00147
+  g=FINALDATA_MUX421_MUX_SBAR s=FINALDATA_MUX421_MUX_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX.PG0.INN=FINALDATA_MUX421_MUX_SBAR)
_    _(FINALDATA.MUX421.MUX.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX.PG0.DOUT=FINALDATA_MUX421_MUX_N00150)
_    _(FINALDATA.MUX421.MUX.PG0.DIN=FINALDATA_MUX421_MUX_N00147)
_    _(FINALDATA.MUX421.MUX.PG0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.PG0.INP=E)
_    _(FINALDATA.MUX421.MUX.A=FINALDATA_N00278)
_    _(FINALDATA.MUX421.MUX.B=FINALDATA_N00301)
_    _(FINALDATA.MUX421.MUX.Z=FINALDATA_N00433)
_    _(FINALDATA.MUX421.MUX.S=E)
_    _(FINALDATA.MUX421.MUX.SBAR=FINALDATA_MUX421_MUX_SBAR)
_    _(FINALDATA.MUX421.MUX.VDD=VDD)
_    _(FINALDATA.MUX421.MUX.GND=0)
_    _(GND=0)
_   FINALDATA.MUX421.MUX0(VDD=VDD GND=0 B=FINALDATA_N00313 S=E
+  A=FINALDATA_N00288 Z=FINALDATA_N00438 )
_   FINALDATA.MUX421.MUX0.NOT1(GND=0 VDD=VDD A=FINALDATA_N00288
+  Z=FINALDATA_MUX421_MUX0_N00144 )
M_FINALDATA_MUX421_MUX0_NOT1_M2         
+  FINALDATA.MUX421.MUX0.NOT1.M2(d=FINALDATA_MUX421_MUX0_N00144
+  g=FINALDATA_N00288 s=0 b=0 )
M_FINALDATA_MUX421_MUX0_NOT1_M1         
+  FINALDATA.MUX421.MUX0.NOT1.M1(d=FINALDATA_MUX421_MUX0_N00144
+  g=FINALDATA_N00288 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX0.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX0.NOT1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.NOT1.Z=FINALDATA_MUX421_MUX0_N00144)
_    _(FINALDATA.MUX421.MUX0.NOT1.A=FINALDATA_N00288)
_   FINALDATA.MUX421.MUX0.NOT0(GND=0 VDD=VDD A=FINALDATA_N00313
+  Z=FINALDATA_MUX421_MUX0_N00147 )
M_FINALDATA_MUX421_MUX0_NOT0_M2         
+  FINALDATA.MUX421.MUX0.NOT0.M2(d=FINALDATA_MUX421_MUX0_N00147
+  g=FINALDATA_N00313 s=0 b=0 )
M_FINALDATA_MUX421_MUX0_NOT0_M1         
+  FINALDATA.MUX421.MUX0.NOT0.M1(d=FINALDATA_MUX421_MUX0_N00147
+  g=FINALDATA_N00313 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX0.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX0.NOT0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.NOT0.Z=FINALDATA_MUX421_MUX0_N00147)
_    _(FINALDATA.MUX421.MUX0.NOT0.A=FINALDATA_N00313)
_   FINALDATA.MUX421.MUX0.NOT2(GND=0 VDD=VDD A=E Z=FINALDATA_MUX421_MUX0_SBAR )
M_FINALDATA_MUX421_MUX0_NOT2_M2         
+  FINALDATA.MUX421.MUX0.NOT2.M2(d=FINALDATA_MUX421_MUX0_SBAR g=E s=0 b=0 )
M_FINALDATA_MUX421_MUX0_NOT2_M1         
+  FINALDATA.MUX421.MUX0.NOT2.M1(d=FINALDATA_MUX421_MUX0_SBAR g=E s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX0.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX0.NOT2.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.NOT2.Z=FINALDATA_MUX421_MUX0_SBAR)
_    _(FINALDATA.MUX421.MUX0.NOT2.A=E)
_   FINALDATA.MUX421.MUX0.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX421_MUX0_N00150
+  Z=FINALDATA_N00438 )
M_FINALDATA_MUX421_MUX0_NOT3_M2         
+  FINALDATA.MUX421.MUX0.NOT3.M2(d=FINALDATA_N00438
+  g=FINALDATA_MUX421_MUX0_N00150 s=0 b=0 )
M_FINALDATA_MUX421_MUX0_NOT3_M1         
+  FINALDATA.MUX421.MUX0.NOT3.M1(d=FINALDATA_N00438
+  g=FINALDATA_MUX421_MUX0_N00150 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX0.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX0.NOT3.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.NOT3.A=FINALDATA_MUX421_MUX0_N00150)
_    _(FINALDATA.MUX421.MUX0.NOT3.Z=FINALDATA_N00438)
_   FINALDATA.MUX421.MUX0.PG1(INP=FINALDATA_MUX421_MUX0_SBAR INN=E VDD=VDD
+  GND=0 DIN=FINALDATA_MUX421_MUX0_N00144 DOUT=FINALDATA_MUX421_MUX0_N00150 )
M_FINALDATA_MUX421_MUX0_PG1_M2         
+  FINALDATA.MUX421.MUX0.PG1.M2(d=FINALDATA_MUX421_MUX0_N00150
+  g=FINALDATA_MUX421_MUX0_SBAR s=FINALDATA_MUX421_MUX0_N00144 b=VDD )
M_FINALDATA_MUX421_MUX0_PG1_M1         
+  FINALDATA.MUX421.MUX0.PG1.M1(d=FINALDATA_MUX421_MUX0_N00144 g=E
+  s=FINALDATA_MUX421_MUX0_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX0.PG1.INN=E)
_    _(FINALDATA.MUX421.MUX0.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX0.PG1.DOUT=FINALDATA_MUX421_MUX0_N00150)
_    _(FINALDATA.MUX421.MUX0.PG1.DIN=FINALDATA_MUX421_MUX0_N00144)
_    _(FINALDATA.MUX421.MUX0.PG1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.PG1.INP=FINALDATA_MUX421_MUX0_SBAR)
_   FINALDATA.MUX421.MUX0.PG0(INP=E INN=FINALDATA_MUX421_MUX0_SBAR VDD=VDD
+  GND=0 DIN=FINALDATA_MUX421_MUX0_N00147 DOUT=FINALDATA_MUX421_MUX0_N00150 )
M_FINALDATA_MUX421_MUX0_PG0_M2         
+  FINALDATA.MUX421.MUX0.PG0.M2(d=FINALDATA_MUX421_MUX0_N00150 g=E
+  s=FINALDATA_MUX421_MUX0_N00147 b=VDD )
M_FINALDATA_MUX421_MUX0_PG0_M1         
+  FINALDATA.MUX421.MUX0.PG0.M1(d=FINALDATA_MUX421_MUX0_N00147
+  g=FINALDATA_MUX421_MUX0_SBAR s=FINALDATA_MUX421_MUX0_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX0.PG0.INN=FINALDATA_MUX421_MUX0_SBAR)
_    _(FINALDATA.MUX421.MUX0.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX0.PG0.DOUT=FINALDATA_MUX421_MUX0_N00150)
_    _(FINALDATA.MUX421.MUX0.PG0.DIN=FINALDATA_MUX421_MUX0_N00147)
_    _(FINALDATA.MUX421.MUX0.PG0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.PG0.INP=E)
_    _(FINALDATA.MUX421.MUX0.A=FINALDATA_N00288)
_    _(FINALDATA.MUX421.MUX0.B=FINALDATA_N00313)
_    _(FINALDATA.MUX421.MUX0.Z=FINALDATA_N00438)
_    _(FINALDATA.MUX421.MUX0.S=E)
_    _(FINALDATA.MUX421.MUX0.SBAR=FINALDATA_MUX421_MUX0_SBAR)
_    _(FINALDATA.MUX421.MUX0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX0.GND=0)
_    _(GND=0)
_   FINALDATA.MUX421.MUX1(VDD=VDD GND=0 B=FINALDATA_N00325 S=E
+  A=FINALDATA_N00293 Z=FINALDATA_N00443 )
_   FINALDATA.MUX421.MUX1.NOT1(GND=0 VDD=VDD A=FINALDATA_N00293
+  Z=FINALDATA_MUX421_MUX1_N00144 )
M_FINALDATA_MUX421_MUX1_NOT1_M2         
+  FINALDATA.MUX421.MUX1.NOT1.M2(d=FINALDATA_MUX421_MUX1_N00144
+  g=FINALDATA_N00293 s=0 b=0 )
M_FINALDATA_MUX421_MUX1_NOT1_M1         
+  FINALDATA.MUX421.MUX1.NOT1.M1(d=FINALDATA_MUX421_MUX1_N00144
+  g=FINALDATA_N00293 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX1.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX1.NOT1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.NOT1.Z=FINALDATA_MUX421_MUX1_N00144)
_    _(FINALDATA.MUX421.MUX1.NOT1.A=FINALDATA_N00293)
_   FINALDATA.MUX421.MUX1.NOT0(GND=0 VDD=VDD A=FINALDATA_N00325
+  Z=FINALDATA_MUX421_MUX1_N00147 )
M_FINALDATA_MUX421_MUX1_NOT0_M2         
+  FINALDATA.MUX421.MUX1.NOT0.M2(d=FINALDATA_MUX421_MUX1_N00147
+  g=FINALDATA_N00325 s=0 b=0 )
M_FINALDATA_MUX421_MUX1_NOT0_M1         
+  FINALDATA.MUX421.MUX1.NOT0.M1(d=FINALDATA_MUX421_MUX1_N00147
+  g=FINALDATA_N00325 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX1.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX1.NOT0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.NOT0.Z=FINALDATA_MUX421_MUX1_N00147)
_    _(FINALDATA.MUX421.MUX1.NOT0.A=FINALDATA_N00325)
_   FINALDATA.MUX421.MUX1.NOT2(GND=0 VDD=VDD A=E Z=FINALDATA_MUX421_MUX1_SBAR )
M_FINALDATA_MUX421_MUX1_NOT2_M2         
+  FINALDATA.MUX421.MUX1.NOT2.M2(d=FINALDATA_MUX421_MUX1_SBAR g=E s=0 b=0 )
M_FINALDATA_MUX421_MUX1_NOT2_M1         
+  FINALDATA.MUX421.MUX1.NOT2.M1(d=FINALDATA_MUX421_MUX1_SBAR g=E s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX1.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX1.NOT2.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.NOT2.Z=FINALDATA_MUX421_MUX1_SBAR)
_    _(FINALDATA.MUX421.MUX1.NOT2.A=E)
_   FINALDATA.MUX421.MUX1.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX421_MUX1_N00150
+  Z=FINALDATA_N00443 )
M_FINALDATA_MUX421_MUX1_NOT3_M2         
+  FINALDATA.MUX421.MUX1.NOT3.M2(d=FINALDATA_N00443
+  g=FINALDATA_MUX421_MUX1_N00150 s=0 b=0 )
M_FINALDATA_MUX421_MUX1_NOT3_M1         
+  FINALDATA.MUX421.MUX1.NOT3.M1(d=FINALDATA_N00443
+  g=FINALDATA_MUX421_MUX1_N00150 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX1.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX1.NOT3.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.NOT3.A=FINALDATA_MUX421_MUX1_N00150)
_    _(FINALDATA.MUX421.MUX1.NOT3.Z=FINALDATA_N00443)
_   FINALDATA.MUX421.MUX1.PG1(INP=FINALDATA_MUX421_MUX1_SBAR INN=E VDD=VDD
+  GND=0 DIN=FINALDATA_MUX421_MUX1_N00144 DOUT=FINALDATA_MUX421_MUX1_N00150 )
M_FINALDATA_MUX421_MUX1_PG1_M2         
+  FINALDATA.MUX421.MUX1.PG1.M2(d=FINALDATA_MUX421_MUX1_N00150
+  g=FINALDATA_MUX421_MUX1_SBAR s=FINALDATA_MUX421_MUX1_N00144 b=VDD )
M_FINALDATA_MUX421_MUX1_PG1_M1         
+  FINALDATA.MUX421.MUX1.PG1.M1(d=FINALDATA_MUX421_MUX1_N00144 g=E
+  s=FINALDATA_MUX421_MUX1_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX1.PG1.INN=E)
_    _(FINALDATA.MUX421.MUX1.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX1.PG1.DOUT=FINALDATA_MUX421_MUX1_N00150)
_    _(FINALDATA.MUX421.MUX1.PG1.DIN=FINALDATA_MUX421_MUX1_N00144)
_    _(FINALDATA.MUX421.MUX1.PG1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.PG1.INP=FINALDATA_MUX421_MUX1_SBAR)
_   FINALDATA.MUX421.MUX1.PG0(INP=E INN=FINALDATA_MUX421_MUX1_SBAR VDD=VDD
+  GND=0 DIN=FINALDATA_MUX421_MUX1_N00147 DOUT=FINALDATA_MUX421_MUX1_N00150 )
M_FINALDATA_MUX421_MUX1_PG0_M2         
+  FINALDATA.MUX421.MUX1.PG0.M2(d=FINALDATA_MUX421_MUX1_N00150 g=E
+  s=FINALDATA_MUX421_MUX1_N00147 b=VDD )
M_FINALDATA_MUX421_MUX1_PG0_M1         
+  FINALDATA.MUX421.MUX1.PG0.M1(d=FINALDATA_MUX421_MUX1_N00147
+  g=FINALDATA_MUX421_MUX1_SBAR s=FINALDATA_MUX421_MUX1_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX1.PG0.INN=FINALDATA_MUX421_MUX1_SBAR)
_    _(FINALDATA.MUX421.MUX1.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX1.PG0.DOUT=FINALDATA_MUX421_MUX1_N00150)
_    _(FINALDATA.MUX421.MUX1.PG0.DIN=FINALDATA_MUX421_MUX1_N00147)
_    _(FINALDATA.MUX421.MUX1.PG0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.PG0.INP=E)
_    _(FINALDATA.MUX421.MUX1.A=FINALDATA_N00293)
_    _(FINALDATA.MUX421.MUX1.B=FINALDATA_N00325)
_    _(FINALDATA.MUX421.MUX1.Z=FINALDATA_N00443)
_    _(FINALDATA.MUX421.MUX1.S=E)
_    _(FINALDATA.MUX421.MUX1.SBAR=FINALDATA_MUX421_MUX1_SBAR)
_    _(FINALDATA.MUX421.MUX1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX1.GND=0)
_    _(GND=0)
_   FINALDATA.MUX421.MUX2(VDD=VDD GND=0 B=FINALDATA_N00337 S=E
+  A=FINALDATA_N00298 Z=FINALDATA_N00448 )
_   FINALDATA.MUX421.MUX2.NOT1(GND=0 VDD=VDD A=FINALDATA_N00298
+  Z=FINALDATA_MUX421_MUX2_N00144 )
M_FINALDATA_MUX421_MUX2_NOT1_M2         
+  FINALDATA.MUX421.MUX2.NOT1.M2(d=FINALDATA_MUX421_MUX2_N00144
+  g=FINALDATA_N00298 s=0 b=0 )
M_FINALDATA_MUX421_MUX2_NOT1_M1         
+  FINALDATA.MUX421.MUX2.NOT1.M1(d=FINALDATA_MUX421_MUX2_N00144
+  g=FINALDATA_N00298 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX2.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX2.NOT1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.NOT1.Z=FINALDATA_MUX421_MUX2_N00144)
_    _(FINALDATA.MUX421.MUX2.NOT1.A=FINALDATA_N00298)
_   FINALDATA.MUX421.MUX2.NOT0(GND=0 VDD=VDD A=FINALDATA_N00337
+  Z=FINALDATA_MUX421_MUX2_N00147 )
M_FINALDATA_MUX421_MUX2_NOT0_M2         
+  FINALDATA.MUX421.MUX2.NOT0.M2(d=FINALDATA_MUX421_MUX2_N00147
+  g=FINALDATA_N00337 s=0 b=0 )
M_FINALDATA_MUX421_MUX2_NOT0_M1         
+  FINALDATA.MUX421.MUX2.NOT0.M1(d=FINALDATA_MUX421_MUX2_N00147
+  g=FINALDATA_N00337 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX2.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX2.NOT0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.NOT0.Z=FINALDATA_MUX421_MUX2_N00147)
_    _(FINALDATA.MUX421.MUX2.NOT0.A=FINALDATA_N00337)
_   FINALDATA.MUX421.MUX2.NOT2(GND=0 VDD=VDD A=E Z=FINALDATA_MUX421_MUX2_SBAR )
M_FINALDATA_MUX421_MUX2_NOT2_M2         
+  FINALDATA.MUX421.MUX2.NOT2.M2(d=FINALDATA_MUX421_MUX2_SBAR g=E s=0 b=0 )
M_FINALDATA_MUX421_MUX2_NOT2_M1         
+  FINALDATA.MUX421.MUX2.NOT2.M1(d=FINALDATA_MUX421_MUX2_SBAR g=E s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX2.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX2.NOT2.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.NOT2.Z=FINALDATA_MUX421_MUX2_SBAR)
_    _(FINALDATA.MUX421.MUX2.NOT2.A=E)
_   FINALDATA.MUX421.MUX2.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX421_MUX2_N00150
+  Z=FINALDATA_N00448 )
M_FINALDATA_MUX421_MUX2_NOT3_M2         
+  FINALDATA.MUX421.MUX2.NOT3.M2(d=FINALDATA_N00448
+  g=FINALDATA_MUX421_MUX2_N00150 s=0 b=0 )
M_FINALDATA_MUX421_MUX2_NOT3_M1         
+  FINALDATA.MUX421.MUX2.NOT3.M1(d=FINALDATA_N00448
+  g=FINALDATA_MUX421_MUX2_N00150 s=VDD b=VDD )
_    _(FINALDATA.MUX421.MUX2.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX2.NOT3.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.NOT3.A=FINALDATA_MUX421_MUX2_N00150)
_    _(FINALDATA.MUX421.MUX2.NOT3.Z=FINALDATA_N00448)
_   FINALDATA.MUX421.MUX2.PG1(INP=FINALDATA_MUX421_MUX2_SBAR INN=E VDD=VDD
+  GND=0 DIN=FINALDATA_MUX421_MUX2_N00144 DOUT=FINALDATA_MUX421_MUX2_N00150 )
M_FINALDATA_MUX421_MUX2_PG1_M2         
+  FINALDATA.MUX421.MUX2.PG1.M2(d=FINALDATA_MUX421_MUX2_N00150
+  g=FINALDATA_MUX421_MUX2_SBAR s=FINALDATA_MUX421_MUX2_N00144 b=VDD )
M_FINALDATA_MUX421_MUX2_PG1_M1         
+  FINALDATA.MUX421.MUX2.PG1.M1(d=FINALDATA_MUX421_MUX2_N00144 g=E
+  s=FINALDATA_MUX421_MUX2_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX2.PG1.INN=E)
_    _(FINALDATA.MUX421.MUX2.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX2.PG1.DOUT=FINALDATA_MUX421_MUX2_N00150)
_    _(FINALDATA.MUX421.MUX2.PG1.DIN=FINALDATA_MUX421_MUX2_N00144)
_    _(FINALDATA.MUX421.MUX2.PG1.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.PG1.INP=FINALDATA_MUX421_MUX2_SBAR)
_   FINALDATA.MUX421.MUX2.PG0(INP=E INN=FINALDATA_MUX421_MUX2_SBAR VDD=VDD
+  GND=0 DIN=FINALDATA_MUX421_MUX2_N00147 DOUT=FINALDATA_MUX421_MUX2_N00150 )
M_FINALDATA_MUX421_MUX2_PG0_M2         
+  FINALDATA.MUX421.MUX2.PG0.M2(d=FINALDATA_MUX421_MUX2_N00150 g=E
+  s=FINALDATA_MUX421_MUX2_N00147 b=VDD )
M_FINALDATA_MUX421_MUX2_PG0_M1         
+  FINALDATA.MUX421.MUX2.PG0.M1(d=FINALDATA_MUX421_MUX2_N00147
+  g=FINALDATA_MUX421_MUX2_SBAR s=FINALDATA_MUX421_MUX2_N00150 b=0 )
_    _(FINALDATA.MUX421.MUX2.PG0.INN=FINALDATA_MUX421_MUX2_SBAR)
_    _(FINALDATA.MUX421.MUX2.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.MUX2.PG0.DOUT=FINALDATA_MUX421_MUX2_N00150)
_    _(FINALDATA.MUX421.MUX2.PG0.DIN=FINALDATA_MUX421_MUX2_N00147)
_    _(FINALDATA.MUX421.MUX2.PG0.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.PG0.INP=E)
_    _(FINALDATA.MUX421.MUX2.A=FINALDATA_N00298)
_    _(FINALDATA.MUX421.MUX2.B=FINALDATA_N00337)
_    _(FINALDATA.MUX421.MUX2.Z=FINALDATA_N00448)
_    _(FINALDATA.MUX421.MUX2.S=E)
_    _(FINALDATA.MUX421.MUX2.SBAR=FINALDATA_MUX421_MUX2_SBAR)
_    _(FINALDATA.MUX421.MUX2.VDD=VDD)
_    _(FINALDATA.MUX421.MUX2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.A0=FINALDATA_N00278)
_    _(FINALDATA.MUX421.B0=FINALDATA_N00301)
_    _(FINALDATA.MUX421.S=E)
_    _(FINALDATA.MUX421.A1=FINALDATA_N00288)
_    _(FINALDATA.MUX421.B2=FINALDATA_N00325)
_    _(FINALDATA.MUX421.A3=FINALDATA_N00298)
_    _(FINALDATA.MUX421.B3=FINALDATA_N00337)
_    _(FINALDATA.MUX421.VDD=VDD)
_    _(FINALDATA.MUX421.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX421.Z0=FINALDATA_N00433)
_    _(FINALDATA.MUX421.Z1=FINALDATA_N00438)
_    _(FINALDATA.MUX421.Z2=FINALDATA_N00443)
_    _(FINALDATA.MUX421.Z3=FINALDATA_N00448)
_    _(FINALDATA.MUX421.B1=FINALDATA_N00313)
_    _(FINALDATA.MUX421.A2=FINALDATA_N00293)
_   FINALDATA.MUX0(A0=FINALDATA_S0 B0=FINALDATA_Q0 A1=FINALDATA_S1
+  B1=FINALDATA_Q1 A2=FINALDATA_S2 B2=FINALDATA_Q2 A3=FINALDATA_S3
+  B3=FINALDATA_Q3 S=B VDD=VDD GND=0 Z3=FINALDATA_N00337 Z2=FINALDATA_N00325
+  Z1=FINALDATA_N00313 Z0=FINALDATA_N00301 )
_   FINALDATA.MUX0.MUX(VDD=VDD GND=0 B=FINALDATA_Q0 S=B A=FINALDATA_S0
+  Z=FINALDATA_N00301 )
_   FINALDATA.MUX0.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_S0
+  Z=FINALDATA_MUX0_MUX_N00144 )
M_FINALDATA_MUX0_MUX_NOT1_M2         
+  FINALDATA.MUX0.MUX.NOT1.M2(d=FINALDATA_MUX0_MUX_N00144 g=FINALDATA_S0 s=0 b=0
+  )
M_FINALDATA_MUX0_MUX_NOT1_M1         
+  FINALDATA.MUX0.MUX.NOT1.M1(d=FINALDATA_MUX0_MUX_N00144 g=FINALDATA_S0 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX.NOT1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.NOT1.Z=FINALDATA_MUX0_MUX_N00144)
_    _(FINALDATA.MUX0.MUX.NOT1.A=FINALDATA_S0)
_   FINALDATA.MUX0.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_Q0
+  Z=FINALDATA_MUX0_MUX_N00147 )
M_FINALDATA_MUX0_MUX_NOT0_M2         
+  FINALDATA.MUX0.MUX.NOT0.M2(d=FINALDATA_MUX0_MUX_N00147 g=FINALDATA_Q0 s=0 b=0
+  )
M_FINALDATA_MUX0_MUX_NOT0_M1         
+  FINALDATA.MUX0.MUX.NOT0.M1(d=FINALDATA_MUX0_MUX_N00147 g=FINALDATA_Q0 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX.NOT0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.NOT0.Z=FINALDATA_MUX0_MUX_N00147)
_    _(FINALDATA.MUX0.MUX.NOT0.A=FINALDATA_Q0)
_   FINALDATA.MUX0.MUX.NOT2(GND=0 VDD=VDD A=B Z=FINALDATA_MUX0_MUX_SBAR )
M_FINALDATA_MUX0_MUX_NOT2_M2         
+  FINALDATA.MUX0.MUX.NOT2.M2(d=FINALDATA_MUX0_MUX_SBAR g=B s=0 b=0 )
M_FINALDATA_MUX0_MUX_NOT2_M1         
+  FINALDATA.MUX0.MUX.NOT2.M1(d=FINALDATA_MUX0_MUX_SBAR g=B s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX.NOT2.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.NOT2.Z=FINALDATA_MUX0_MUX_SBAR)
_    _(FINALDATA.MUX0.MUX.NOT2.A=B)
_   FINALDATA.MUX0.MUX.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX0_MUX_N00150
+  Z=FINALDATA_N00301 )
M_FINALDATA_MUX0_MUX_NOT3_M2         
+  FINALDATA.MUX0.MUX.NOT3.M2(d=FINALDATA_N00301 g=FINALDATA_MUX0_MUX_N00150 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX_NOT3_M1         
+  FINALDATA.MUX0.MUX.NOT3.M1(d=FINALDATA_N00301 g=FINALDATA_MUX0_MUX_N00150
+  s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX.NOT3.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.NOT3.A=FINALDATA_MUX0_MUX_N00150)
_    _(FINALDATA.MUX0.MUX.NOT3.Z=FINALDATA_N00301)
_   FINALDATA.MUX0.MUX.PG1(INP=FINALDATA_MUX0_MUX_SBAR INN=B VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX_N00144 DOUT=FINALDATA_MUX0_MUX_N00150 )
M_FINALDATA_MUX0_MUX_PG1_M2         
+  FINALDATA.MUX0.MUX.PG1.M2(d=FINALDATA_MUX0_MUX_N00150
+  g=FINALDATA_MUX0_MUX_SBAR s=FINALDATA_MUX0_MUX_N00144 b=VDD )
M_FINALDATA_MUX0_MUX_PG1_M1         
+  FINALDATA.MUX0.MUX.PG1.M1(d=FINALDATA_MUX0_MUX_N00144 g=B
+  s=FINALDATA_MUX0_MUX_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX.PG1.INN=B)
_    _(FINALDATA.MUX0.MUX.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX.PG1.DOUT=FINALDATA_MUX0_MUX_N00150)
_    _(FINALDATA.MUX0.MUX.PG1.DIN=FINALDATA_MUX0_MUX_N00144)
_    _(FINALDATA.MUX0.MUX.PG1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.PG1.INP=FINALDATA_MUX0_MUX_SBAR)
_   FINALDATA.MUX0.MUX.PG0(INP=B INN=FINALDATA_MUX0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX_N00147 DOUT=FINALDATA_MUX0_MUX_N00150 )
M_FINALDATA_MUX0_MUX_PG0_M2         
+  FINALDATA.MUX0.MUX.PG0.M2(d=FINALDATA_MUX0_MUX_N00150 g=B
+  s=FINALDATA_MUX0_MUX_N00147 b=VDD )
M_FINALDATA_MUX0_MUX_PG0_M1         
+  FINALDATA.MUX0.MUX.PG0.M1(d=FINALDATA_MUX0_MUX_N00147
+  g=FINALDATA_MUX0_MUX_SBAR s=FINALDATA_MUX0_MUX_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX.PG0.INN=FINALDATA_MUX0_MUX_SBAR)
_    _(FINALDATA.MUX0.MUX.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX.PG0.DOUT=FINALDATA_MUX0_MUX_N00150)
_    _(FINALDATA.MUX0.MUX.PG0.DIN=FINALDATA_MUX0_MUX_N00147)
_    _(FINALDATA.MUX0.MUX.PG0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.PG0.INP=B)
_    _(FINALDATA.MUX0.MUX.A=FINALDATA_S0)
_    _(FINALDATA.MUX0.MUX.B=FINALDATA_Q0)
_    _(FINALDATA.MUX0.MUX.Z=FINALDATA_N00301)
_    _(FINALDATA.MUX0.MUX.S=B)
_    _(FINALDATA.MUX0.MUX.SBAR=FINALDATA_MUX0_MUX_SBAR)
_    _(FINALDATA.MUX0.MUX.VDD=VDD)
_    _(FINALDATA.MUX0.MUX.GND=0)
_    _(GND=0)
_   FINALDATA.MUX0.MUX0(VDD=VDD GND=0 B=FINALDATA_Q1 S=B A=FINALDATA_S1
+  Z=FINALDATA_N00313 )
_   FINALDATA.MUX0.MUX0.NOT1(GND=0 VDD=VDD A=FINALDATA_S1
+  Z=FINALDATA_MUX0_MUX0_N00144 )
M_FINALDATA_MUX0_MUX0_NOT1_M2         
+  FINALDATA.MUX0.MUX0.NOT1.M2(d=FINALDATA_MUX0_MUX0_N00144 g=FINALDATA_S1 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX0_NOT1_M1         
+  FINALDATA.MUX0.MUX0.NOT1.M1(d=FINALDATA_MUX0_MUX0_N00144 g=FINALDATA_S1 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX0.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX0.NOT1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.NOT1.Z=FINALDATA_MUX0_MUX0_N00144)
_    _(FINALDATA.MUX0.MUX0.NOT1.A=FINALDATA_S1)
_   FINALDATA.MUX0.MUX0.NOT0(GND=0 VDD=VDD A=FINALDATA_Q1
+  Z=FINALDATA_MUX0_MUX0_N00147 )
M_FINALDATA_MUX0_MUX0_NOT0_M2         
+  FINALDATA.MUX0.MUX0.NOT0.M2(d=FINALDATA_MUX0_MUX0_N00147 g=FINALDATA_Q1 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX0_NOT0_M1         
+  FINALDATA.MUX0.MUX0.NOT0.M1(d=FINALDATA_MUX0_MUX0_N00147 g=FINALDATA_Q1 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX0.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX0.NOT0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.NOT0.Z=FINALDATA_MUX0_MUX0_N00147)
_    _(FINALDATA.MUX0.MUX0.NOT0.A=FINALDATA_Q1)
_   FINALDATA.MUX0.MUX0.NOT2(GND=0 VDD=VDD A=B Z=FINALDATA_MUX0_MUX0_SBAR )
M_FINALDATA_MUX0_MUX0_NOT2_M2         
+  FINALDATA.MUX0.MUX0.NOT2.M2(d=FINALDATA_MUX0_MUX0_SBAR g=B s=0 b=0 )
M_FINALDATA_MUX0_MUX0_NOT2_M1         
+  FINALDATA.MUX0.MUX0.NOT2.M1(d=FINALDATA_MUX0_MUX0_SBAR g=B s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX0.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX0.NOT2.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.NOT2.Z=FINALDATA_MUX0_MUX0_SBAR)
_    _(FINALDATA.MUX0.MUX0.NOT2.A=B)
_   FINALDATA.MUX0.MUX0.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX0_MUX0_N00150
+  Z=FINALDATA_N00313 )
M_FINALDATA_MUX0_MUX0_NOT3_M2         
+  FINALDATA.MUX0.MUX0.NOT3.M2(d=FINALDATA_N00313 g=FINALDATA_MUX0_MUX0_N00150
+  s=0 b=0 )
M_FINALDATA_MUX0_MUX0_NOT3_M1         
+  FINALDATA.MUX0.MUX0.NOT3.M1(d=FINALDATA_N00313 g=FINALDATA_MUX0_MUX0_N00150
+  s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX0.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX0.NOT3.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.NOT3.A=FINALDATA_MUX0_MUX0_N00150)
_    _(FINALDATA.MUX0.MUX0.NOT3.Z=FINALDATA_N00313)
_   FINALDATA.MUX0.MUX0.PG1(INP=FINALDATA_MUX0_MUX0_SBAR INN=B VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX0_N00144 DOUT=FINALDATA_MUX0_MUX0_N00150 )
M_FINALDATA_MUX0_MUX0_PG1_M2         
+  FINALDATA.MUX0.MUX0.PG1.M2(d=FINALDATA_MUX0_MUX0_N00150
+  g=FINALDATA_MUX0_MUX0_SBAR s=FINALDATA_MUX0_MUX0_N00144 b=VDD )
M_FINALDATA_MUX0_MUX0_PG1_M1         
+  FINALDATA.MUX0.MUX0.PG1.M1(d=FINALDATA_MUX0_MUX0_N00144 g=B
+  s=FINALDATA_MUX0_MUX0_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX0.PG1.INN=B)
_    _(FINALDATA.MUX0.MUX0.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX0.PG1.DOUT=FINALDATA_MUX0_MUX0_N00150)
_    _(FINALDATA.MUX0.MUX0.PG1.DIN=FINALDATA_MUX0_MUX0_N00144)
_    _(FINALDATA.MUX0.MUX0.PG1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.PG1.INP=FINALDATA_MUX0_MUX0_SBAR)
_   FINALDATA.MUX0.MUX0.PG0(INP=B INN=FINALDATA_MUX0_MUX0_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX0_N00147 DOUT=FINALDATA_MUX0_MUX0_N00150 )
M_FINALDATA_MUX0_MUX0_PG0_M2         
+  FINALDATA.MUX0.MUX0.PG0.M2(d=FINALDATA_MUX0_MUX0_N00150 g=B
+  s=FINALDATA_MUX0_MUX0_N00147 b=VDD )
M_FINALDATA_MUX0_MUX0_PG0_M1         
+  FINALDATA.MUX0.MUX0.PG0.M1(d=FINALDATA_MUX0_MUX0_N00147
+  g=FINALDATA_MUX0_MUX0_SBAR s=FINALDATA_MUX0_MUX0_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX0.PG0.INN=FINALDATA_MUX0_MUX0_SBAR)
_    _(FINALDATA.MUX0.MUX0.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX0.PG0.DOUT=FINALDATA_MUX0_MUX0_N00150)
_    _(FINALDATA.MUX0.MUX0.PG0.DIN=FINALDATA_MUX0_MUX0_N00147)
_    _(FINALDATA.MUX0.MUX0.PG0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.PG0.INP=B)
_    _(FINALDATA.MUX0.MUX0.A=FINALDATA_S1)
_    _(FINALDATA.MUX0.MUX0.B=FINALDATA_Q1)
_    _(FINALDATA.MUX0.MUX0.Z=FINALDATA_N00313)
_    _(FINALDATA.MUX0.MUX0.S=B)
_    _(FINALDATA.MUX0.MUX0.SBAR=FINALDATA_MUX0_MUX0_SBAR)
_    _(FINALDATA.MUX0.MUX0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX0.GND=0)
_    _(GND=0)
_   FINALDATA.MUX0.MUX1(VDD=VDD GND=0 B=FINALDATA_Q2 S=B A=FINALDATA_S2
+  Z=FINALDATA_N00325 )
_   FINALDATA.MUX0.MUX1.NOT1(GND=0 VDD=VDD A=FINALDATA_S2
+  Z=FINALDATA_MUX0_MUX1_N00144 )
M_FINALDATA_MUX0_MUX1_NOT1_M2         
+  FINALDATA.MUX0.MUX1.NOT1.M2(d=FINALDATA_MUX0_MUX1_N00144 g=FINALDATA_S2 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX1_NOT1_M1         
+  FINALDATA.MUX0.MUX1.NOT1.M1(d=FINALDATA_MUX0_MUX1_N00144 g=FINALDATA_S2 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX1.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX1.NOT1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.NOT1.Z=FINALDATA_MUX0_MUX1_N00144)
_    _(FINALDATA.MUX0.MUX1.NOT1.A=FINALDATA_S2)
_   FINALDATA.MUX0.MUX1.NOT0(GND=0 VDD=VDD A=FINALDATA_Q2
+  Z=FINALDATA_MUX0_MUX1_N00147 )
M_FINALDATA_MUX0_MUX1_NOT0_M2         
+  FINALDATA.MUX0.MUX1.NOT0.M2(d=FINALDATA_MUX0_MUX1_N00147 g=FINALDATA_Q2 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX1_NOT0_M1         
+  FINALDATA.MUX0.MUX1.NOT0.M1(d=FINALDATA_MUX0_MUX1_N00147 g=FINALDATA_Q2 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX1.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX1.NOT0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.NOT0.Z=FINALDATA_MUX0_MUX1_N00147)
_    _(FINALDATA.MUX0.MUX1.NOT0.A=FINALDATA_Q2)
_   FINALDATA.MUX0.MUX1.NOT2(GND=0 VDD=VDD A=B Z=FINALDATA_MUX0_MUX1_SBAR )
M_FINALDATA_MUX0_MUX1_NOT2_M2         
+  FINALDATA.MUX0.MUX1.NOT2.M2(d=FINALDATA_MUX0_MUX1_SBAR g=B s=0 b=0 )
M_FINALDATA_MUX0_MUX1_NOT2_M1         
+  FINALDATA.MUX0.MUX1.NOT2.M1(d=FINALDATA_MUX0_MUX1_SBAR g=B s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX1.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX1.NOT2.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.NOT2.Z=FINALDATA_MUX0_MUX1_SBAR)
_    _(FINALDATA.MUX0.MUX1.NOT2.A=B)
_   FINALDATA.MUX0.MUX1.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX0_MUX1_N00150
+  Z=FINALDATA_N00325 )
M_FINALDATA_MUX0_MUX1_NOT3_M2         
+  FINALDATA.MUX0.MUX1.NOT3.M2(d=FINALDATA_N00325 g=FINALDATA_MUX0_MUX1_N00150
+  s=0 b=0 )
M_FINALDATA_MUX0_MUX1_NOT3_M1         
+  FINALDATA.MUX0.MUX1.NOT3.M1(d=FINALDATA_N00325 g=FINALDATA_MUX0_MUX1_N00150
+  s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX1.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX1.NOT3.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.NOT3.A=FINALDATA_MUX0_MUX1_N00150)
_    _(FINALDATA.MUX0.MUX1.NOT3.Z=FINALDATA_N00325)
_   FINALDATA.MUX0.MUX1.PG1(INP=FINALDATA_MUX0_MUX1_SBAR INN=B VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX1_N00144 DOUT=FINALDATA_MUX0_MUX1_N00150 )
M_FINALDATA_MUX0_MUX1_PG1_M2         
+  FINALDATA.MUX0.MUX1.PG1.M2(d=FINALDATA_MUX0_MUX1_N00150
+  g=FINALDATA_MUX0_MUX1_SBAR s=FINALDATA_MUX0_MUX1_N00144 b=VDD )
M_FINALDATA_MUX0_MUX1_PG1_M1         
+  FINALDATA.MUX0.MUX1.PG1.M1(d=FINALDATA_MUX0_MUX1_N00144 g=B
+  s=FINALDATA_MUX0_MUX1_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX1.PG1.INN=B)
_    _(FINALDATA.MUX0.MUX1.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX1.PG1.DOUT=FINALDATA_MUX0_MUX1_N00150)
_    _(FINALDATA.MUX0.MUX1.PG1.DIN=FINALDATA_MUX0_MUX1_N00144)
_    _(FINALDATA.MUX0.MUX1.PG1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.PG1.INP=FINALDATA_MUX0_MUX1_SBAR)
_   FINALDATA.MUX0.MUX1.PG0(INP=B INN=FINALDATA_MUX0_MUX1_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX1_N00147 DOUT=FINALDATA_MUX0_MUX1_N00150 )
M_FINALDATA_MUX0_MUX1_PG0_M2         
+  FINALDATA.MUX0.MUX1.PG0.M2(d=FINALDATA_MUX0_MUX1_N00150 g=B
+  s=FINALDATA_MUX0_MUX1_N00147 b=VDD )
M_FINALDATA_MUX0_MUX1_PG0_M1         
+  FINALDATA.MUX0.MUX1.PG0.M1(d=FINALDATA_MUX0_MUX1_N00147
+  g=FINALDATA_MUX0_MUX1_SBAR s=FINALDATA_MUX0_MUX1_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX1.PG0.INN=FINALDATA_MUX0_MUX1_SBAR)
_    _(FINALDATA.MUX0.MUX1.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX1.PG0.DOUT=FINALDATA_MUX0_MUX1_N00150)
_    _(FINALDATA.MUX0.MUX1.PG0.DIN=FINALDATA_MUX0_MUX1_N00147)
_    _(FINALDATA.MUX0.MUX1.PG0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.PG0.INP=B)
_    _(FINALDATA.MUX0.MUX1.A=FINALDATA_S2)
_    _(FINALDATA.MUX0.MUX1.B=FINALDATA_Q2)
_    _(FINALDATA.MUX0.MUX1.Z=FINALDATA_N00325)
_    _(FINALDATA.MUX0.MUX1.S=B)
_    _(FINALDATA.MUX0.MUX1.SBAR=FINALDATA_MUX0_MUX1_SBAR)
_    _(FINALDATA.MUX0.MUX1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX1.GND=0)
_    _(GND=0)
_   FINALDATA.MUX0.MUX2(VDD=VDD GND=0 B=FINALDATA_Q3 S=B A=FINALDATA_S3
+  Z=FINALDATA_N00337 )
_   FINALDATA.MUX0.MUX2.NOT1(GND=0 VDD=VDD A=FINALDATA_S3
+  Z=FINALDATA_MUX0_MUX2_N00144 )
M_FINALDATA_MUX0_MUX2_NOT1_M2         
+  FINALDATA.MUX0.MUX2.NOT1.M2(d=FINALDATA_MUX0_MUX2_N00144 g=FINALDATA_S3 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX2_NOT1_M1         
+  FINALDATA.MUX0.MUX2.NOT1.M1(d=FINALDATA_MUX0_MUX2_N00144 g=FINALDATA_S3 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX2.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX2.NOT1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.NOT1.Z=FINALDATA_MUX0_MUX2_N00144)
_    _(FINALDATA.MUX0.MUX2.NOT1.A=FINALDATA_S3)
_   FINALDATA.MUX0.MUX2.NOT0(GND=0 VDD=VDD A=FINALDATA_Q3
+  Z=FINALDATA_MUX0_MUX2_N00147 )
M_FINALDATA_MUX0_MUX2_NOT0_M2         
+  FINALDATA.MUX0.MUX2.NOT0.M2(d=FINALDATA_MUX0_MUX2_N00147 g=FINALDATA_Q3 s=0
+  b=0 )
M_FINALDATA_MUX0_MUX2_NOT0_M1         
+  FINALDATA.MUX0.MUX2.NOT0.M1(d=FINALDATA_MUX0_MUX2_N00147 g=FINALDATA_Q3 s=VDD
+  b=VDD )
_    _(FINALDATA.MUX0.MUX2.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX2.NOT0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.NOT0.Z=FINALDATA_MUX0_MUX2_N00147)
_    _(FINALDATA.MUX0.MUX2.NOT0.A=FINALDATA_Q3)
_   FINALDATA.MUX0.MUX2.NOT2(GND=0 VDD=VDD A=B Z=FINALDATA_MUX0_MUX2_SBAR )
M_FINALDATA_MUX0_MUX2_NOT2_M2         
+  FINALDATA.MUX0.MUX2.NOT2.M2(d=FINALDATA_MUX0_MUX2_SBAR g=B s=0 b=0 )
M_FINALDATA_MUX0_MUX2_NOT2_M1         
+  FINALDATA.MUX0.MUX2.NOT2.M1(d=FINALDATA_MUX0_MUX2_SBAR g=B s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX2.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX2.NOT2.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.NOT2.Z=FINALDATA_MUX0_MUX2_SBAR)
_    _(FINALDATA.MUX0.MUX2.NOT2.A=B)
_   FINALDATA.MUX0.MUX2.NOT3(GND=0 VDD=VDD A=FINALDATA_MUX0_MUX2_N00150
+  Z=FINALDATA_N00337 )
M_FINALDATA_MUX0_MUX2_NOT3_M2         
+  FINALDATA.MUX0.MUX2.NOT3.M2(d=FINALDATA_N00337 g=FINALDATA_MUX0_MUX2_N00150
+  s=0 b=0 )
M_FINALDATA_MUX0_MUX2_NOT3_M1         
+  FINALDATA.MUX0.MUX2.NOT3.M1(d=FINALDATA_N00337 g=FINALDATA_MUX0_MUX2_N00150
+  s=VDD b=VDD )
_    _(FINALDATA.MUX0.MUX2.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX2.NOT3.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.NOT3.A=FINALDATA_MUX0_MUX2_N00150)
_    _(FINALDATA.MUX0.MUX2.NOT3.Z=FINALDATA_N00337)
_   FINALDATA.MUX0.MUX2.PG1(INP=FINALDATA_MUX0_MUX2_SBAR INN=B VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX2_N00144 DOUT=FINALDATA_MUX0_MUX2_N00150 )
M_FINALDATA_MUX0_MUX2_PG1_M2         
+  FINALDATA.MUX0.MUX2.PG1.M2(d=FINALDATA_MUX0_MUX2_N00150
+  g=FINALDATA_MUX0_MUX2_SBAR s=FINALDATA_MUX0_MUX2_N00144 b=VDD )
M_FINALDATA_MUX0_MUX2_PG1_M1         
+  FINALDATA.MUX0.MUX2.PG1.M1(d=FINALDATA_MUX0_MUX2_N00144 g=B
+  s=FINALDATA_MUX0_MUX2_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX2.PG1.INN=B)
_    _(FINALDATA.MUX0.MUX2.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX2.PG1.DOUT=FINALDATA_MUX0_MUX2_N00150)
_    _(FINALDATA.MUX0.MUX2.PG1.DIN=FINALDATA_MUX0_MUX2_N00144)
_    _(FINALDATA.MUX0.MUX2.PG1.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.PG1.INP=FINALDATA_MUX0_MUX2_SBAR)
_   FINALDATA.MUX0.MUX2.PG0(INP=B INN=FINALDATA_MUX0_MUX2_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_MUX0_MUX2_N00147 DOUT=FINALDATA_MUX0_MUX2_N00150 )
M_FINALDATA_MUX0_MUX2_PG0_M2         
+  FINALDATA.MUX0.MUX2.PG0.M2(d=FINALDATA_MUX0_MUX2_N00150 g=B
+  s=FINALDATA_MUX0_MUX2_N00147 b=VDD )
M_FINALDATA_MUX0_MUX2_PG0_M1         
+  FINALDATA.MUX0.MUX2.PG0.M1(d=FINALDATA_MUX0_MUX2_N00147
+  g=FINALDATA_MUX0_MUX2_SBAR s=FINALDATA_MUX0_MUX2_N00150 b=0 )
_    _(FINALDATA.MUX0.MUX2.PG0.INN=FINALDATA_MUX0_MUX2_SBAR)
_    _(FINALDATA.MUX0.MUX2.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.MUX2.PG0.DOUT=FINALDATA_MUX0_MUX2_N00150)
_    _(FINALDATA.MUX0.MUX2.PG0.DIN=FINALDATA_MUX0_MUX2_N00147)
_    _(FINALDATA.MUX0.MUX2.PG0.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.PG0.INP=B)
_    _(FINALDATA.MUX0.MUX2.A=FINALDATA_S3)
_    _(FINALDATA.MUX0.MUX2.B=FINALDATA_Q3)
_    _(FINALDATA.MUX0.MUX2.Z=FINALDATA_N00337)
_    _(FINALDATA.MUX0.MUX2.S=B)
_    _(FINALDATA.MUX0.MUX2.SBAR=FINALDATA_MUX0_MUX2_SBAR)
_    _(FINALDATA.MUX0.MUX2.VDD=VDD)
_    _(FINALDATA.MUX0.MUX2.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.A0=FINALDATA_S0)
_    _(FINALDATA.MUX0.B0=FINALDATA_Q0)
_    _(FINALDATA.MUX0.S=B)
_    _(FINALDATA.MUX0.A1=FINALDATA_S1)
_    _(FINALDATA.MUX0.B2=FINALDATA_Q2)
_    _(FINALDATA.MUX0.A3=FINALDATA_S3)
_    _(FINALDATA.MUX0.B3=FINALDATA_Q3)
_    _(FINALDATA.MUX0.VDD=VDD)
_    _(FINALDATA.MUX0.GND=0)
_    _(GND=0)
_    _(FINALDATA.MUX0.Z0=FINALDATA_N00301)
_    _(FINALDATA.MUX0.Z1=FINALDATA_N00313)
_    _(FINALDATA.MUX0.Z2=FINALDATA_N00325)
_    _(FINALDATA.MUX0.Z3=FINALDATA_N00337)
_    _(FINALDATA.MUX0.B1=FINALDATA_Q1)
_    _(FINALDATA.MUX0.A2=FINALDATA_S2)
_   FINALDATA.REGISTER0(D0=FINALDATA_N00433 Q0=OUT1 D3=FINALDATA_N00448 Q3=OUT4
+  CLK=CLK VDD=VDD GND=0 D1=FINALDATA_N00438 Q1=OUT2 Q2=OUT3 D2=FINALDATA_N00443
+  )
_   FINALDATA.REGISTER0.DFLIP(VDD=VDD GND=0 D=FINALDATA_N00433 CLK=CLK Q=OUT1 )
_   FINALDATA.REGISTER0.DFLIP.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP_N00048 )
M_FINALDATA_REGISTER0_DFLIP_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP_N00048 g=CLK s=0
+  b=0 )
M_FINALDATA_REGISTER0_DFLIP_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.NOT1.Z=FINALDATA_REGISTER0_DFLIP_N00048)
_    _(FINALDATA.REGISTER0.DFLIP.NOT1.A=CLK)
_   FINALDATA.REGISTER0.DFLIP.LATCH(VDD=VDD GND=0 D=FINALDATA_N00433 CLK=CLK
+  Q=FINALDATA_REGISTER0_DFLIP_N00062 )
_   FINALDATA.REGISTER0.DFLIP.LATCH.MUX(VDD=VDD GND=0 B=FINALDATA_N00433 S=CLK
+  A=FINALDATA_REGISTER0_DFLIP_N00062 Z=FINALDATA_REGISTER0_DFLIP_N00062 )
_   FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP_N00062
+  Z=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT1.A=FINALDATA_REGISTER0_DFLIP_N00062)
_   FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_N00433
+  Z=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_N00433 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_N00433 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT0.A=FINALDATA_N00433)
_   FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER0_DFLIP_N00062 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER0_DFLIP_N00062
+  g=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER0_DFLIP_N00062
+  g=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER0_DFLIP_N00062)
_  
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.PG0.INP=CLK)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.A=FINALDATA_REGISTER0_DFLIP_N00062)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.B=FINALDATA_N00433)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.Z=FINALDATA_REGISTER0_DFLIP_N00062)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.SBAR=FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.D=FINALDATA_N00433)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.Q=FINALDATA_REGISTER0_DFLIP_N00062)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER0.DFLIP.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER0_DFLIP_N00062 CLK=FINALDATA_REGISTER0_DFLIP_N00048 Q=OUT1
+  )
_   FINALDATA.REGISTER0.DFLIP.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER0_DFLIP_N00062 S=FINALDATA_REGISTER0_DFLIP_N00048 A=OUT1
+  Z=OUT1 )
_   FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=OUT1
+  Z=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144
+  g=OUT1 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144
+  g=OUT1 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT1.A=OUT1)
_   FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP_N00062
+  Z=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER0_DFLIP_N00062)
_   FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP_N00048 Z=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP_N00048 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER0_DFLIP_N00048)
_   FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 Z=OUT1 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3.M2(d=OUT1
+  g=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3.M1(d=OUT1
+  g=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.NOT3.Z=OUT1)
_  
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER0_DFLIP_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP_N00048
+  s=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER0_DFLIP_N00048)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER0_DFLIP_N00048
+  INN=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP_N00048
+  s=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER0_DFLIP_N00048)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.A=OUT1)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.B=FINALDATA_REGISTER0_DFLIP_N00062)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.Z=OUT1)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.S=FINALDATA_REGISTER0_DFLIP_N00048)
_   
+  _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.SBAR=FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.D=FINALDATA_REGISTER0_DFLIP_N00062)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.CLK=FINALDATA_REGISTER0_DFLIP_N00048)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.Q=OUT1)
_    _(FINALDATA.REGISTER0.DFLIP.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP.D=FINALDATA_N00433)
_    _(FINALDATA.REGISTER0.DFLIP.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP.Q=OUT1)
_   FINALDATA.REGISTER0.DFLIP0(VDD=VDD GND=0 D=FINALDATA_N00438 CLK=CLK Q=OUT2
+  )
_   FINALDATA.REGISTER0.DFLIP0.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP0_N00048 )
M_FINALDATA_REGISTER0_DFLIP0_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP0.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP0_N00048 g=CLK
+  s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP0.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP0_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.NOT1.Z=FINALDATA_REGISTER0_DFLIP0_N00048)
_    _(FINALDATA.REGISTER0.DFLIP0.NOT1.A=CLK)
_   FINALDATA.REGISTER0.DFLIP0.LATCH(VDD=VDD GND=0 D=FINALDATA_N00438 CLK=CLK
+  Q=FINALDATA_REGISTER0_DFLIP0_N00062 )
_   FINALDATA.REGISTER0.DFLIP0.LATCH.MUX(VDD=VDD GND=0 B=FINALDATA_N00438 S=CLK
+  A=FINALDATA_REGISTER0_DFLIP0_N00062 Z=FINALDATA_REGISTER0_DFLIP0_N00062 )
_   FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP0_N00062
+  Z=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP0_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP0_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT1.A=FINALDATA_REGISTER0_DFLIP0_N00062)
_   FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_N00438
+  Z=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147
+  g=FINALDATA_N00438 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147
+  g=FINALDATA_N00438 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT0.A=FINALDATA_N00438)
_   FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER0_DFLIP0_N00062 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER0_DFLIP0_N00062
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER0_DFLIP0_N00062
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER0_DFLIP0_N00062)
_  
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.PG0.INP=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.A=FINALDATA_REGISTER0_DFLIP0_N00062)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.B=FINALDATA_N00438)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.Z=FINALDATA_REGISTER0_DFLIP0_N00062)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.SBAR=FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.D=FINALDATA_N00438)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.Q=FINALDATA_REGISTER0_DFLIP0_N00062)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER0.DFLIP0.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER0_DFLIP0_N00062 CLK=FINALDATA_REGISTER0_DFLIP0_N00048
+  Q=OUT2 )
_   FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER0_DFLIP0_N00062 S=FINALDATA_REGISTER0_DFLIP0_N00048 A=OUT2
+  Z=OUT2 )
_   FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=OUT2
+  Z=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144
+  g=OUT2 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144
+  g=OUT2 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT1.A=OUT2)
_   FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP0_N00062
+  Z=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP0_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP0_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER0_DFLIP0_N00062)
_   FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP0_N00048
+  Z=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP0_N00048 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP0_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER0_DFLIP0_N00048)
_   FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 Z=OUT2 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3.M2(d=OUT2
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3.M1(d=OUT2
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.NOT3.Z=OUT2)
_  
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER0_DFLIP0_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP0_N00048
+  s=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER0_DFLIP0_N00048)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER0_DFLIP0_N00048
+  INN=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP0_N00048
+  s=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER0_DFLIP0_N00048)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.A=OUT2)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.B=FINALDATA_REGISTER0_DFLIP0_N00062)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.Z=OUT2)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.S=FINALDATA_REGISTER0_DFLIP0_N00048)
_   
+  _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.SBAR=FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.D=FINALDATA_REGISTER0_DFLIP0_N00062)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.CLK=FINALDATA_REGISTER0_DFLIP0_N00048)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.Q=OUT2)
_    _(FINALDATA.REGISTER0.DFLIP0.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP0.D=FINALDATA_N00438)
_    _(FINALDATA.REGISTER0.DFLIP0.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP0.Q=OUT2)
_   FINALDATA.REGISTER0.DFLIP1(VDD=VDD GND=0 D=FINALDATA_N00443 CLK=CLK Q=OUT3
+  )
_   FINALDATA.REGISTER0.DFLIP1.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP1_N00048 )
M_FINALDATA_REGISTER0_DFLIP1_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP1.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP1_N00048 g=CLK
+  s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP1.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP1_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.NOT1.Z=FINALDATA_REGISTER0_DFLIP1_N00048)
_    _(FINALDATA.REGISTER0.DFLIP1.NOT1.A=CLK)
_   FINALDATA.REGISTER0.DFLIP1.LATCH(VDD=VDD GND=0 D=FINALDATA_N00443 CLK=CLK
+  Q=FINALDATA_REGISTER0_DFLIP1_N00062 )
_   FINALDATA.REGISTER0.DFLIP1.LATCH.MUX(VDD=VDD GND=0 B=FINALDATA_N00443 S=CLK
+  A=FINALDATA_REGISTER0_DFLIP1_N00062 Z=FINALDATA_REGISTER0_DFLIP1_N00062 )
_   FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP1_N00062
+  Z=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP1_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP1_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT1.A=FINALDATA_REGISTER0_DFLIP1_N00062)
_   FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_N00443
+  Z=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147
+  g=FINALDATA_N00443 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147
+  g=FINALDATA_N00443 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT0.A=FINALDATA_N00443)
_   FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER0_DFLIP1_N00062 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER0_DFLIP1_N00062
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER0_DFLIP1_N00062
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER0_DFLIP1_N00062)
_  
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.PG0.INP=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.A=FINALDATA_REGISTER0_DFLIP1_N00062)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.B=FINALDATA_N00443)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.Z=FINALDATA_REGISTER0_DFLIP1_N00062)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.SBAR=FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.D=FINALDATA_N00443)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.Q=FINALDATA_REGISTER0_DFLIP1_N00062)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER0.DFLIP1.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER0_DFLIP1_N00062 CLK=FINALDATA_REGISTER0_DFLIP1_N00048
+  Q=OUT3 )
_   FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER0_DFLIP1_N00062 S=FINALDATA_REGISTER0_DFLIP1_N00048 A=OUT3
+  Z=OUT3 )
_   FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=OUT3
+  Z=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144
+  g=OUT3 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144
+  g=OUT3 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT1.A=OUT3)
_   FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP1_N00062
+  Z=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP1_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP1_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER0_DFLIP1_N00062)
_   FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP1_N00048
+  Z=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP1_N00048 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP1_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER0_DFLIP1_N00048)
_   FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 Z=OUT3 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3.M2(d=OUT3
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3.M1(d=OUT3
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.NOT3.Z=OUT3)
_  
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER0_DFLIP1_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP1_N00048
+  s=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER0_DFLIP1_N00048)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER0_DFLIP1_N00048
+  INN=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP1_N00048
+  s=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER0_DFLIP1_N00048)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.A=OUT3)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.B=FINALDATA_REGISTER0_DFLIP1_N00062)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.Z=OUT3)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.S=FINALDATA_REGISTER0_DFLIP1_N00048)
_   
+  _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.SBAR=FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.D=FINALDATA_REGISTER0_DFLIP1_N00062)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.CLK=FINALDATA_REGISTER0_DFLIP1_N00048)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.Q=OUT3)
_    _(FINALDATA.REGISTER0.DFLIP1.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP1.D=FINALDATA_N00443)
_    _(FINALDATA.REGISTER0.DFLIP1.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP1.Q=OUT3)
_   FINALDATA.REGISTER0.DFLIP2(VDD=VDD GND=0 D=FINALDATA_N00448 CLK=CLK Q=OUT4
+  )
_   FINALDATA.REGISTER0.DFLIP2.NOT1(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP2_N00048 )
M_FINALDATA_REGISTER0_DFLIP2_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP2.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP2_N00048 g=CLK
+  s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP2.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP2_N00048 g=CLK
+  s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.NOT1.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.NOT1.Z=FINALDATA_REGISTER0_DFLIP2_N00048)
_    _(FINALDATA.REGISTER0.DFLIP2.NOT1.A=CLK)
_   FINALDATA.REGISTER0.DFLIP2.LATCH(VDD=VDD GND=0 D=FINALDATA_N00448 CLK=CLK
+  Q=FINALDATA_REGISTER0_DFLIP2_N00062 )
_   FINALDATA.REGISTER0.DFLIP2.LATCH.MUX(VDD=VDD GND=0 B=FINALDATA_N00448 S=CLK
+  A=FINALDATA_REGISTER0_DFLIP2_N00062 Z=FINALDATA_REGISTER0_DFLIP2_N00062 )
_   FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP2_N00062
+  Z=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP2_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP2_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT1.A=FINALDATA_REGISTER0_DFLIP2_N00062)
_   FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_N00448
+  Z=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147
+  g=FINALDATA_N00448 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147
+  g=FINALDATA_N00448 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT0.A=FINALDATA_N00448)
_   FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  g=CLK s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  g=CLK s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  Z=FINALDATA_REGISTER0_DFLIP2_N00062 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3.M2(d=FINALDATA_REGISTER0_DFLIP2_N00062
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3.M1(d=FINALDATA_REGISTER0_DFLIP2_N00062
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.NOT3.Z=FINALDATA_REGISTER0_DFLIP2_N00062)
_  
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  INN=CLK VDD=VDD GND=0 DIN=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144
+  g=CLK s=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR)
_   FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0(INP=CLK
+  INN=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150
+  g=CLK s=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.PG0.INP=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.A=FINALDATA_REGISTER0_DFLIP2_N00062)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.B=FINALDATA_N00448)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.Z=FINALDATA_REGISTER0_DFLIP2_N00062)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.S=CLK)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.SBAR=FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.D=FINALDATA_N00448)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.Q=FINALDATA_REGISTER0_DFLIP2_N00062)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.REGISTER0.DFLIP2.LATCH0(VDD=VDD GND=0
+  D=FINALDATA_REGISTER0_DFLIP2_N00062 CLK=FINALDATA_REGISTER0_DFLIP2_N00048
+  Q=OUT4 )
_   FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX(VDD=VDD GND=0
+  B=FINALDATA_REGISTER0_DFLIP2_N00062 S=FINALDATA_REGISTER0_DFLIP2_N00048 A=OUT4
+  Z=OUT4 )
_   FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=OUT4
+  Z=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT1_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144
+  g=OUT4 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT1_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144
+  g=OUT4 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1.Z=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT1.A=OUT4)
_   FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP2_N00062
+  Z=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT0_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP2_N00062 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT0_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP2_N00062 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0.Z=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT0.A=FINALDATA_REGISTER0_DFLIP2_N00062)
_   FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP2_N00048
+  Z=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT2_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP2_N00048 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT2_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  g=FINALDATA_REGISTER0_DFLIP2_N00048 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2.Z=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT2.A=FINALDATA_REGISTER0_DFLIP2_N00048)
_   FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 Z=OUT4 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT3_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3.M2(d=OUT4
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 s=0 b=0 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_NOT3_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3.M1(d=OUT4
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3.A=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.NOT3.Z=OUT4)
_  
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1(INP=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  INN=FINALDATA_REGISTER0_DFLIP2_N00048 VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144
+  DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG1_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG1_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144
+  g=FINALDATA_REGISTER0_DFLIP2_N00048
+  s=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.INN=FINALDATA_REGISTER0_DFLIP2_N00048)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.DIN=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG1.INP=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR)
_  
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0(INP=FINALDATA_REGISTER0_DFLIP2_N00048
+  INN=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147
+  DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG0_M2         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.M2(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150
+  g=FINALDATA_REGISTER0_DFLIP2_N00048
+  s=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_PG0_M1         
+  FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.M1(d=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147
+  g=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR
+  s=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150 b=0 )
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.INN=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.DOUT=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.DIN=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.VDD=VDD)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.PG0.INP=FINALDATA_REGISTER0_DFLIP2_N00048)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.A=OUT4)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.B=FINALDATA_REGISTER0_DFLIP2_N00062)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.Z=OUT4)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.S=FINALDATA_REGISTER0_DFLIP2_N00048)
_   
+  _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.SBAR=FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.D=FINALDATA_REGISTER0_DFLIP2_N00062)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.CLK=FINALDATA_REGISTER0_DFLIP2_N00048)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.Q=OUT4)
_    _(FINALDATA.REGISTER0.DFLIP2.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.VDD=VDD)
_    _(FINALDATA.REGISTER0.DFLIP2.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.DFLIP2.D=FINALDATA_N00448)
_    _(FINALDATA.REGISTER0.DFLIP2.CLK=CLK)
_    _(FINALDATA.REGISTER0.DFLIP2.Q=OUT4)
_    _(FINALDATA.REGISTER0.Q0=OUT1)
_    _(FINALDATA.REGISTER0.D0=FINALDATA_N00433)
_    _(FINALDATA.REGISTER0.Q1=OUT2)
_    _(FINALDATA.REGISTER0.D1=FINALDATA_N00438)
_    _(FINALDATA.REGISTER0.Q2=OUT3)
_    _(FINALDATA.REGISTER0.D2=FINALDATA_N00443)
_    _(FINALDATA.REGISTER0.CLK=CLK)
_    _(FINALDATA.REGISTER0.GND=0)
_    _(GND=0)
_    _(FINALDATA.REGISTER0.Q3=OUT4)
_    _(FINALDATA.REGISTER0.VDD=VDD)
_    _(FINALDATA.REGISTER0.D3=FINALDATA_N00448)
_   FINALDATA.DFLIP(VDD=VDD GND=0 D=FINALDATA_N00643 CLK=CLK Q=OVER )
_   FINALDATA.DFLIP.NOT1(GND=0 VDD=VDD A=CLK Z=FINALDATA_DFLIP_N00048 )
M_FINALDATA_DFLIP_NOT1_M2         
+  FINALDATA.DFLIP.NOT1.M2(d=FINALDATA_DFLIP_N00048 g=CLK s=0 b=0 )
M_FINALDATA_DFLIP_NOT1_M1         
+  FINALDATA.DFLIP.NOT1.M1(d=FINALDATA_DFLIP_N00048 g=CLK s=VDD b=VDD )
_    _(FINALDATA.DFLIP.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.NOT1.VDD=VDD)
_    _(FINALDATA.DFLIP.NOT1.Z=FINALDATA_DFLIP_N00048)
_    _(FINALDATA.DFLIP.NOT1.A=CLK)
_   FINALDATA.DFLIP.LATCH(VDD=VDD GND=0 D=FINALDATA_N00643 CLK=CLK
+  Q=FINALDATA_DFLIP_N00062 )
_   FINALDATA.DFLIP.LATCH.MUX(VDD=VDD GND=0 B=FINALDATA_N00643 S=CLK
+  A=FINALDATA_DFLIP_N00062 Z=FINALDATA_DFLIP_N00062 )
_   FINALDATA.DFLIP.LATCH.MUX.NOT1(GND=0 VDD=VDD A=FINALDATA_DFLIP_N00062
+  Z=FINALDATA_DFLIP_LATCH_MUX_N00144 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT1_M2         
+  FINALDATA.DFLIP.LATCH.MUX.NOT1.M2(d=FINALDATA_DFLIP_LATCH_MUX_N00144
+  g=FINALDATA_DFLIP_N00062 s=0 b=0 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT1_M1         
+  FINALDATA.DFLIP.LATCH.MUX.NOT1.M1(d=FINALDATA_DFLIP_LATCH_MUX_N00144
+  g=FINALDATA_DFLIP_N00062 s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT1.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT1.Z=FINALDATA_DFLIP_LATCH_MUX_N00144)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT1.A=FINALDATA_DFLIP_N00062)
_   FINALDATA.DFLIP.LATCH.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_N00643
+  Z=FINALDATA_DFLIP_LATCH_MUX_N00147 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT0_M2         
+  FINALDATA.DFLIP.LATCH.MUX.NOT0.M2(d=FINALDATA_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_N00643 s=0 b=0 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT0_M1         
+  FINALDATA.DFLIP.LATCH.MUX.NOT0.M1(d=FINALDATA_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_N00643 s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT0.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT0.Z=FINALDATA_DFLIP_LATCH_MUX_N00147)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT0.A=FINALDATA_N00643)
_   FINALDATA.DFLIP.LATCH.MUX.NOT2(GND=0 VDD=VDD A=CLK
+  Z=FINALDATA_DFLIP_LATCH_MUX_SBAR )
M_FINALDATA_DFLIP_LATCH_MUX_NOT2_M2         
+  FINALDATA.DFLIP.LATCH.MUX.NOT2.M2(d=FINALDATA_DFLIP_LATCH_MUX_SBAR g=CLK s=0
+  b=0 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT2_M1         
+  FINALDATA.DFLIP.LATCH.MUX.NOT2.M1(d=FINALDATA_DFLIP_LATCH_MUX_SBAR g=CLK s=VDD
+  b=VDD )
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT2.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT2.Z=FINALDATA_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT2.A=CLK)
_   FINALDATA.DFLIP.LATCH.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_DFLIP_LATCH_MUX_N00150 Z=FINALDATA_DFLIP_N00062 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT3_M2         
+  FINALDATA.DFLIP.LATCH.MUX.NOT3.M2(d=FINALDATA_DFLIP_N00062
+  g=FINALDATA_DFLIP_LATCH_MUX_N00150 s=0 b=0 )
M_FINALDATA_DFLIP_LATCH_MUX_NOT3_M1         
+  FINALDATA.DFLIP.LATCH.MUX.NOT3.M1(d=FINALDATA_DFLIP_N00062
+  g=FINALDATA_DFLIP_LATCH_MUX_N00150 s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT3.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT3.A=FINALDATA_DFLIP_LATCH_MUX_N00150)
_    _(FINALDATA.DFLIP.LATCH.MUX.NOT3.Z=FINALDATA_DFLIP_N00062)
_   FINALDATA.DFLIP.LATCH.MUX.PG1(INP=FINALDATA_DFLIP_LATCH_MUX_SBAR INN=CLK
+  VDD=VDD GND=0 DIN=FINALDATA_DFLIP_LATCH_MUX_N00144
+  DOUT=FINALDATA_DFLIP_LATCH_MUX_N00150 )
M_FINALDATA_DFLIP_LATCH_MUX_PG1_M2         
+  FINALDATA.DFLIP.LATCH.MUX.PG1.M2(d=FINALDATA_DFLIP_LATCH_MUX_N00150
+  g=FINALDATA_DFLIP_LATCH_MUX_SBAR s=FINALDATA_DFLIP_LATCH_MUX_N00144 b=VDD )
M_FINALDATA_DFLIP_LATCH_MUX_PG1_M1         
+  FINALDATA.DFLIP.LATCH.MUX.PG1.M1(d=FINALDATA_DFLIP_LATCH_MUX_N00144 g=CLK
+  s=FINALDATA_DFLIP_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.DFLIP.LATCH.MUX.PG1.INN=CLK)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG1.DOUT=FINALDATA_DFLIP_LATCH_MUX_N00150)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG1.DIN=FINALDATA_DFLIP_LATCH_MUX_N00144)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG1.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG1.INP=FINALDATA_DFLIP_LATCH_MUX_SBAR)
_   FINALDATA.DFLIP.LATCH.MUX.PG0(INP=CLK INN=FINALDATA_DFLIP_LATCH_MUX_SBAR
+  VDD=VDD GND=0 DIN=FINALDATA_DFLIP_LATCH_MUX_N00147
+  DOUT=FINALDATA_DFLIP_LATCH_MUX_N00150 )
M_FINALDATA_DFLIP_LATCH_MUX_PG0_M2         
+  FINALDATA.DFLIP.LATCH.MUX.PG0.M2(d=FINALDATA_DFLIP_LATCH_MUX_N00150 g=CLK
+  s=FINALDATA_DFLIP_LATCH_MUX_N00147 b=VDD )
M_FINALDATA_DFLIP_LATCH_MUX_PG0_M1         
+  FINALDATA.DFLIP.LATCH.MUX.PG0.M1(d=FINALDATA_DFLIP_LATCH_MUX_N00147
+  g=FINALDATA_DFLIP_LATCH_MUX_SBAR s=FINALDATA_DFLIP_LATCH_MUX_N00150 b=0 )
_    _(FINALDATA.DFLIP.LATCH.MUX.PG0.INN=FINALDATA_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG0.DOUT=FINALDATA_DFLIP_LATCH_MUX_N00150)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG0.DIN=FINALDATA_DFLIP_LATCH_MUX_N00147)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG0.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.PG0.INP=CLK)
_    _(FINALDATA.DFLIP.LATCH.MUX.A=FINALDATA_DFLIP_N00062)
_    _(FINALDATA.DFLIP.LATCH.MUX.B=FINALDATA_N00643)
_    _(FINALDATA.DFLIP.LATCH.MUX.Z=FINALDATA_DFLIP_N00062)
_    _(FINALDATA.DFLIP.LATCH.MUX.S=CLK)
_    _(FINALDATA.DFLIP.LATCH.MUX.SBAR=FINALDATA_DFLIP_LATCH_MUX_SBAR)
_    _(FINALDATA.DFLIP.LATCH.MUX.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH.D=FINALDATA_N00643)
_    _(FINALDATA.DFLIP.LATCH.CLK=CLK)
_    _(FINALDATA.DFLIP.LATCH.Q=FINALDATA_DFLIP_N00062)
_    _(FINALDATA.DFLIP.LATCH.GND=0)
_    _(GND=0)
_   FINALDATA.DFLIP.LATCH0(VDD=VDD GND=0 D=FINALDATA_DFLIP_N00062
+  CLK=FINALDATA_DFLIP_N00048 Q=OVER )
_   FINALDATA.DFLIP.LATCH0.MUX(VDD=VDD GND=0 B=FINALDATA_DFLIP_N00062
+  S=FINALDATA_DFLIP_N00048 A=OVER Z=OVER )
_   FINALDATA.DFLIP.LATCH0.MUX.NOT1(GND=0 VDD=VDD A=OVER
+  Z=FINALDATA_DFLIP_LATCH0_MUX_N00144 )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT1_M2         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT1.M2(d=FINALDATA_DFLIP_LATCH0_MUX_N00144 g=OVER
+  s=0 b=0 )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT1_M1         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT1.M1(d=FINALDATA_DFLIP_LATCH0_MUX_N00144 g=OVER
+  s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT1.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT1.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT1.Z=FINALDATA_DFLIP_LATCH0_MUX_N00144)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT1.A=OVER)
_   FINALDATA.DFLIP.LATCH0.MUX.NOT0(GND=0 VDD=VDD A=FINALDATA_DFLIP_N00062
+  Z=FINALDATA_DFLIP_LATCH0_MUX_N00147 )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT0_M2         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT0.M2(d=FINALDATA_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_DFLIP_N00062 s=0 b=0 )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT0_M1         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT0.M1(d=FINALDATA_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_DFLIP_N00062 s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT0.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT0.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT0.Z=FINALDATA_DFLIP_LATCH0_MUX_N00147)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT0.A=FINALDATA_DFLIP_N00062)
_   FINALDATA.DFLIP.LATCH0.MUX.NOT2(GND=0 VDD=VDD A=FINALDATA_DFLIP_N00048
+  Z=FINALDATA_DFLIP_LATCH0_MUX_SBAR )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT2_M2         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT2.M2(d=FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  g=FINALDATA_DFLIP_N00048 s=0 b=0 )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT2_M1         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT2.M1(d=FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  g=FINALDATA_DFLIP_N00048 s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT2.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT2.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT2.Z=FINALDATA_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT2.A=FINALDATA_DFLIP_N00048)
_   FINALDATA.DFLIP.LATCH0.MUX.NOT3(GND=0 VDD=VDD
+  A=FINALDATA_DFLIP_LATCH0_MUX_N00150 Z=OVER )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT3_M2         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT3.M2(d=OVER g=FINALDATA_DFLIP_LATCH0_MUX_N00150
+  s=0 b=0 )
M_FINALDATA_DFLIP_LATCH0_MUX_NOT3_M1         
+  FINALDATA.DFLIP.LATCH0.MUX.NOT3.M1(d=OVER g=FINALDATA_DFLIP_LATCH0_MUX_N00150
+  s=VDD b=VDD )
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT3.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT3.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT3.A=FINALDATA_DFLIP_LATCH0_MUX_N00150)
_    _(FINALDATA.DFLIP.LATCH0.MUX.NOT3.Z=OVER)
_   FINALDATA.DFLIP.LATCH0.MUX.PG1(INP=FINALDATA_DFLIP_LATCH0_MUX_SBAR
+  INN=FINALDATA_DFLIP_N00048 VDD=VDD GND=0 DIN=FINALDATA_DFLIP_LATCH0_MUX_N00144
+  DOUT=FINALDATA_DFLIP_LATCH0_MUX_N00150 )
M_FINALDATA_DFLIP_LATCH0_MUX_PG1_M2         
+  FINALDATA.DFLIP.LATCH0.MUX.PG1.M2(d=FINALDATA_DFLIP_LATCH0_MUX_N00150
+  g=FINALDATA_DFLIP_LATCH0_MUX_SBAR s=FINALDATA_DFLIP_LATCH0_MUX_N00144 b=VDD )
M_FINALDATA_DFLIP_LATCH0_MUX_PG1_M1         
+  FINALDATA.DFLIP.LATCH0.MUX.PG1.M1(d=FINALDATA_DFLIP_LATCH0_MUX_N00144
+  g=FINALDATA_DFLIP_N00048 s=FINALDATA_DFLIP_LATCH0_MUX_N00150 b=0 )
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG1.INN=FINALDATA_DFLIP_N00048)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG1.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG1.DOUT=FINALDATA_DFLIP_LATCH0_MUX_N00150)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG1.DIN=FINALDATA_DFLIP_LATCH0_MUX_N00144)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG1.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG1.INP=FINALDATA_DFLIP_LATCH0_MUX_SBAR)
_   FINALDATA.DFLIP.LATCH0.MUX.PG0(INP=FINALDATA_DFLIP_N00048
+  INN=FINALDATA_DFLIP_LATCH0_MUX_SBAR VDD=VDD GND=0
+  DIN=FINALDATA_DFLIP_LATCH0_MUX_N00147 DOUT=FINALDATA_DFLIP_LATCH0_MUX_N00150 )
M_FINALDATA_DFLIP_LATCH0_MUX_PG0_M2         
+  FINALDATA.DFLIP.LATCH0.MUX.PG0.M2(d=FINALDATA_DFLIP_LATCH0_MUX_N00150
+  g=FINALDATA_DFLIP_N00048 s=FINALDATA_DFLIP_LATCH0_MUX_N00147 b=VDD )
M_FINALDATA_DFLIP_LATCH0_MUX_PG0_M1         
+  FINALDATA.DFLIP.LATCH0.MUX.PG0.M1(d=FINALDATA_DFLIP_LATCH0_MUX_N00147
+  g=FINALDATA_DFLIP_LATCH0_MUX_SBAR s=FINALDATA_DFLIP_LATCH0_MUX_N00150 b=0 )
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG0.INN=FINALDATA_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG0.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG0.DOUT=FINALDATA_DFLIP_LATCH0_MUX_N00150)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG0.DIN=FINALDATA_DFLIP_LATCH0_MUX_N00147)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG0.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.PG0.INP=FINALDATA_DFLIP_N00048)
_    _(FINALDATA.DFLIP.LATCH0.MUX.A=OVER)
_    _(FINALDATA.DFLIP.LATCH0.MUX.B=FINALDATA_DFLIP_N00062)
_    _(FINALDATA.DFLIP.LATCH0.MUX.Z=OVER)
_    _(FINALDATA.DFLIP.LATCH0.MUX.S=FINALDATA_DFLIP_N00048)
_    _(FINALDATA.DFLIP.LATCH0.MUX.SBAR=FINALDATA_DFLIP_LATCH0_MUX_SBAR)
_    _(FINALDATA.DFLIP.LATCH0.MUX.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.MUX.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.LATCH0.VDD=VDD)
_    _(FINALDATA.DFLIP.LATCH0.D=FINALDATA_DFLIP_N00062)
_    _(FINALDATA.DFLIP.LATCH0.CLK=FINALDATA_DFLIP_N00048)
_    _(FINALDATA.DFLIP.LATCH0.Q=OVER)
_    _(FINALDATA.DFLIP.LATCH0.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.VDD=VDD)
_    _(FINALDATA.DFLIP.GND=0)
_    _(GND=0)
_    _(FINALDATA.DFLIP.D=FINALDATA_N00643)
_    _(FINALDATA.DFLIP.CLK=CLK)
_    _(FINALDATA.DFLIP.Q=OVER)
_    _(FINALDATA.D2=D)
_    _(FINALDATA.D3=A)
_    _(FINALDATA.D4=0)
_    _(D4=0)
_    _(FINALDATA.D1=0)
_    _(D1=0)
_    _(FINALDATA.OVERFLOW=OVER)
_    _(FINALDATA.SUB/ADD=C)
_    _(FINALDATA.SFTRL=0)
_    _(SFTRL=0)
_    _(FINALDATA.S3=FINALDATA_S3)
_    _(FINALDATA.Q0=FINALDATA_Q0)
_    _(FINALDATA.Q1=FINALDATA_Q1)
_    _(FINALDATA.Q2=FINALDATA_Q2)
_    _(FINALDATA.S1=FINALDATA_S1)
_    _(FINALDATA.Q3=FINALDATA_Q3)
_    _(FINALDATA.S0=FINALDATA_S0)
_    _(FINALDATA.S2=FINALDATA_S2)
_    _(FINALDATA.BYPASS1=B)
_    _(FINALDATA.DATOUT2=OUT2)
_    _(FINALDATA.RQ1=OUT2)
_    _(FINALDATA.DATOUT4=OUT4)
_    _(FINALDATA.RQ3=OUT4)
_    _(FINALDATA.DATOUT1=OUT1)
_    _(FINALDATA.RQ0=OUT1)
_    _(FINALDATA.DATOUT3=OUT3)
_    _(FINALDATA.RQ2=OUT3)
_    _(FINALDATA.CLK=CLK)
_    _(FINALDATA.BYPASS2=E)
_    _(FINALDATA.GND=0)
_    _(GND=0)
_    _(FINALDATA.VDD=VDD)
_    _(OUT2=OUT2)
_    _(OUT4=OUT4)
_    _(OUT1=OUT1)
_    _(OUT3=OUT3)
_    _(OVER=OVER)
_    _(A=A)
_    _(B=B)
_    _(CLK=CLK)
_    _(VDD=VDD)
_    _(D=D)
_    _(GND=0)
_    _(C=C)
_    _(E=E)
.ENDALIASES

**** RESUMING datapath-test-latchtest.sim.cir ****
.END

WARNING -- Parameter HDIF in model MbreakND is invalid - Ignored
WARNING -- Parameter CTA in model MbreakND is invalid - Ignored
WARNING -- Parameter CTP in model MbreakND is invalid - Ignored
WARNING -- Parameter PTA in model MbreakND is invalid - Ignored
WARNING -- Parameter PTP in model MbreakND is invalid - Ignored
WARNING -- Parameter TLEVC in model MbreakND is invalid - Ignored
WARNING -- Parameter HDIF in model MbreakPD is invalid - Ignored
WARNING -- Parameter CTA in model MbreakPD is invalid - Ignored
WARNING -- Parameter CTP in model MbreakPD is invalid - Ignored
WARNING -- Parameter PTA in model MbreakPD is invalid - Ignored
WARNING -- Parameter PTP in model MbreakPD is invalid - Ignored
WARNING -- Parameter TLEVC in model MbreakPD is invalid - Ignored
**** 01/10/18 16:45:18 ********* PSpice 9.0 (Nov 1998) ******** ID# 0 ********

 ** circuit file for profile: latchtest 


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               MbreakND        MbreakPD        
               NMOS            PMOS            
  T_Measured   27              27            
   T_Current   27              27            
       LEVEL    7               7            
           L  100.000000E-06  100.000000E-06 
           W  100.000000E-06  100.000000E-06 
         VTO     .315559        -.468253     
          KP  493.306300E-06  493.306300E-06 
       GAMMA    0               0            
      LAMBDA    0               0            
         RSH    8               8            
          IS    1.000000E-15    1.000000E-15 
          JS   33.900000E-06   13.000000E-06 
        JSSW   32.600000E-12   15.000000E-12 
          PB     .79             .762        
        PBSW    1               1            
          CJ    1.190000E-03    1.140000E-03 
        CJSW  160.000000E-12  174.000000E-12 
          MJ     .515            .395        
        MJSW     .381            .324        
        CGSO  121.000000E-12  158.000000E-12 
        CGDO  121.000000E-12  158.000000E-12 
        CGBO    0               0            
         TOX    4.200000E-09    4.200000E-09 
          XJ  160.000000E-09  180.000000E-09 
       UCRIT   10.000000E+03   10.000000E+03 
       DELTA    1.000000E-03     .015        
      DIOMOD    2               2            
          K1     .418147         .475224     
          K2    -.025055         .03784      
        LETA    0               0            
        WETA    0               0            
          U0     .032614        7.146010E-03 
       XPART    1               1            
        VTH0     .315559        -.468253     
          K3    -.86508         1.82852      
          W0   10.000000E-21    2.462436E-09 
         NLX  272.415500E-09   41.141920E-09 
        DVT0    1.1079          3.749691     
        DVT1     .481697        1.1007       
          UA   -1.168402E-09 -869.596000E-12 
          UB    2.570923E-18    2.096885E-18 
          UC   83.571000E-12  -30.418200E-12 
        VSAT  101.374000E+03  188.767800E+03 
        RDSW   72.95411       140.069        
        VOFF    -.094204        -.109287     
     NFACTOR    1.18932         1.76253      
        CDSC    2.478640E-03    1.646561E-03 
        PCLM    8.5993          1.139005     
      PDIBL1    5.383091E-03    1.590000E-03 
      PDIBL2  208.402200E-06  173.811400E-06 
       DROUT     .84                         
      PSCBE1  630.000000E+06  456.047300E+06 
      PSCBE2   10.000000E-21  908.455500E-06 
          A0    1.962734        1.739        
          A1    0               0            
          A2     .99             .4          
       NPEAK  356.040000E+15  421.980000E+15 
         LDD    0               0            
        LITL   44.899890E-09   47.623520E-09 
         KT1    -.298           -.38         
         KT2    -.052           -.052        
         UA1    1.830000E-09 -210.000000E-12 
         UB1   -2.610000E-18   -1.010000E-18 
         UC1  120.000000E-12   86.000000E-12 
          AT   52.000000E+03    1.000000E+03 
        PVAG    4.070936        1.753389     
        KETA   -1.100900E-03   -1.110090E-03 
        ETA0     .071669         .111642     
        ETAB   -1.798100E-03    -.04887      
        KT1L   -5.000000E-09   -8.000000E-09 
         K3B    1.155           2.56099      
        DVT2    -.0401         -1.120000E-03 
       CDSCB  120.059000E-06  414.421000E-06 
         CIT -258.541000E-06  -79.328180E-06 
        DSUB     .379041         .52121      
         UTE   -1.79           -1.75         
         AGS     .54479          .440113     
       DVT0W     .196172        1.57344      
       DVT1W  367.500000E+03    2.100000E+06 
       DVT2W    -.080666         .4          
        PRWG     .2              .601376     
        PRWB    -.13401        -2.08777      
         PRT -310            -400            
     PDIBLCB     .171484         .094574     
          WR     .94427         1.031559     
         DWG   -5.320000E-09  -27.302200E-09 
         DWB    7.701900E-09    6.250000E-09 
          B0   48.668600E-09   43.449200E-09 
          B1   14.053400E-09   14.000000E-09 
        LINT   32.406100E-09  -69.384470E-09 
          LL  -19.233680E-12  366.127800E-12 
         LLN     .474442         .35052      
          LW   -5.000000E-21  -10.000000E-15 
         LWL    1.427500E-18   21.088900E-18 
        LMIN  180.000000E-09  180.000000E-09 
        LMAX   50.000000E-06   50.000000E-06 
        WINT   19.980000E-09  -37.410000E-09 
          WL   -5.000000E-21    2.000000E-15 
          WW   -2.120403E-15 -862.120100E-18 
         WWN    1.039531        1.054187     
         WWL -241.500000E-24  720.000000E-24 
        WMIN  240.000000E-09  240.000000E-09 
        WMAX  100.000000E-06  100.000000E-06 
         DLC   32.406100E-09  -69.384470E-09 
         DWC   19.980000E-09  -37.410000E-09 
          CF  153.300000E-12  153.300000E-12 
        NOIA  100.000000E+18    9.900001E+18 
        NOIB   50.000000E+03    2.400000E+03 
        NOIC   -1.400000E-12    1.400000E-12 
         VTM     .025864         .025864     
       PBSWG    1               1            
       MJSWG     .381            .324        
       CJSWG  160.000000E-12  174.000000E-12 
       JTSCD   33.900000E-06   13.000000E-06 
      JSTSCD   32.600000E-12   15.000000E-12 


**** 01/10/18 16:45:18 ********* PSpice 9.0 (Nov 1998) ******** ID# 0 ********

 ** circuit file for profile: latchtest 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(    A)    0.0000  (    B)    0.0000  (    C)    0.0000  (    D)    1.8000      

(    E)    0.0000  (  CLK)    0.0000  (  VDD)    1.8000  ( OUT1)    1.8000      

( OUT2) 26.97E-09  ( OUT3) 26.97E-09  ( OUT4)    1.8000  ( OVER) 26.97E-09      

(FINALDATA_Q0)    1.8000              (FINALDATA_Q1)    1.8000                  

(FINALDATA_Q2)    1.8000              (FINALDATA_Q3)    1.8000                  

(FINALDATA_S0) 26.97E-09              (FINALDATA_S1) 124.3E-09                  

(FINALDATA_S2) 26.97E-09              (FINALDATA_S3)    1.8000                  

(FINALDATA_N00278) 26.97E-09          (FINALDATA_N00288) 26.97E-09              

(FINALDATA_N00293)    1.8000          (FINALDATA_N00298) 26.97E-09              

(FINALDATA_N00301)    1.8000          (FINALDATA_N00313)    1.8000              

(FINALDATA_N00325)    1.8000          (FINALDATA_N00337)    1.8000              

(FINALDATA_N00433)    1.8000          (FINALDATA_N00438)    1.8000              

(FINALDATA_N00443)    1.8000          (FINALDATA_N00448)    1.8000              

(FINALDATA_N00643)    1.8000          (FINALDATA_DFLIP_N00048)    1.8000        

(FINALDATA_DFLIP_N00062)    1.8000    (FINALDATA_MUX0_MUX_SBAR)    1.8000       

(FINALDATA_MUX0_MUX0_SBAR)    1.8000  (FINALDATA_MUX0_MUX1_SBAR)    1.8000      

(FINALDATA_MUX0_MUX2_SBAR)    1.8000  (FINALDATA_RCA4BIT_N00011) 92.05E-09      

(FINALDATA_RCA4BIT_N00014)    1.8000  (FINALDATA_RCA4BIT_N00065)    1.8000      

(FINALDATA_RCA4BIT_N00106)    1.8000  (FINALDATA_RCA4BIT_N00110) 107.9E-09      

(FINALDATA_RCA4BIT_N00254)    1.8000  (FINALDATA_RCA4BIT_N00318) 26.97E-09      

(FINALDATA_RCA4BIT_N00424)    1.8000  (FINALDATA_RCA4BIT_N00654) 26.97E-09      

(FINALDATA_RCA4BIT_N01385) 20.75E-09  (FINALDATA_RCA4BIT_N01475) 20.75E-09      

(FINALDATA_RCA4BIT_N01487)    1.8000  (FINALDATA_RCA4BIT_N01597) 20.75E-09      

(FINALDATA_MUX0_MUX_N00144)    1.8000 (FINALDATA_MUX0_MUX_N00147) 111.4E-09     

(FINALDATA_MUX0_MUX_N00150) 198.1E-09 (FINALDATA_MUX421_MUX_SBAR)    1.8000     

(FINALDATA_MUX0_MUX0_N00144)    1.8000                                          

(FINALDATA_MUX0_MUX0_N00147) 111.4E-09                                          

(FINALDATA_MUX0_MUX0_N00150) 198.1E-09                                          

(FINALDATA_MUX0_MUX1_N00144)    1.8000                                          

(FINALDATA_MUX0_MUX1_N00147) 111.4E-09                                          

(FINALDATA_MUX0_MUX1_N00150) 198.1E-09                                          

(FINALDATA_MUX0_MUX2_N00144) 24.61E-09                                          

(FINALDATA_MUX0_MUX2_N00147) 32.33E-09                                          

(FINALDATA_MUX0_MUX2_N00150) 40.05E-09                                          

(FINALDATA_MUX421_MUX0_SBAR)    1.8000                                          

(FINALDATA_MUX421_MUX1_SBAR)    1.8000                                          

(FINALDATA_MUX421_MUX2_SBAR)    1.8000                                          

(FINALDATA_RCA4BIT_XOR_BBAR) 20.75E-09                                          

(FINALDATA_MUX421_MUX_N00144)    1.8000                                         

(FINALDATA_MUX421_MUX_N00147) 111.4E-09                                         

(FINALDATA_MUX421_MUX_N00150) 198.1E-09                                         

(FINALDATA_RCA4BIT_XOR0_BBAR)    1.8000                                         

(FINALDATA_RCA4BIT_XOR1_BBAR)    1.8000                                         

(FINALDATA_RCA4BIT_XOR2_BBAR) 20.75E-09                                         

(FINALDATA_SHIFTER4BIT_A1BAR)    1.8000                                         

(FINALDATA_SHIFTER4BIT_A2BAR)    1.8000                                         

(FINALDATA_SHIFTER4BIT_A3BAR) 111.4E-09                                         

(FINALDATA_MUX421_MUX0_N00144)    1.8000                                        

(FINALDATA_MUX421_MUX0_N00147) 111.4E-09                                        

(FINALDATA_MUX421_MUX0_N00150) 198.1E-09                                        

(FINALDATA_MUX421_MUX1_N00144) 24.61E-09                                        

(FINALDATA_MUX421_MUX1_N00147) 32.33E-09                                        

(FINALDATA_MUX421_MUX1_N00150) 40.05E-09                                        

(FINALDATA_MUX421_MUX2_N00144)    1.8000                                        

(FINALDATA_MUX421_MUX2_N00147) 111.4E-09                                        

(FINALDATA_MUX421_MUX2_N00150) 198.1E-09                                        

(FINALDATA_RCA4BIT_XOR_N00150) 86.76E-09                                        

(FINALDATA_RCA4BIT_XOR_N00591)    1.8000                                        

(FINALDATA_SHIFTER4BIT_N00032)    1.8000                                        

(FINALDATA_SHIFTER4BIT_SFTBAR)    1.8000                                        

(FINALDATA_RCA4BIT_XOR0_N00150)    1.8000                                       

(FINALDATA_RCA4BIT_XOR0_N00591)    1.8000                                       

(FINALDATA_RCA4BIT_XOR1_N00150)    1.8000                                       

(FINALDATA_RCA4BIT_XOR1_N00591)    1.8000                                       

(FINALDATA_RCA4BIT_XOR2_N00150) 86.76E-09                                       

(FINALDATA_RCA4BIT_XOR2_N00591)    1.8000                                       

(FINALDATA_DFLIP_LATCH_MUX_SBAR)    1.8000                                      

(FINALDATA_DFLIP_LATCH0_MUX_SBAR) 20.75E-09                                     

(FINALDATA_RCA4BIT_FADDER_N00146)    1.7462                                     

(FINALDATA_RCA4BIT_FADDER_N00153) 46.03E-09                                     

(FINALDATA_RCA4BIT_FADDER_N00178)     .3920                                     

(FINALDATA_RCA4BIT_FADDER_N00202) 5.928E-15                                     

(FINALDATA_RCA4BIT_FADDER_N00292)    1.8000                                     

(FINALDATA_RCA4BIT_FADDER_N00344)    1.8000                                     

(FINALDATA_RCA4BIT_FADDER_N00347)    1.8000                                     

(FINALDATA_RCA4BIT_FADDER_N00358) 45.65E-09                                     

(FINALDATA_RCA4BIT_FADDER_N00361) 22.82E-09                                     

(FINALDATA_RCA4BIT_FADDER_N00414) 17.72E-09                                     

(FINALDATA_DFLIP_LATCH_MUX_N00144) 24.61E-09                                    

(FINALDATA_DFLIP_LATCH_MUX_N00147) 32.33E-09                                    

(FINALDATA_DFLIP_LATCH_MUX_N00150) 40.05E-09                                    

(FINALDATA_RCA4BIT_FADDER0_N00146)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER0_N00153) 35.44E-09                                    

(FINALDATA_RCA4BIT_FADDER0_N00178)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER0_N00202) 35.44E-09                                    

(FINALDATA_RCA4BIT_FADDER0_N00292)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER0_N00344)     .4055                                    

(FINALDATA_RCA4BIT_FADDER0_N00347)     .3771                                    

(FINALDATA_RCA4BIT_FADDER0_N00358) 61.51E-09                                    

(FINALDATA_RCA4BIT_FADDER0_N00361) 5.428E-15                                    

(FINALDATA_RCA4BIT_FADDER0_N00414) 62.13E-09                                    

(FINALDATA_RCA4BIT_FADDER1_N00146)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER1_N00153) 107.9E-09                                    

(FINALDATA_RCA4BIT_FADDER1_N00178)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER1_N00202) 53.94E-09                                    

(FINALDATA_RCA4BIT_FADDER1_N00292)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER1_N00344)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER1_N00347)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER1_N00358)    1.5579                                    

(FINALDATA_RCA4BIT_FADDER1_N00361)    1.5374                                    

(FINALDATA_RCA4BIT_FADDER1_N00414) 17.72E-09                                    

(FINALDATA_RCA4BIT_FADDER2_N00146)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER2_N00153)     .0694                                    

(FINALDATA_RCA4BIT_FADDER2_N00178)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER2_N00202)     .0515                                    

(FINALDATA_RCA4BIT_FADDER2_N00292)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER2_N00344)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER2_N00347)    1.8000                                    

(FINALDATA_RCA4BIT_FADDER2_N00358)     .0814                                    

(FINALDATA_RCA4BIT_FADDER2_N00361)     .0160                                    

(FINALDATA_RCA4BIT_FADDER2_N00414)    1.5350                                    

(FINALDATA_REGISTER0_DFLIP_N00048)    1.8000                                    

(FINALDATA_REGISTER0_DFLIP_N00062)    1.8000                                    

(FINALDATA_REGISTER4_DFLIP_N00048)    1.8000                                    

(FINALDATA_REGISTER4_DFLIP_N00062) 26.97E-09                                    

(FINALDATA_DFLIP_LATCH0_MUX_N00144)    1.8000                                   

(FINALDATA_DFLIP_LATCH0_MUX_N00147) 103.6E-09                                   

(FINALDATA_DFLIP_LATCH0_MUX_N00150)    1.8000                                   

(FINALDATA_REGISTER0_DFLIP0_N00048)    1.8000                                   

(FINALDATA_REGISTER0_DFLIP0_N00062)    1.8000                                   

(FINALDATA_REGISTER0_DFLIP1_N00048)    1.8000                                   

(FINALDATA_REGISTER0_DFLIP1_N00062)    1.8000                                   

(FINALDATA_REGISTER0_DFLIP2_N00048)    1.8000                                   

(FINALDATA_REGISTER0_DFLIP2_N00062)    1.8000                                   

(FINALDATA_REGISTER4_DFLIP0_N00048)    1.8000                                   

(FINALDATA_REGISTER4_DFLIP0_N00062)    1.8000                                   

(FINALDATA_REGISTER4_DFLIP1_N00048)    1.8000                                   

(FINALDATA_REGISTER4_DFLIP1_N00062) 26.97E-09                                   

(FINALDATA_REGISTER4_DFLIP2_N00048)    1.8000                                   

(FINALDATA_REGISTER4_DFLIP2_N00062) 26.97E-09                                   

(FINALDATA_SHIFTER4BIT_SHIFTER_N00014) 20.75E-09                                

(FINALDATA_SHIFTER4BIT_SHIFTER_N00074)    1.8000                                

(FINALDATA_SHIFTER4BIT_SHIFTER_N00282)    1.8000                                

(FINALDATA_SHIFTER4BIT_SHIFTER0_N00014) 20.75E-09                               

(FINALDATA_SHIFTER4BIT_SHIFTER0_N00074)    1.8000                               

(FINALDATA_SHIFTER4BIT_SHIFTER0_N00282)    1.8000                               

(FINALDATA_SHIFTER4BIT_SHIFTER1_N00014) 20.75E-09                               

(FINALDATA_SHIFTER4BIT_SHIFTER1_N00074)    1.8000                               

(FINALDATA_SHIFTER4BIT_SHIFTER1_N00282) 198.1E-09                               

(FINALDATA_SHIFTER4BIT_SHIFTER2_N00014) 20.75E-09                               

(FINALDATA_SHIFTER4BIT_SHIFTER2_N00074)    1.8000                               

(FINALDATA_SHIFTER4BIT_SHIFTER2_N00282)    1.8000                               

(FINALDATA_REGISTER0_DFLIP_LATCH_MUX_SBAR)    1.8000                            

(FINALDATA_REGISTER4_DFLIP_LATCH_MUX_SBAR)    1.8000                            

(FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_SBAR)    1.8000                           

(FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_SBAR)    1.8000                           

(FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_SBAR)    1.8000                           

(FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_SBAR) 20.75E-09                           

(FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_SBAR)    1.8000                           

(FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_SBAR)    1.8000                           

(FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_SBAR)    1.8000                           

(FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_SBAR) 20.75E-09                           

(FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_SBAR) 20.75E-09                          

(FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_SBAR) 20.75E-09                          

(FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_SBAR) 20.75E-09                          

(FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00144) 24.61E-09                          

(FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00147) 32.33E-09                          

(FINALDATA_REGISTER0_DFLIP_LATCH_MUX_N00150) 40.05E-09                          

(FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_SBAR) 20.75E-09                          

(FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_SBAR) 20.75E-09                          

(FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_SBAR) 20.75E-09                          

(FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00144)    1.8000                          

(FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00147)    1.8000                          

(FINALDATA_REGISTER4_DFLIP_LATCH_MUX_N00150)    1.8000                          

(FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00144) 24.61E-09                         

(FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00147) 32.33E-09                         

(FINALDATA_REGISTER0_DFLIP0_LATCH_MUX_N00150) 40.05E-09                         

(FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00144) 24.61E-09                         

(FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00147) 32.33E-09                         

(FINALDATA_REGISTER0_DFLIP1_LATCH_MUX_N00150) 40.05E-09                         

(FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00144) 24.61E-09                         

(FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00147) 32.33E-09                         

(FINALDATA_REGISTER0_DFLIP2_LATCH_MUX_N00150) 40.05E-09                         

(FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00144) 32.33E-09                         

(FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00147) 24.61E-09                         

(FINALDATA_REGISTER0_DFLIP_LATCH0_MUX_N00150) 40.05E-09                         

(FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00144) 24.61E-09                         

(FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00147) 32.33E-09                         

(FINALDATA_REGISTER4_DFLIP0_LATCH_MUX_N00150) 40.05E-09                         

(FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00144)    1.8000                         

(FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00147)    1.8000                         

(FINALDATA_REGISTER4_DFLIP1_LATCH_MUX_N00150)    1.8000                         

(FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00144)    1.8000                         

(FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00147)    1.8000                         

(FINALDATA_REGISTER4_DFLIP2_LATCH_MUX_N00150)    1.8000                         

(FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00144) 111.4E-09                         

(FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00147)    1.8000                         

(FINALDATA_REGISTER4_DFLIP_LATCH0_MUX_N00150) 198.1E-09                         

(FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00144)    1.8000                        

(FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00147) 103.6E-09                        

(FINALDATA_REGISTER0_DFLIP0_LATCH0_MUX_N00150)    1.8000                        

(FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00144)    1.8000                        

(FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00147) 103.6E-09                        

(FINALDATA_REGISTER0_DFLIP1_LATCH0_MUX_N00150)    1.8000                        

(FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00144) 32.33E-09                        

(FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00147) 24.61E-09                        

(FINALDATA_REGISTER0_DFLIP2_LATCH0_MUX_N00150) 40.05E-09                        

(FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00144) 32.33E-09                        

(FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00147) 24.61E-09                        

(FINALDATA_REGISTER4_DFLIP0_LATCH0_MUX_N00150) 40.05E-09                        

(FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00144) 111.4E-09                        

(FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00147)    1.8000                        

(FINALDATA_REGISTER4_DFLIP1_LATCH0_MUX_N00150) 198.1E-09                        

(FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00144) 111.4E-09                        

(FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00147)    1.8000                        

(FINALDATA_REGISTER4_DFLIP2_LATCH0_MUX_N00150) 198.1E-09 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -4.925E-09
    V_V2         0.000E+00
    V_V3         0.000E+00
    V_V5         0.000E+00
    V_V6         1.618E-10
    V_V7         0.000E+00
    V_V8         0.000E+00

    TOTAL POWER DISSIPATION   8.87E-09  WATTS



          JOB CONCLUDED

          TOTAL JOB TIME           26.69
