{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714041975706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714041975706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 13:46:15 2024 " "Processing started: Thu Apr 25 13:46:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714041975706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714041975706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_g29_p1 -c lab2_g29_p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_g29_p1 -c lab2_g29_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714041975706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714041975947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714041975947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_g29_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_g29_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_g29_p1 " "Found entity 1: lab2_g29_p1" {  } { { "lab2_g29_p1.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p1/lab2_g29_p1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714041983824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714041983824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab2_g29_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab2_g29_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab2_g29_p1 " "Found entity 1: tb_lab2_g29_p1" {  } { { "tb_lab2_g29_p1.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p1/tb_lab2_g29_p1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714041983824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714041983824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 lab2_g29_p1.sv(20) " "Verilog HDL Implicit Net warning at lab2_g29_p1.sv(20): created implicit net for \"n4\"" {  } { { "lab2_g29_p1.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p1/lab2_g29_p1.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714041983824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n5 lab2_g29_p1.sv(20) " "Verilog HDL Implicit Net warning at lab2_g29_p1.sv(20): created implicit net for \"n5\"" {  } { { "lab2_g29_p1.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p1/lab2_g29_p1.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714041983824 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n2 lab2_g29_p1.sv(20) " "Verilog HDL error at lab2_g29_p1.sv(20): object \"n2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab2_g29_p1.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p1/lab2_g29_p1.sv" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714041983824 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "n3 lab2_g29_p1.sv(21) " "Verilog HDL error at lab2_g29_p1.sv(21): object \"n3\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab2_g29_p1.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p1/lab2_g29_p1.sv" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1714041983824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714041983895 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 25 13:46:23 2024 " "Processing ended: Thu Apr 25 13:46:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714041983895 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714041983895 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714041983895 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714041983895 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714041984521 ""}
