// Seed: 230364882
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd5,
    parameter id_9  = 32'd68
) (
    input wire id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    output supply1 id_4
    , id_26,
    input tri id_5,
    output tri id_6,
    output wor id_7,
    input tri id_8,
    input tri _id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wire id_14,
    input tri id_15,
    input tri0 id_16,
    input tri _id_17,
    input tri0 id_18,
    input tri id_19,
    output wor id_20,
    input supply0 id_21,
    output logic id_22,
    output tri id_23,
    input tri0 id_24
);
  always id_22 = id_24;
  id_27 :
  assert property (@({!id_0 == id_3, id_16}) -1)
  else;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27
  );
  wire id_28;
  struct packed {
    logic [id_17 : -1] id_29;
    logic id_30;
    logic id_31;
    logic [(  1 'b0 ) : id_9] id_32;
    logic [1 : 1 'h0] id_33;
    logic id_34;
  } id_35;
  parameter id_36 = 1 - -1;
  assign id_35.id_33 = id_8;
endmodule
