{"filters": 40, "kernel": [1, 1], "strides": [1, 1], "padding": "same", "dilation": [4, 4], "groups": 1, "input shape": [null, 114, 114, 240], "output shape": [null, 114, 114, 40], "output dtype": "float32", "compute dtype": "float32", "workload": "conv2d", "layers": {"param": {"time": 0.0}, "tvmgen_default_fused_layout_transform": {"time": 30.0973, "power": 69, "CPU0": 62, "DDR_AB": 4, "DDR_CD": 3, "CPU1": 22, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 186}, "tvmgen_default_fused_nn_contrib_conv2d_NCHWc": {"time": 82.6604, "power": 101, "CPU0": 94, "DDR_AB": 4, "DDR_CD": 3, "CPU1": 26, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 218}, "tvmgen_default_fused_layout_transform_1": {"time": 7.39161, "power": 23, "CPU0": 23, "DDR_AB": 0, "DDR_CD": 0, "CPU1": 17, "DDR_EF": 0, "DDR_GH": 0, "BLADE": 166}}, "data layout": "NCHW", "batch_size": 64, "time": 82.6604, "power": 99.0, "memory": -1, "relay": "free_var %data: Tensor[(64, 240, 114, 114), float32];\nnn.conv2d(%data, meta[relay.Constant][0], padding=[0, 0, 0, 0], dilation=[4, 4], channels=40, kernel_size=[1, 1])\n"}