$date
	Mon Nov 15 21:19:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module testebench $end
$var wire 1 ( reset $end
$var wire 4 ) push_estr [3:0] $end
$var wire 4 * push [3:0] $end
$var wire 1 + pop_estr $end
$var wire 1 , pop $end
$var wire 12 - fifo_out [11:0] $end
$var wire 1 . empty $end
$var wire 1 / clk $end
$var wire 4 0 almost_full [3:0] $end
$scope module arbiter2 $end
$var wire 2 1 class [1:0] $end
$var wire 1 ( reset $end
$var wire 1 . empty $end
$var wire 1 / clk $end
$var wire 4 2 almost_full [3:0] $end
$var reg 1 , pop $end
$var reg 4 3 push [3:0] $end
$upscope $end
$scope module arbiter2_es $end
$var wire 2 4 class [1:0] $end
$var wire 1 ( reset $end
$var wire 4 5 push_estr [3:0] $end
$var wire 1 + pop_estr $end
$var wire 1 . empty $end
$var wire 1 / clk $end
$var wire 4 6 almost_full [3:0] $end
$var wire 1 7 _10_ $end
$var wire 1 8 _09_ $end
$var wire 1 9 _08_ $end
$var wire 1 : _07_ $end
$var wire 1 ; _06_ $end
$var wire 1 < _05_ $end
$var wire 1 = _04_ $end
$var wire 1 > _03_ $end
$var wire 1 ? _02_ $end
$var wire 4 @ _01_ [3:0] $end
$var wire 1 A _00_ $end
$scope module _11_ $end
$var wire 1 B A $end
$var wire 1 ? Y $end
$upscope $end
$scope module _12_ $end
$var wire 1 C A $end
$var wire 1 > Y $end
$upscope $end
$scope module _13_ $end
$var wire 1 D A $end
$var wire 1 E B $end
$var wire 1 = Y $end
$upscope $end
$scope module _14_ $end
$var wire 1 F A $end
$var wire 1 < Y $end
$var wire 1 . B $end
$upscope $end
$scope module _15_ $end
$var wire 1 < A $end
$var wire 1 ; Y $end
$upscope $end
$scope module _16_ $end
$var wire 1 G A $end
$var wire 1 : Y $end
$var wire 1 ( B $end
$upscope $end
$scope module _17_ $end
$var wire 1 = A $end
$var wire 1 : B $end
$var wire 1 9 Y $end
$upscope $end
$scope module _18_ $end
$var wire 1 ; A $end
$var wire 1 9 B $end
$var wire 1 A Y $end
$upscope $end
$scope module _19_ $end
$var wire 1 > A $end
$var wire 1 A B $end
$var wire 1 8 Y $end
$upscope $end
$scope module _20_ $end
$var wire 1 H A $end
$var wire 1 8 B $end
$var wire 1 I Y $end
$upscope $end
$scope module _21_ $end
$var wire 1 J A $end
$var wire 1 A B $end
$var wire 1 7 Y $end
$upscope $end
$scope module _22_ $end
$var wire 1 K A $end
$var wire 1 7 B $end
$var wire 1 L Y $end
$upscope $end
$scope module _23_ $end
$var wire 1 ? A $end
$var wire 1 8 B $end
$var wire 1 M Y $end
$upscope $end
$scope module _24_ $end
$var wire 1 ? A $end
$var wire 1 7 B $end
$var wire 1 N Y $end
$upscope $end
$scope module _25_ $end
$var wire 1 A D $end
$var wire 1 / C $end
$var reg 1 + Q $end
$upscope $end
$scope module _26_ $end
$var wire 1 O D $end
$var wire 1 / C $end
$var reg 1 P Q $end
$upscope $end
$scope module _27_ $end
$var wire 1 Q D $end
$var wire 1 / C $end
$var reg 1 R Q $end
$upscope $end
$scope module _28_ $end
$var wire 1 S D $end
$var wire 1 / C $end
$var reg 1 T Q $end
$upscope $end
$scope module _29_ $end
$var wire 1 U D $end
$var wire 1 / C $end
$var reg 1 V Q $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 1 , pop $end
$var wire 1 + pop_estr $end
$var wire 4 W push [3:0] $end
$var wire 4 X push_estr [3:0] $end
$var reg 4 Y almost_full [3:0] $end
$var reg 1 / clk $end
$var reg 1 . empty $end
$var reg 12 Z fifo_out [11:0] $end
$var reg 1 ( reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 Z
b0 Y
bx X
bx W
xV
0U
xT
0S
xR
0Q
xP
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
b0 @
1?
1>
1=
1<
0;
0:
19
18
17
b0 6
bx 5
b0 4
bx 3
b0 2
b0 1
b0 0
0/
0.
b0 -
x,
x+
bx *
bx )
1(
x'
z&
z%
z$
z#
z"
z!
$end
#1
b0 *
b0 3
b0 W
0,
0+
0P
0R
0T
b0 )
b0 5
b0 X
0V
1/
#2
0/
#3
b1010010110 -
b1010010110 Z
1O
b1 @
1I
08
1A
09
1:
0(
1/
#4
0/
#5
b1 *
b1 3
b1 W
1,
1+
b1 )
b1 5
b1 X
1P
b110010110 -
b110010110 Z
1/
#6
0/
#7
0O
0I
1Q
b10 @
1L
18
07
0>
1C
1J
b1 4
b1 1
b10000100101 -
b10000100101 Z
1/
#8
0/
#9
1S
1M
08
0Q
17
b100 @
0L
0?
1>
1B
0C
1H
0J
1K
b10 4
b10 1
b10 *
b10 3
b10 W
0P
b10 )
b10 5
b10 X
1R
b100000100100 -
b100000100100 Z
1/
#10
0/
#11
0S
0M
1U
b1000 @
1N
18
07
0>
1C
1J
b11 4
b11 1
b111010100101 -
b111010100101 Z
1T
b100 )
b100 5
b100 X
0R
b100 *
b100 3
b100 W
1/
#12
0/
#13
0S
0M
0U
0A
b0 @
0N
18
19
17
1>
0=
0C
0J
b10 4
b10 1
1E
b1000 *
b1000 3
b1000 W
0T
b1000 )
b1000 5
b1000 X
1V
b101010100101 -
b101010100101 Z
b100 0
b100 2
b100 6
b100 Y
1/
#14
0/
#15
b0 )
b0 5
b0 X
0V
0+
b0 *
b0 3
b0 W
0,
1/
#16
0/
#17
1/
#18
0/
#19
1/
#20
0/
#21
1/
#22
0/
#23
1/
