LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mips_vhdl IS
	PORT (
		clk : IN STD_LOGIC
		--entrada :  IN STD_LOGIC_VECTOR(31 DOWNTO 0);		
		--saida   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END mips_vhdl;

ARCHITECTURE behavior OF mips_vhdl IS

BEGIN
	process (clk,
				Carry4_ula, Carry4_dado_leitura, Carry4_regEsc, Carry4_EscreveReg, Carry4_MemparaReg,
				Carry5_muxMemParaReg)
	BEGIN
		if (clk = '1' and clk'event) then
			--M1  : comp_mux2 port map (Carry4_dado_leitura, Carry4_ula, Carry4_MemparaReg, Carry5_muxMemParaReg);
			--PM2 : comp_registradores port map (clk, Carry4_EscreveReg, inutil1, inutil1, Carry4_regEsc, Carry5_muxMemParaReg, inutil2, inutil2);
		end if;
	end process;
END behavior;