#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 18 18:26:15 2024
# Process ID: 928
# Current directory: C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1
# Command line: vivado.exe -log design_1_conv2D_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv2D_0_0.tcl
# Log file: C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1/design_1_conv2D_0_0.vds
# Journal file: C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_conv2D_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/Downloads/btl/final/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_conv2D_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.102 ; gain = 101.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_conv2D_0_0' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_conv2D_0_0/synth/design_1_conv2D_0_0.vhd:186]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:12' bound to instance 'U0' of component 'conv2D_conv2D' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_conv2D_0_0/synth/design_1_conv2D_0_0.vhd:541]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:208]
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:340]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:346]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:352]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:355]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:376]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:388]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:394]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:397]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_AXILiteS_s_axi' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_AXILiteS_s_axi.vhd:12' bound to instance 'conv2D_AXILiteS_s_axi_U' of component 'conv2D_conv2D_AXILiteS_s_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1528]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_AXILiteS_s_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_AXILiteS_s_axi.vhd:122]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_AXILiteS_s_axi' (1#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_AXILiteS_s_axi.vhd:122]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:12' bound to instance 'conv2D_gmem0_m_axi_U' of component 'conv2D_conv2D_gmem0_m_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1568]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_throttl' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:956' bound to instance 'wreq_throttl' of component 'conv2D_conv2D_gmem0_m_axi_throttl' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_throttl' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1013]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'req_fifo' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo' (2#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'data_fifo' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1177]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized1' (2#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_throttl' (3#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1013]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_write' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2144' bound to instance 'bus_write' of component 'conv2D_conv2D_gmem0_m_axi_write' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:349]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_write' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2232]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:473' bound to instance 'rs_wreq' of component 'conv2D_conv2D_gmem0_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:490]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_reg_slice' (4#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'fifo_wreq' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized3' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized3' (4#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_buffer' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:724' bound to instance 'buff_wdata' of component 'conv2D_conv2D_gmem0_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_buffer' (5#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:746]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized5' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized5' (5#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'fifo_resp' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized7' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized7' (5#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'fifo_resp_to_user' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:3260]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized9' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_fifo__parameterized9' (5#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:614]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2593]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_write' (6#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:2232]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_read' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1201' bound to instance 'bus_read' of component 'conv2D_conv2D_gmem0_m_axi_read' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:413]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_read' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1279]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:473' bound to instance 'rs_rreq' of component 'conv2D_conv2D_gmem0_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1412]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'fifo_rreq' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1425]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_buffer' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:724' bound to instance 'fifo_rdata' of component 'conv2D_conv2D_gmem0_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1802]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_buffer__parameterized1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_buffer__parameterized1' (6#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:746]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:473' bound to instance 'rs_rdata' of component 'conv2D_conv2D_gmem0_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:490]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2' (6#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem0_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:597' bound to instance 'fifo_rctl' of component 'conv2D_conv2D_gmem0_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1833]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1579]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1633]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1647]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi_read' (7#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem0_m_axi' (8#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:12' bound to instance 'conv2D_gmem1_m_axi_U' of component 'conv2D_conv2D_gmem1_m_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1684]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_throttl' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:956' bound to instance 'wreq_throttl' of component 'conv2D_conv2D_gmem1_m_axi_throttl' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_throttl' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1013]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'req_fifo' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo' (9#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'data_fifo' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1177]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized1' (9#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_throttl' (10#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1013]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_write' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2144' bound to instance 'bus_write' of component 'conv2D_conv2D_gmem1_m_axi_write' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:349]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_write' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2232]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:473' bound to instance 'rs_wreq' of component 'conv2D_conv2D_gmem1_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:490]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_reg_slice' (11#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'fifo_wreq' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized3' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized3' (11#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_buffer' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:724' bound to instance 'buff_wdata' of component 'conv2D_conv2D_gmem1_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_buffer' (12#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:746]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized5' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized5' (12#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'fifo_resp' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized7' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized7' (12#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'fifo_resp_to_user' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:3260]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized9' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_fifo__parameterized9' (12#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:614]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2593]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_write' (13#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:2232]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_read' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1201' bound to instance 'bus_read' of component 'conv2D_conv2D_gmem1_m_axi_read' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:413]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_read' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1279]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:473' bound to instance 'rs_rreq' of component 'conv2D_conv2D_gmem1_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1412]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'fifo_rreq' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1425]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_buffer' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:724' bound to instance 'fifo_rdata' of component 'conv2D_conv2D_gmem1_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1802]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_buffer__parameterized1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_buffer__parameterized1' (13#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:746]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:473' bound to instance 'rs_rdata' of component 'conv2D_conv2D_gmem1_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:490]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2' (13#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem1_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:597' bound to instance 'fifo_rctl' of component 'conv2D_conv2D_gmem1_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1833]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1579]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1633]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1647]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi_read' (14#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem1_m_axi' (15#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:12' bound to instance 'conv2D_gmem2_m_axi_U' of component 'conv2D_conv2D_gmem2_m_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1800]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:143]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_throttl' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:956' bound to instance 'wreq_throttl' of component 'conv2D_conv2D_gmem2_m_axi_throttl' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_throttl' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1013]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'req_fifo' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1133]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo' (16#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'data_fifo' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1177]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 37 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized1' (16#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_throttl' (17#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1013]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_write' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2144' bound to instance 'bus_write' of component 'conv2D_conv2D_gmem2_m_axi_write' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:349]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_write' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2232]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:473' bound to instance 'rs_wreq' of component 'conv2D_conv2D_gmem2_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:490]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_reg_slice' (18#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'fifo_wreq' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized3' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized3' (18#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_buffer' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:724' bound to instance 'buff_wdata' of component 'conv2D_conv2D_gmem2_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2780]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_buffer' (19#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:746]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'fifo_burst' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2812]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized5' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized5' (19#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'fifo_resp' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized7' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized7' (19#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'fifo_resp_to_user' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:3260]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized9' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_fifo__parameterized9' (19#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:614]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2593]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_write' (20#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:2232]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_read' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1201' bound to instance 'bus_read' of component 'conv2D_conv2D_gmem2_m_axi_read' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:413]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_read' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1279]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:473' bound to instance 'rs_rreq' of component 'conv2D_conv2D_gmem2_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1412]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'fifo_rreq' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1425]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_buffer' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:724' bound to instance 'fifo_rdata' of component 'conv2D_conv2D_gmem2_m_axi_buffer' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1802]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_buffer__parameterized1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:746]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_buffer__parameterized1' (20#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:746]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_reg_slice' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:473' bound to instance 'rs_rdata' of component 'conv2D_conv2D_gmem2_m_axi_reg_slice' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1820]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:490]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2' (20#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:490]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_gmem2_m_axi_fifo' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:597' bound to instance 'fifo_rctl' of component 'conv2D_conv2D_gmem2_m_axi_fifo' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1833]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_1_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1579]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1633]
WARNING: [Synth 8-6014] Unused sequential element invalid_len_event_2_reg was removed.  [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1647]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi_read' (21#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_gmem2_m_axi' (22#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:143]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U1' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1916]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:70]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:12' bound to instance 'conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U' of component 'conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0' (23#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D_mul_32s_32s_32_4_1' (24#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:70]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U2' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1931]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U3' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1946]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U4' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1961]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U5' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1976]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U6' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:1991]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U7' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2006]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U8' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2021]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U9' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2036]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U10' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2051]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U11' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2066]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U12' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2081]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U13' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2096]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U14' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2111]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U15' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U16' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2141]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U17' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2156]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U18' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2171]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U19' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U20' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2201]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U21' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2216]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U22' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2231]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U23' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2246]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U24' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2261]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U25' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2276]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U26' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2291]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U27' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2306]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U28' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2321]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U29' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2336]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U30' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U31' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2366]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U32' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2381]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U33' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2396]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U34' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2411]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U35' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2426]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U36' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2441]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U37' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2456]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U38' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2471]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U39' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2486]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U40' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2501]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U41' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2516]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U42' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2531]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U43' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2546]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U44' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2561]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U45' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2576]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'conv2D_conv2D_mul_32s_32s_32_4_1' declared at 'c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:54' bound to instance 'conv2D_mul_32s_32s_32_4_1_U46' of component 'conv2D_conv2D_mul_32s_32s_32_4_1' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:2591]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv2D_conv2D' (25#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'design_1_conv2D_0_0' (26#1) [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_conv2D_0_0/synth/design_1_conv2D_0_0.vhd:186]
WARNING: [Synth 8-3331] design conv2D_conv2D_mul_32s_32s_32_4_1 has unconnected port reset
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem2_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem1_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design conv2D_conv2D_gmem0_m_axi_write has unconnected port wdata_user[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 529.043 ; gain = 234.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 529.043 ; gain = 234.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 529.043 ; gain = 234.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_conv2D_0_0/constraints/conv2D_conv2D_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_conv2D_0_0/constraints/conv2D_conv2D_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 946.785 ; gain = 0.203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 959.934 ; gain = 0.203
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.644 . Memory (MB): peak = 961.109 ; gain = 14.324
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 961.109 ; gain = 666.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 961.109 ; gain = 666.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 961.109 ; gain = 666.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv2D_conv2D_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv2D_conv2D_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:1168]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2D_conv2D_gmem0_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:806]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem0_m_axi.vhd:806]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:1168]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2D_conv2D_gmem1_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:806]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem1_m_axi.vhd:806]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:1168]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2D_conv2D_gmem2_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:806]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:698]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_gmem2_m_axi.vhd:806]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv2D_conv2D_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv2D_conv2D_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2D_conv2D_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2D_conv2D_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2D_conv2D_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 961.109 ; gain = 666.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |conv2D_conv2D__GB0 |           1|     28885|
|2     |conv2D_conv2D__GB1 |           1|     13752|
|3     |conv2D_conv2D__GB2 |           1|     25405|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 12    
	   2 Input     63 Bit       Adders := 26    
	   2 Input     52 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 24    
	   3 Input     32 Bit       Adders := 27    
	   2 Input     12 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 21    
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               96 Bit    Registers := 18    
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 59    
	               63 Bit    Registers := 5     
	               62 Bit    Registers := 8     
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 3     
	               36 Bit    Registers := 9     
	               35 Bit    Registers := 9     
	               34 Bit    Registers := 6     
	               32 Bit    Registers := 515   
	               25 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 21    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 176   
+---Multipliers : 
	                32x32  Multipliers := 81    
+---RAMs : 
	               9K Bit         RAMs := 3     
	               8K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 24    
	   2 Input     52 Bit        Muxes := 6     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 3     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 31    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 127   
	   3 Input      2 Bit        Muxes := 27    
	   5 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 201   
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv2D_conv2D_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module conv2D_conv2D_gmem2_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem2_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module conv2D_conv2D_gmem2_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem2_m_axi_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem2_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module conv2D_conv2D_gmem1_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem1_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module conv2D_conv2D_gmem1_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem1_m_axi_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem1_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module conv2D_conv2D_gmem0_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem0_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module conv2D_conv2D_gmem0_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module conv2D_conv2D_gmem0_m_axi_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv2D_conv2D_gmem0_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module conv2D_conv2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 26    
	   2 Input     32 Bit       Adders := 18    
	   3 Input     32 Bit       Adders := 27    
+---Registers : 
	               64 Bit    Registers := 29    
	               63 Bit    Registers := 5     
	               62 Bit    Registers := 8     
	               32 Bit    Registers := 160   
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/b_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/b_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-4471] merging register 'conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' into 'conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/a_reg0_reg[31:0]' [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Admin/Downloads/btl/final/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/ba91/hdl/vhdl/conv2D_conv2D_mul_32s_32s_32_4_1.vhd:37]
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is: A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_write/rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/conv2D_gmem2_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[94]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[93]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[92]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[91]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[90]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[89]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[88]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[87]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[86]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[85]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[84]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[83]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[82]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[81]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[80]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[79]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[78]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[77]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[76]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[75]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[74]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[73]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[72]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[71]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[70]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[69]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[68]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[67]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[64]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[66]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[65]' (FDE) to 'U0/i_0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/data_p1_reg[95]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv2D_conv2D_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv2D_conv2D_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module conv2D_conv2D_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module conv2D_conv2D_gmem2_m_axi.
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[68]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'U0/i_1/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module conv2D_conv2D_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module conv2D_conv2D_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module conv2D_conv2D_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module conv2D_conv2D_gmem0_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 972.098 ; gain = 677.273
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 324, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U55/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U52/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U70/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U56/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U72/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U71/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U81/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U78/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U80/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U48/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U47/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U60/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U51/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U68/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U67/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U79/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U75/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U77/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U43/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U42/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U54/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U44/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U64/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U59/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U76/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U73/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U74/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U36/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U20/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U32/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U46/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U50/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U40/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U69/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U63/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U66/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U19/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U12/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U24/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U35/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U39/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U31/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U65/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U58/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U62/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U11/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U8/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U18/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U16/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U28/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U23/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U61/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U53/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U57/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U30/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U6/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U15/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U41/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U45/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U34/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U49/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U27/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U38/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U5/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U3/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U10/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U29/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U33/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U14/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U37/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U22/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U26/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U2/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U1/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U7/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U4/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U13/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U9/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U25/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U17/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A2*B''.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product, operation Mode is (post resource management): A''*B''.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product.
DSP Report: Generating DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg, operation Mode is (post resource management): (PCIN>>17)+A''*B2.
DSP Report: register B is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: register conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
DSP Report: operator conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/tmp_product is absorbed into DSP conv2D_mul_32s_32s_32_4_1_U21/conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U/buff0_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv2D_conv2D_gmem2_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv2D_conv2D_gmem1_m_axi_buffer__parameterized1: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv2D_conv2D_gmem0_m_axi_buffer__parameterized1: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B2            | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A2*B2  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2D_conv2D | A''*B''           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|conv2D_conv2D | (PCIN>>17)+A''*B2 | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/i_0/conv2D_gmem2_m_axi_U/i_12/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_1/conv2D_gmem1_m_axi_U/bus_readi_71/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_1/conv2D_gmem0_m_axi_U/bus_readi_71/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |conv2D_conv2D__GB0 |           1|     13201|
|2     |conv2D_conv2D__GB1 |           1|      3730|
|3     |conv2D_conv2D__GB2 |           1|    102176|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:52 . Memory (MB): peak = 972.098 ; gain = 677.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1144.867 ; gain = 850.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv2D_conv2D_gmem2_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv2D_conv2D_gmem1_m_axi_buffer__parameterized1: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|conv2D_conv2D_gmem0_m_axi_buffer__parameterized1: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+--------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |conv2D_conv2D__GB0 |           1|     13201|
|2     |conv2D_conv2D__GB1 |           1|      3730|
|3     |conv2D_conv2D__GB2 |           1|    102176|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net gmem1_RDATA[17] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[18] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[19] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[20] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[21] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[22] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[23] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[24] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[25] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[26] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[27] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[28] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[29] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[30] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[31] is driving 324 big block pins (URAM, BRAM and DSP loads). Created 33 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[15] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem1_RDATA[16] is driving 81 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net gmem0_RDATA[31] is driving 464 big block pins (URAM, BRAM and DSP loads). Created 47 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:56 ; elapsed = 00:02:57 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:56 ; elapsed = 00:02:57 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:01 ; elapsed = 00:03:02 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:01 ; elapsed = 00:03:02 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:03:03 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:03:03 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[15] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2629|
|2     |DSP48E1   |    81|
|3     |DSP48E1_3 |   110|
|4     |LUT1      |   264|
|5     |LUT2      |  5497|
|6     |LUT3      |  2503|
|7     |LUT4      |  2203|
|8     |LUT5      |   705|
|9     |LUT6      |  5827|
|10    |MUXF7     |    27|
|11    |MUXF8     |     1|
|12    |RAMB18E1  |     3|
|13    |SRL16E    |   299|
|14    |FDRE      | 16529|
|15    |FDSE      |    10|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                         |Module                                              |Cells |
+------+-------------------------------------------------+----------------------------------------------------+------+
|1     |top                                              |                                                    | 36688|
|2     |  U0                                             |conv2D_conv2D                                       | 36688|
|3     |    conv2D_AXILiteS_s_axi_U                      |conv2D_conv2D_AXILiteS_s_axi                        |  1585|
|4     |    conv2D_gmem0_m_axi_U                         |conv2D_conv2D_gmem0_m_axi                           |  3086|
|5     |      bus_read                                   |conv2D_conv2D_gmem0_m_axi_read                      |  3086|
|6     |        fifo_rctl                                |conv2D_conv2D_gmem0_m_axi_fifo__parameterized7      |    38|
|7     |        fifo_rdata                               |conv2D_conv2D_gmem0_m_axi_buffer__parameterized1    |   170|
|8     |        fifo_rreq                                |conv2D_conv2D_gmem0_m_axi_fifo__parameterized3      |   216|
|9     |        rs_rdata                                 |conv2D_conv2D_gmem0_m_axi_reg_slice__parameterized2 |  1767|
|10    |        rs_rreq                                  |conv2D_conv2D_gmem0_m_axi_reg_slice                 |   218|
|11    |    conv2D_gmem1_m_axi_U                         |conv2D_conv2D_gmem1_m_axi                           |  1839|
|12    |      bus_read                                   |conv2D_conv2D_gmem1_m_axi_read                      |  1839|
|13    |        fifo_rctl                                |conv2D_conv2D_gmem1_m_axi_fifo__parameterized7      |    38|
|14    |        fifo_rdata                               |conv2D_conv2D_gmem1_m_axi_buffer__parameterized1    |   170|
|15    |        fifo_rreq                                |conv2D_conv2D_gmem1_m_axi_fifo__parameterized3      |   216|
|16    |        rs_rdata                                 |conv2D_conv2D_gmem1_m_axi_reg_slice__parameterized2 |   539|
|17    |        rs_rreq                                  |conv2D_conv2D_gmem1_m_axi_reg_slice                 |   199|
|18    |    conv2D_gmem2_m_axi_U                         |conv2D_conv2D_gmem2_m_axi                           |  1695|
|19    |      bus_read                                   |conv2D_conv2D_gmem2_m_axi_read                      |    37|
|20    |        fifo_rdata                               |conv2D_conv2D_gmem2_m_axi_buffer__parameterized1    |    27|
|21    |        rs_rdata                                 |conv2D_conv2D_gmem2_m_axi_reg_slice__parameterized2 |     7|
|22    |      bus_write                                  |conv2D_conv2D_gmem2_m_axi_write                     |  1397|
|23    |        buff_wdata                               |conv2D_conv2D_gmem2_m_axi_buffer                    |   174|
|24    |        \bus_equal_gen.fifo_burst                |conv2D_conv2D_gmem2_m_axi_fifo__parameterized5      |    49|
|25    |        fifo_resp                                |conv2D_conv2D_gmem2_m_axi_fifo__parameterized7      |    28|
|26    |        fifo_resp_to_user                        |conv2D_conv2D_gmem2_m_axi_fifo__parameterized9      |    17|
|27    |        fifo_wreq                                |conv2D_conv2D_gmem2_m_axi_fifo__parameterized3      |   219|
|28    |        rs_wreq                                  |conv2D_conv2D_gmem2_m_axi_reg_slice                 |   199|
|29    |      wreq_throttl                               |conv2D_conv2D_gmem2_m_axi_throttl                   |   261|
|30    |        \aggressive_gen.data_fifo                |conv2D_conv2D_gmem2_m_axi_fifo__parameterized1      |   100|
|31    |        \aggressive_gen.req_fifo                 |conv2D_conv2D_gmem2_m_axi_fifo                      |   154|
|32    |    conv2D_mul_32s_32s_32_4_1_U1                 |conv2D_conv2D_mul_32s_32s_32_4_1                    |    71|
|33    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_159        |    71|
|34    |    conv2D_mul_32s_32s_32_4_1_U10                |conv2D_conv2D_mul_32s_32s_32_4_1_0                  |    71|
|35    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_158        |    71|
|36    |    conv2D_mul_32s_32s_32_4_1_U11                |conv2D_conv2D_mul_32s_32s_32_4_1_1                  |    71|
|37    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_157        |    71|
|38    |    conv2D_mul_32s_32s_32_4_1_U12                |conv2D_conv2D_mul_32s_32s_32_4_1_2                  |    71|
|39    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_156        |    71|
|40    |    conv2D_mul_32s_32s_32_4_1_U13                |conv2D_conv2D_mul_32s_32s_32_4_1_3                  |    71|
|41    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_155        |    71|
|42    |    conv2D_mul_32s_32s_32_4_1_U14                |conv2D_conv2D_mul_32s_32s_32_4_1_4                  |    71|
|43    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_154        |    71|
|44    |    conv2D_mul_32s_32s_32_4_1_U15                |conv2D_conv2D_mul_32s_32s_32_4_1_5                  |    71|
|45    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_153        |    71|
|46    |    conv2D_mul_32s_32s_32_4_1_U16                |conv2D_conv2D_mul_32s_32s_32_4_1_6                  |    71|
|47    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_152        |    71|
|48    |    conv2D_mul_32s_32s_32_4_1_U17                |conv2D_conv2D_mul_32s_32s_32_4_1_7                  |    71|
|49    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_151        |    71|
|50    |    conv2D_mul_32s_32s_32_4_1_U18                |conv2D_conv2D_mul_32s_32s_32_4_1_8                  |    71|
|51    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_150        |    71|
|52    |    conv2D_mul_32s_32s_32_4_1_U19                |conv2D_conv2D_mul_32s_32s_32_4_1_9                  |    71|
|53    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_149        |    71|
|54    |    conv2D_mul_32s_32s_32_4_1_U2                 |conv2D_conv2D_mul_32s_32s_32_4_1_10                 |    71|
|55    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_148        |    71|
|56    |    conv2D_mul_32s_32s_32_4_1_U20                |conv2D_conv2D_mul_32s_32s_32_4_1_11                 |    71|
|57    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_147        |    71|
|58    |    conv2D_mul_32s_32s_32_4_1_U21                |conv2D_conv2D_mul_32s_32s_32_4_1_12                 |    71|
|59    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_146        |    71|
|60    |    conv2D_mul_32s_32s_32_4_1_U22                |conv2D_conv2D_mul_32s_32s_32_4_1_13                 |    71|
|61    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_145        |    71|
|62    |    conv2D_mul_32s_32s_32_4_1_U23                |conv2D_conv2D_mul_32s_32s_32_4_1_14                 |    71|
|63    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_144        |    71|
|64    |    conv2D_mul_32s_32s_32_4_1_U24                |conv2D_conv2D_mul_32s_32s_32_4_1_15                 |    71|
|65    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_143        |    71|
|66    |    conv2D_mul_32s_32s_32_4_1_U25                |conv2D_conv2D_mul_32s_32s_32_4_1_16                 |    71|
|67    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_142        |    71|
|68    |    conv2D_mul_32s_32s_32_4_1_U26                |conv2D_conv2D_mul_32s_32s_32_4_1_17                 |    71|
|69    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_141        |    71|
|70    |    conv2D_mul_32s_32s_32_4_1_U27                |conv2D_conv2D_mul_32s_32s_32_4_1_18                 |    71|
|71    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_140        |    71|
|72    |    conv2D_mul_32s_32s_32_4_1_U28                |conv2D_conv2D_mul_32s_32s_32_4_1_19                 |    71|
|73    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_139        |    71|
|74    |    conv2D_mul_32s_32s_32_4_1_U29                |conv2D_conv2D_mul_32s_32s_32_4_1_20                 |    71|
|75    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_138        |    71|
|76    |    conv2D_mul_32s_32s_32_4_1_U3                 |conv2D_conv2D_mul_32s_32s_32_4_1_21                 |    71|
|77    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_137        |    71|
|78    |    conv2D_mul_32s_32s_32_4_1_U30                |conv2D_conv2D_mul_32s_32s_32_4_1_22                 |    71|
|79    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_136        |    71|
|80    |    conv2D_mul_32s_32s_32_4_1_U31                |conv2D_conv2D_mul_32s_32s_32_4_1_23                 |    71|
|81    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_135        |    71|
|82    |    conv2D_mul_32s_32s_32_4_1_U32                |conv2D_conv2D_mul_32s_32s_32_4_1_24                 |    71|
|83    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_134        |    71|
|84    |    conv2D_mul_32s_32s_32_4_1_U33                |conv2D_conv2D_mul_32s_32s_32_4_1_25                 |    71|
|85    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_133        |    71|
|86    |    conv2D_mul_32s_32s_32_4_1_U34                |conv2D_conv2D_mul_32s_32s_32_4_1_26                 |    71|
|87    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_132        |    71|
|88    |    conv2D_mul_32s_32s_32_4_1_U35                |conv2D_conv2D_mul_32s_32s_32_4_1_27                 |    71|
|89    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_131        |    71|
|90    |    conv2D_mul_32s_32s_32_4_1_U36                |conv2D_conv2D_mul_32s_32s_32_4_1_28                 |   289|
|91    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_130        |   289|
|92    |    conv2D_mul_32s_32s_32_4_1_U37                |conv2D_conv2D_mul_32s_32s_32_4_1_29                 |   289|
|93    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_129        |   289|
|94    |    conv2D_mul_32s_32s_32_4_1_U38                |conv2D_conv2D_mul_32s_32s_32_4_1_30                 |   289|
|95    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_128        |   289|
|96    |    conv2D_mul_32s_32s_32_4_1_U39                |conv2D_conv2D_mul_32s_32s_32_4_1_31                 |   289|
|97    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_127        |   289|
|98    |    conv2D_mul_32s_32s_32_4_1_U4                 |conv2D_conv2D_mul_32s_32s_32_4_1_32                 |   289|
|99    |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_126        |   289|
|100   |    conv2D_mul_32s_32s_32_4_1_U40                |conv2D_conv2D_mul_32s_32s_32_4_1_33                 |   289|
|101   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_125        |   289|
|102   |    conv2D_mul_32s_32s_32_4_1_U41                |conv2D_conv2D_mul_32s_32s_32_4_1_34                 |   289|
|103   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_124        |   289|
|104   |    conv2D_mul_32s_32s_32_4_1_U42                |conv2D_conv2D_mul_32s_32s_32_4_1_35                 |   289|
|105   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_123        |   289|
|106   |    conv2D_mul_32s_32s_32_4_1_U43                |conv2D_conv2D_mul_32s_32s_32_4_1_36                 |   289|
|107   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_122        |   289|
|108   |    conv2D_mul_32s_32s_32_4_1_U44                |conv2D_conv2D_mul_32s_32s_32_4_1_37                 |   289|
|109   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_121        |   289|
|110   |    conv2D_mul_32s_32s_32_4_1_U45                |conv2D_conv2D_mul_32s_32s_32_4_1_38                 |   289|
|111   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_120        |   289|
|112   |    conv2D_mul_32s_32s_32_4_1_U46                |conv2D_conv2D_mul_32s_32s_32_4_1_39                 |   289|
|113   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_119        |   289|
|114   |    conv2D_mul_32s_32s_32_4_1_U47                |conv2D_conv2D_mul_32s_32s_32_4_1_40                 |   289|
|115   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_118        |   289|
|116   |    conv2D_mul_32s_32s_32_4_1_U48                |conv2D_conv2D_mul_32s_32s_32_4_1_41                 |   289|
|117   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_117        |   289|
|118   |    conv2D_mul_32s_32s_32_4_1_U49                |conv2D_conv2D_mul_32s_32s_32_4_1_42                 |   289|
|119   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_116        |   289|
|120   |    conv2D_mul_32s_32s_32_4_1_U5                 |conv2D_conv2D_mul_32s_32s_32_4_1_43                 |   289|
|121   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_115        |   289|
|122   |    conv2D_mul_32s_32s_32_4_1_U50                |conv2D_conv2D_mul_32s_32s_32_4_1_44                 |   289|
|123   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_114        |   289|
|124   |    conv2D_mul_32s_32s_32_4_1_U51                |conv2D_conv2D_mul_32s_32s_32_4_1_45                 |   289|
|125   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_113        |   289|
|126   |    conv2D_mul_32s_32s_32_4_1_U52                |conv2D_conv2D_mul_32s_32s_32_4_1_46                 |   289|
|127   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_112        |   289|
|128   |    conv2D_mul_32s_32s_32_4_1_U53                |conv2D_conv2D_mul_32s_32s_32_4_1_47                 |   289|
|129   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_111        |   289|
|130   |    conv2D_mul_32s_32s_32_4_1_U54                |conv2D_conv2D_mul_32s_32s_32_4_1_48                 |   289|
|131   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_110        |   289|
|132   |    conv2D_mul_32s_32s_32_4_1_U55                |conv2D_conv2D_mul_32s_32s_32_4_1_49                 |   289|
|133   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_109        |   289|
|134   |    conv2D_mul_32s_32s_32_4_1_U56                |conv2D_conv2D_mul_32s_32s_32_4_1_50                 |   289|
|135   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_108        |   289|
|136   |    conv2D_mul_32s_32s_32_4_1_U57                |conv2D_conv2D_mul_32s_32s_32_4_1_51                 |   289|
|137   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_107        |   289|
|138   |    conv2D_mul_32s_32s_32_4_1_U58                |conv2D_conv2D_mul_32s_32s_32_4_1_52                 |   289|
|139   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_106        |   289|
|140   |    conv2D_mul_32s_32s_32_4_1_U59                |conv2D_conv2D_mul_32s_32s_32_4_1_53                 |   289|
|141   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_105        |   289|
|142   |    conv2D_mul_32s_32s_32_4_1_U6                 |conv2D_conv2D_mul_32s_32s_32_4_1_54                 |   289|
|143   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_104        |   289|
|144   |    conv2D_mul_32s_32s_32_4_1_U60                |conv2D_conv2D_mul_32s_32s_32_4_1_55                 |   289|
|145   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_103        |   289|
|146   |    conv2D_mul_32s_32s_32_4_1_U61                |conv2D_conv2D_mul_32s_32s_32_4_1_56                 |   289|
|147   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_102        |   289|
|148   |    conv2D_mul_32s_32s_32_4_1_U62                |conv2D_conv2D_mul_32s_32s_32_4_1_57                 |   289|
|149   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_101        |   289|
|150   |    conv2D_mul_32s_32s_32_4_1_U63                |conv2D_conv2D_mul_32s_32s_32_4_1_58                 |   289|
|151   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_100        |   289|
|152   |    conv2D_mul_32s_32s_32_4_1_U64                |conv2D_conv2D_mul_32s_32s_32_4_1_59                 |   289|
|153   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_99         |   289|
|154   |    conv2D_mul_32s_32s_32_4_1_U65                |conv2D_conv2D_mul_32s_32s_32_4_1_60                 |   289|
|155   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_98         |   289|
|156   |    conv2D_mul_32s_32s_32_4_1_U66                |conv2D_conv2D_mul_32s_32s_32_4_1_61                 |   289|
|157   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_97         |   289|
|158   |    conv2D_mul_32s_32s_32_4_1_U67                |conv2D_conv2D_mul_32s_32s_32_4_1_62                 |   289|
|159   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_96         |   289|
|160   |    conv2D_mul_32s_32s_32_4_1_U68                |conv2D_conv2D_mul_32s_32s_32_4_1_63                 |   289|
|161   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_95         |   289|
|162   |    conv2D_mul_32s_32s_32_4_1_U69                |conv2D_conv2D_mul_32s_32s_32_4_1_64                 |   289|
|163   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_94         |   289|
|164   |    conv2D_mul_32s_32s_32_4_1_U7                 |conv2D_conv2D_mul_32s_32s_32_4_1_65                 |   289|
|165   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_93         |   289|
|166   |    conv2D_mul_32s_32s_32_4_1_U70                |conv2D_conv2D_mul_32s_32s_32_4_1_66                 |   289|
|167   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_92         |   289|
|168   |    conv2D_mul_32s_32s_32_4_1_U71                |conv2D_conv2D_mul_32s_32s_32_4_1_67                 |   289|
|169   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_91         |   289|
|170   |    conv2D_mul_32s_32s_32_4_1_U72                |conv2D_conv2D_mul_32s_32s_32_4_1_68                 |   289|
|171   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_90         |   289|
|172   |    conv2D_mul_32s_32s_32_4_1_U73                |conv2D_conv2D_mul_32s_32s_32_4_1_69                 |   289|
|173   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_89         |   289|
|174   |    conv2D_mul_32s_32s_32_4_1_U74                |conv2D_conv2D_mul_32s_32s_32_4_1_70                 |   289|
|175   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_88         |   289|
|176   |    conv2D_mul_32s_32s_32_4_1_U75                |conv2D_conv2D_mul_32s_32s_32_4_1_71                 |   289|
|177   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_87         |   289|
|178   |    conv2D_mul_32s_32s_32_4_1_U76                |conv2D_conv2D_mul_32s_32s_32_4_1_72                 |   289|
|179   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_86         |   289|
|180   |    conv2D_mul_32s_32s_32_4_1_U77                |conv2D_conv2D_mul_32s_32s_32_4_1_73                 |   289|
|181   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_85         |   289|
|182   |    conv2D_mul_32s_32s_32_4_1_U78                |conv2D_conv2D_mul_32s_32s_32_4_1_74                 |   289|
|183   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_84         |   289|
|184   |    conv2D_mul_32s_32s_32_4_1_U79                |conv2D_conv2D_mul_32s_32s_32_4_1_75                 |   289|
|185   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_83         |   289|
|186   |    conv2D_mul_32s_32s_32_4_1_U8                 |conv2D_conv2D_mul_32s_32s_32_4_1_76                 |   289|
|187   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_82         |   289|
|188   |    conv2D_mul_32s_32s_32_4_1_U80                |conv2D_conv2D_mul_32s_32s_32_4_1_77                 |   289|
|189   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_81         |   289|
|190   |    conv2D_mul_32s_32s_32_4_1_U81                |conv2D_conv2D_mul_32s_32s_32_4_1_78                 |   289|
|191   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_80         |   289|
|192   |    conv2D_mul_32s_32s_32_4_1_U9                 |conv2D_conv2D_mul_32s_32s_32_4_1_79                 |   289|
|193   |      conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0_U |conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0            |   289|
+------+-------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:03:03 . Memory (MB): peak = 1469.348 ; gain = 1174.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:02:48 . Memory (MB): peak = 1469.348 ; gain = 742.457
Synthesis Optimization Complete : Time (s): cpu = 00:03:03 ; elapsed = 00:03:04 . Memory (MB): peak = 1469.348 ; gain = 1174.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2851 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1469.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
694 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:12 ; elapsed = 00:03:13 . Memory (MB): peak = 1469.348 ; gain = 1181.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1469.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1/design_1_conv2D_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.348 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv2D_0_0, cache-ID = 5c1771772d087f7a
INFO: [Coretcl 2-1174] Renamed 192 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1469.348 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Downloads/btl/final/project_1/project_1.runs/design_1_conv2D_0_0_synth_1/design_1_conv2D_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.348 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv2D_0_0_utilization_synth.rpt -pb design_1_conv2D_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 18:29:56 2024...
