Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov 19 21:56:23 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  177         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1081)
5. checking no_input_delay (1)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 177 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1081)
---------------------------------------------------
 There are 1081 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1114          inf        0.000                      0                 1114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1114 Endpoints
Min Delay          1114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.962ns  (logic 6.570ns (32.913%)  route 13.392ns (67.087%))
  Logic Levels:           17  (CARRY4=8 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.084 r  register_bank/result_OBUFT[31]_inst_i_1/O[3]
                         net (fo=2, routed)           3.161    16.245    result_OBUF[31]
    B19                  OBUFT (Prop_obuft_I_O)       3.717    19.962 r  result_OBUFT[31]_inst/O
                         net (fo=0)                   0.000    19.962    result[31]
    B19                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.418ns  (logic 6.503ns (33.489%)  route 12.915ns (66.511%))
  Logic Levels:           17  (CARRY4=8 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 r  register_bank/result_OBUFT[31]_inst_i_1/O[2]
                         net (fo=2, routed)           2.684    15.694    result_OBUF[30]
    J19                  OBUFT (Prop_obuft_I_O)       3.724    19.418 r  result_OBUFT[30]_inst/O
                         net (fo=0)                   0.000    19.418    result[30]
    J19                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.264ns  (logic 6.594ns (34.230%)  route 12.670ns (65.770%))
  Logic Levels:           18  (CARRY4=9 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.885 r  register_bank/result_OBUFT[31]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.885    ctrl_unit/CO[0]
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.107 r  ctrl_unit/result_OBUF[32]_inst_i_1/O[0]
                         net (fo=1, routed)           2.439    15.546    result_OBUF[32]
    K19                  OBUF (Prop_obuf_I_O)         3.718    19.264 r  result_OBUF[32]_inst/O
                         net (fo=0)                   0.000    19.264    result[32]
    K19                                                               r  result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.262ns  (logic 6.599ns (34.259%)  route 12.663ns (65.741%))
  Logic Levels:           17  (CARRY4=8 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.105 r  register_bank/result_OBUFT[31]_inst_i_1/O[1]
                         net (fo=2, routed)           2.432    15.537    result_OBUF[29]
    L16                  OBUFT (Prop_obuft_I_O)       3.725    19.262 r  result_OBUFT[29]_inst/O
                         net (fo=0)                   0.000    19.262    result[29]
    L16                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.180ns  (logic 6.452ns (33.641%)  route 12.727ns (66.359%))
  Logic Levels:           16  (CARRY4=7 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.991 r  register_bank/result_OBUFT[27]_inst_i_1/O[1]
                         net (fo=2, routed)           2.496    15.487    result_OBUF[25]
    H17                  OBUFT (Prop_obuft_I_O)       3.692    19.180 r  result_OBUFT[25]_inst/O
                         net (fo=0)                   0.000    19.180    result[25]
    H17                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.067ns  (logic 6.355ns (33.329%)  route 12.712ns (66.671%))
  Logic Levels:           16  (CARRY4=7 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.896 r  register_bank/result_OBUFT[27]_inst_i_1/O[2]
                         net (fo=2, routed)           2.481    15.377    result_OBUF[26]
    H16                  OBUFT (Prop_obuft_I_O)       3.690    19.067 r  result_OBUFT[26]_inst/O
                         net (fo=0)                   0.000    19.067    result[26]
    H16                                                               r  result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.021ns  (logic 6.486ns (34.100%)  route 12.535ns (65.900%))
  Logic Levels:           17  (CARRY4=8 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.771 r  register_bank/result_OBUFT[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.771    register_bank/result_OBUFT[27]_inst_i_1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.993 r  register_bank/result_OBUFT[31]_inst_i_1/O[0]
                         net (fo=2, routed)           2.304    15.297    result_OBUF[28]
    L17                  OBUFT (Prop_obuft_I_O)       3.724    19.021 r  result_OBUFT[28]_inst/O
                         net (fo=0)                   0.000    19.021    result[28]
    L17                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.843ns  (logic 6.465ns (34.309%)  route 12.378ns (65.691%))
  Logic Levels:           16  (CARRY4=7 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.087 r  register_bank/result_OBUFT[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.087    register_bank/result_OBUFT[3]_inst_i_1_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.201 r  register_bank/result_OBUFT[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.201    register_bank/result_OBUFT[7]_inst_i_1_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.315 r  register_bank/result_OBUFT[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.315    register_bank/result_OBUFT[11]_inst_i_1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.429 r  register_bank/result_OBUFT[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.429    register_bank/result_OBUFT[15]_inst_i_1_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.543 r  register_bank/result_OBUFT[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.543    register_bank/result_OBUFT[19]_inst_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.657 r  register_bank/result_OBUFT[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.657    register_bank/result_OBUFT[23]_inst_i_1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.970 r  register_bank/result_OBUFT[27]_inst_i_1/O[3]
                         net (fo=2, routed)           2.147    15.117    result_OBUF[27]
    K18                  OBUFT (Prop_obuft_I_O)       3.726    18.843 r  result_OBUFT[27]_inst/O
                         net (fo=0)                   0.000    18.843    result[27]
    K18                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.795ns  (logic 5.534ns (29.446%)  route 13.261ns (70.554%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.102 r  register_bank/result_OBUFT[3]_inst_i_1/O[2]
                         net (fo=2, routed)           3.030    15.132    result_OBUF[2]
    G14                  OBUFT (Prop_obuft_I_O)       3.663    18.795 r  result_OBUFT[2]_inst/O
                         net (fo=0)                   0.000    18.795    result[2]
    G14                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl_unit/state_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.787ns  (logic 5.622ns (29.924%)  route 13.165ns (70.076%))
  Logic Levels:           10  (CARRY4=1 FDSE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDSE                         0.000     0.000 r  ctrl_unit/state_reg[4]/C
    SLICE_X27Y52         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  ctrl_unit/state_reg[4]/Q
                         net (fo=164, routed)         4.112     4.568    ctrl_unit/state[4]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.692 r  ctrl_unit/i__carry_i_13/O
                         net (fo=32, routed)          1.450     6.142    register_bank/i__carry__6_i_5
    SLICE_X33Y58         LUT2 (Prop_lut2_I1_O)        0.124     6.266 r  register_bank/i__carry__3_i_10/O
                         net (fo=6, routed)           1.862     8.128    register_bank/operand2[18]
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.124     8.252 r  register_bank/result_OBUFT[3]_inst_i_60/O
                         net (fo=1, routed)           0.564     8.816    register_bank/result_OBUFT[3]_inst_i_60_n_0
    SLICE_X41Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.940 r  register_bank/result_OBUFT[3]_inst_i_51/O
                         net (fo=1, routed)           0.646     9.586    register_bank/result_OBUFT[3]_inst_i_51_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  register_bank/result_OBUFT[3]_inst_i_33/O
                         net (fo=1, routed)           0.783    10.493    ctrl_unit/result_OBUFT[3]_inst_i_9_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.617 r  ctrl_unit/result_OBUFT[3]_inst_i_20/O
                         net (fo=1, routed)           0.814    11.431    ctrl_unit/result_OBUFT[3]_inst_i_20_n_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.555 r  ctrl_unit/result_OBUFT[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.555    register_bank/S[0]
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.161 r  register_bank/result_OBUFT[3]_inst_i_1/O[3]
                         net (fo=2, routed)           2.934    15.095    result_OBUF[3]
    D18                  OBUFT (Prop_obuft_I_O)       3.692    18.787 r  result_OBUFT[3]_inst/O
                         net (fo=0)                   0.000    18.787    result[3]
    D18                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instruction_Register/IR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.146ns (46.155%)  route 0.170ns (53.845%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[5]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[5]/Q
                         net (fo=6, routed)           0.170     0.316    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y22         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMA/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMD32                                       r  register_bank/registerb_reg_0_31_14_15/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMA_D1/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMD32                                       r  register_bank/registerb_reg_0_31_14_15/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMB/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMD32                                       r  register_bank/registerb_reg_0_31_14_15/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMB_D1/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMD32                                       r  register_bank/registerb_reg_0_31_14_15/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMC/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMD32                                       r  register_bank/registerb_reg_0_31_14_15/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMC_D1/WADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMD32                                       r  register_bank/registerb_reg_0_31_14_15/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMD/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMS32                                       r  register_bank/registerb_reg_0_31_14_15/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_0_31_14_15/RAMD_D1/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.792%)  route 0.212ns (59.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[26]/C
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Instruction_Register/IR_reg[26]/Q
                         net (fo=128, routed)         0.212     0.358    register_bank/registerb_reg_0_31_14_15/ADDRD4
    SLICE_X30Y56         RAMS32                                       r  register_bank/registerb_reg_0_31_14_15/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.133ns (36.224%)  route 0.234ns (63.776%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[6]/C
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  Instruction_Register/IR_reg[6]/Q
                         net (fo=6, routed)           0.234     0.367    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB18_X1Y22         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------





