<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
time_elapsed: 0.008s
ram usage: 9760 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):313-1673,
                        lifetime: Static,
                        name: ram_sp_sr_sw(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):320-332,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):335-338,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):333-335,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):335-338,
                                    name: clk(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):364-371,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):347-364,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):364-371,
                                    name: address(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):395-399,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):376-395,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):395-399,
                                    name: data(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):432-434,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):407-432,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):432-434,
                                    name: cs(11),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):461-463,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):444-461,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):461-463,
                                    name: we(13),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):503-505,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):473-503,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):503-505,
                                    name: oe(15),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):538-562,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):548-562,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):538-548,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):548-558,
                                                    name: DATA_WIDTH(17),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):561-562,
                                                        data: LiteralExpr(
                                                            Number(
                                                                8(19),
                                                                None,
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):565-589,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):575-589,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):565-575,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):575-585,
                                                    name: ADDR_WIDTH(21),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):588-589,
                                                        data: LiteralExpr(
                                                            Number(
                                                                8(19),
                                                                None,
                                                            ),
                                                        ),
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            ParamDecl(
                                ParamDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):592-629,
                                    local: false,
                                    kind: Value(
                                        [
                                            ParamValueDecl {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):602-629,
                                                ty: Type {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):592-602,
                                                    data: ImplicitType,
                                                    sign: None,
                                                    dims: [],
                                                },
                                                name: Identifier {
                                                    id: NodeId(
                                                        0,
                                                    ),
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):602-611,
                                                    name: RAM_DEPTH(23),
                                                },
                                                dims: [],
                                                expr: Some(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):614-629,
                                                        data: BinaryExpr {
                                                            op: LogicShL,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):614-615,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        1(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):619-629,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):619-629,
                                                                        name: ADDR_WIDTH(21),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    },
                                                ),
                                            },
                                        ],
                                    ),
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):683-719,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):683-706,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):706-709,
                                            name: clk(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):706-709,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):720-756,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):726-742,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):727-739,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):727-737,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):727-737,
                                                                    name: ADDR_WIDTH(21),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):738-739,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):740-741,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):743-750,
                                            name: address(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):743-750,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):757-793,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):757-780,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):780-782,
                                            name: cs(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):780-782,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):794-830,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):794-817,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):817-819,
                                            name: we(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):817-819,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):831-867,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):831-854,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):854-856,
                                            name: oe(15),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):854-856,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):920-956,
                                    dir: Inout,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):926-942,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):927-939,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):927-937,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):927-937,
                                                                    name: DATA_WIDTH(17),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):938-939,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):940-941,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):944-948,
                                            name: data(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):944-948,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1009-1040,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1009-1029,
                                        data: RegType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1014-1026,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1014-1024,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1014-1024,
                                                                    name: DATA_WIDTH(17),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1025-1026,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1027-1028,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1030-1038,
                                            name: data_out(29),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1030-1038,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1041-1082,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1041-1061,
                                        data: RegType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1046-1058,
                                                    data: BinaryExpr {
                                                        op: Sub,
                                                        lhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1046-1056,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1046-1056,
                                                                    name: DATA_WIDTH(17),
                                                                },
                                                            ),
                                                        },
                                                        rhs: Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1057-1058,
                                                            data: LiteralExpr(
                                                                Number(
                                                                    1(25),
                                                                    None,
                                                                ),
                                                            ),
                                                        },
                                                    },
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1059-1060,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(27),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1062-1081,
                                            name: mem(31),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1062-1065,
                                            dims: [
                                                Range(
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1067-1068,
                                                        data: LiteralExpr(
                                                            Number(
                                                                0(27),
                                                                None,
                                                            ),
                                                        ),
                                                    },
                                                    Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1069-1080,
                                                        data: BinaryExpr {
                                                            op: Sub,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1069-1078,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1069-1078,
                                                                        name: RAM_DEPTH(23),
                                                                    },
                                                                ),
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1079-1080,
                                                                data: LiteralExpr(
                                                                    Number(
                                                                        1(25),
                                                                        None,
                                                                    ),
                                                                ),
                                                            },
                                                        },
                                                    },
                                                ),
                                            ],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            VarDecl(
                                VarDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1083-1109,
                                    konst: false,
                                    var: false,
                                    lifetime: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1083-1086,
                                        data: RegType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1104-1108,
                                            name: oe_r(33),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1104-1108,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            ContAssign(
                                ContAssign {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1231-1281,
                                    strength: None,
                                    delay: None,
                                    delay_control: None,
                                    assignments: [
                                        (
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1238-1242,
                                                data: IdentExpr(
                                                    Identifier {
                                                        id: NodeId(
                                                            0,
                                                        ),
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1238-1242,
                                                        name: data(9),
                                                    },
                                                ),
                                            },
                                            Expr {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1246-1280,
                                                data: TernaryExpr {
                                                    cond: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1246-1261,
                                                        data: BinaryExpr {
                                                            op: LogicAnd,
                                                            lhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1246-1254,
                                                                data: BinaryExpr {
                                                                    op: LogicAnd,
                                                                    lhs: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1246-1248,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1246-1248,
                                                                                name: cs(11),
                                                                            },
                                                                        ),
                                                                    },
                                                                    rhs: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1252-1254,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1252-1254,
                                                                                name: oe(15),
                                                                            },
                                                                        ),
                                                                    },
                                                                },
                                                            },
                                                            rhs: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1258-1261,
                                                                data: UnaryExpr {
                                                                    op: LogicNot,
                                                                    expr: Expr {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1259-1261,
                                                                        data: IdentExpr(
                                                                            Identifier {
                                                                                id: NodeId(
                                                                                    0,
                                                                                ),
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1259-1261,
                                                                                name: we(13),
                                                                            },
                                                                        ),
                                                                    },
                                                                    postfix: false,
                                                                },
                                                            },
                                                        },
                                                    },
                                                    true_expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1265-1273,
                                                        data: IdentExpr(
                                                            Identifier {
                                                                id: NodeId(
                                                                    0,
                                                                ),
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1265-1273,
                                                                name: data_out(29),
                                                            },
                                                        ),
                                                    },
                                                    false_expr: Expr {
                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1276-1280,
                                                        data: LiteralExpr(
                                                            BasedInteger(
                                                                Some(
                                                                    8(19),
                                                                ),
                                                                false,
                                                                &#39;b&#39;,
                                                                z(35),
                                                            ),
                                                        ),
                                                    },
                                                },
                                            },
                                        ),
                                    ],
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1346-1450,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1353-1450,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1353-1368,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1356-1367,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1364-1367,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1364-1367,
                                                                        name: clk(5),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1369-1450,
                                                label: Some(
                                                    MEM_WRITE(37),
                                                ),
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1390-1446,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1395-1403,
                                                                    data: BinaryExpr {
                                                                        op: LogicAnd,
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1395-1397,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1395-1397,
                                                                                    name: cs(11),
                                                                                },
                                                                            ),
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1401-1403,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1401-1403,
                                                                                    name: we(13),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1406-1446,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1419-1439,
                                                                                label: None,
                                                                                data: BlockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1419-1431,
                                                                                        data: IndexExpr {
                                                                                            indexee: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1419-1422,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1419-1422,
                                                                                                        name: mem(31),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            index: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1423-1430,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1423-1430,
                                                                                                        name: address(7),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1434-1438,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1434-1438,
                                                                                                name: data(9),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    op: Identity,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: None,
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                            Procedure(
                                Procedure {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1521-1673,
                                    kind: Always,
                                    stmt: Stmt {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1528-1673,
                                        label: None,
                                        data: TimedStmt(
                                            Event(
                                                EventControl {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1528-1543,
                                                    data: Expr(
                                                        Edge {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1531-1542,
                                                            edge: Posedge,
                                                            value: Expr {
                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1539-1542,
                                                                data: IdentExpr(
                                                                    Identifier {
                                                                        id: NodeId(
                                                                            0,
                                                                        ),
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1539-1542,
                                                                        name: clk(5),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ),
                                                },
                                            ),
                                            Stmt {
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1544-1673,
                                                label: Some(
                                                    MEM_READ(39),
                                                ),
                                                data: SequentialBlock(
                                                    [
                                                        Stmt {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1563-1669,
                                                            label: None,
                                                            data: IfStmt {
                                                                up: None,
                                                                cond: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1567-1582,
                                                                    data: BinaryExpr {
                                                                        op: LogicAnd,
                                                                        lhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1567-1576,
                                                                            data: BinaryExpr {
                                                                                op: LogicAnd,
                                                                                lhs: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1567-1569,
                                                                                    data: IdentExpr(
                                                                                        Identifier {
                                                                                            id: NodeId(
                                                                                                0,
                                                                                            ),
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1567-1569,
                                                                                            name: cs(11),
                                                                                        },
                                                                                    ),
                                                                                },
                                                                                rhs: Expr {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1573-1576,
                                                                                    data: UnaryExpr {
                                                                                        op: LogicNot,
                                                                                        expr: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1574-1576,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1574-1576,
                                                                                                    name: we(13),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        postfix: false,
                                                                                    },
                                                                                },
                                                                            },
                                                                        },
                                                                        rhs: Expr {
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1580-1582,
                                                                            data: IdentExpr(
                                                                                Identifier {
                                                                                    id: NodeId(
                                                                                        0,
                                                                                    ),
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1580-1582,
                                                                                    name: oe(15),
                                                                                },
                                                                            ),
                                                                        },
                                                                    },
                                                                },
                                                                main_stmt: Stmt {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1584-1638,
                                                                    label: None,
                                                                    data: SequentialBlock(
                                                                        [
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1594-1618,
                                                                                label: None,
                                                                                data: BlockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1594-1602,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1594-1602,
                                                                                                name: data_out(29),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1605-1617,
                                                                                        data: IndexExpr {
                                                                                            indexee: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1605-1608,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1605-1608,
                                                                                                        name: mem(31),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                            index: Expr {
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1609-1616,
                                                                                                data: IdentExpr(
                                                                                                    Identifier {
                                                                                                        id: NodeId(
                                                                                                            0,
                                                                                                        ),
                                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1609-1616,
                                                                                                        name: address(7),
                                                                                                    },
                                                                                                ),
                                                                                            },
                                                                                        },
                                                                                    },
                                                                                    op: Identity,
                                                                                },
                                                                            },
                                                                            Stmt {
                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1623-1632,
                                                                                label: None,
                                                                                data: BlockingAssignStmt {
                                                                                    lhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1623-1627,
                                                                                        data: IdentExpr(
                                                                                            Identifier {
                                                                                                id: NodeId(
                                                                                                    0,
                                                                                                ),
                                                                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1623-1627,
                                                                                                name: oe_r(33),
                                                                                            },
                                                                                        ),
                                                                                    },
                                                                                    rhs: Expr {
                                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1630-1631,
                                                                                        data: LiteralExpr(
                                                                                            Number(
                                                                                                1(25),
                                                                                                None,
                                                                                            ),
                                                                                        ),
                                                                                    },
                                                                                    op: Identity,
                                                                                },
                                                                            },
                                                                        ],
                                                                    ),
                                                                },
                                                                else_stmt: Some(
                                                                    Stmt {
                                                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1644-1669,
                                                                        label: None,
                                                                        data: SequentialBlock(
                                                                            [
                                                                                Stmt {
                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1654-1663,
                                                                                    label: None,
                                                                                    data: BlockingAssignStmt {
                                                                                        lhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1654-1658,
                                                                                            data: IdentExpr(
                                                                                                Identifier {
                                                                                                    id: NodeId(
                                                                                                        0,
                                                                                                    ),
                                                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1654-1658,
                                                                                                    name: oe_r(33),
                                                                                                },
                                                                                            ),
                                                                                        },
                                                                                        rhs: Expr {
                                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/ram_sp_sr_sw.v</a>&#34;):1661-1662,
                                                                                            data: LiteralExpr(
                                                                                                Number(
                                                                                                    0(27),
                                                                                                    None,
                                                                                                ),
                                                                                            ),
                                                                                        },
                                                                                        op: Identity,
                                                                                    },
                                                                                },
                                                                            ],
                                                                        ),
                                                                    },
                                                                ),
                                                            },
                                                        },
                                                    ],
                                                ),
                                            },
                                        ),
                                    },
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>