Loading plugins phase: Elapsed time ==> 0s.429ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s G:\DSA\PORIGE\Workspace03\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 13s.310ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.199ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 11 08:31:33 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 11 08:31:33 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
Design01.v (line 1065, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 11 08:31:34 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 11 08:31:35 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'G:\DSA\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\ShiftReg_5:Net_1\
	\ShiftReg_5:Net_2\
	\ShiftReg_5:bSR:ctrl_f0_full\
	\ShiftReg_6:Net_1\
	\ShiftReg_6:Net_2\
	\ShiftReg_6:bSR:ctrl_f0_full\
	\ShiftReg_7:Net_1\
	\ShiftReg_7:Net_2\
	\ShiftReg_7:bSR:ctrl_f0_full\
	\ShiftReg_8:Net_1\
	\ShiftReg_8:Net_2\
	\ShiftReg_8:bSR:ctrl_f0_full\
	Net_1669
	Net_1670
	Net_1671
	Net_1672
	Net_1673
	Net_1674
	\MODULE_1:g1:a0:gx:u0:albi_3\
	\MODULE_1:g1:a0:gx:u0:agbi_3\
	\MODULE_1:g1:a0:gx:u0:lt_6\
	\MODULE_1:g1:a0:gx:u0:gt_6\
	\MODULE_1:g1:a0:gx:u0:lti_2\
	\MODULE_1:g1:a0:gx:u0:gti_2\
	\MODULE_1:g1:a0:gx:u0:albi_2\
	\MODULE_1:g1:a0:gx:u0:agbi_2\
	\MODULE_1:g1:a0:gx:u0:albi_1\
	\MODULE_1:g1:a0:gx:u0:agbi_1\
	\MODULE_1:g1:a0:gx:u0:albi_0\
	\MODULE_1:g1:a0:gx:u0:agbi_0\
	\MODULE_1:g1:a0:xneq\
	\MODULE_1:g1:a0:xlt\
	\MODULE_1:g1:a0:xlte\
	\MODULE_1:g1:a0:xgt\
	\MODULE_1:g1:a0:xgte\
	\MODULE_1:lt\
	\MODULE_1:gt\
	\MODULE_1:gte\
	\MODULE_1:lte\
	\MODULE_1:neq\


Deleted 56 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \ShiftReg_5:bSR:status_2\ to zero
Aliasing \ShiftReg_5:bSR:status_1\ to zero
Aliasing \ShiftReg_5:bSR:reset\ to zero
Aliasing \ShiftReg_5:bSR:store\ to zero
Aliasing \ShiftReg_6:bSR:status_2\ to zero
Aliasing \ShiftReg_6:bSR:status_1\ to zero
Aliasing \ShiftReg_6:bSR:reset\ to zero
Aliasing \ShiftReg_6:bSR:store\ to zero
Aliasing \ShiftReg_7:bSR:status_2\ to zero
Aliasing \ShiftReg_7:bSR:status_1\ to zero
Aliasing \ShiftReg_7:bSR:reset\ to zero
Aliasing \ShiftReg_7:bSR:store\ to zero
Aliasing \ShiftReg_8:bSR:status_2\ to zero
Aliasing \ShiftReg_8:bSR:status_1\ to zero
Aliasing \ShiftReg_8:bSR:reset\ to zero
Aliasing \ShiftReg_8:bSR:store\ to zero
Aliasing \LUT_1:tmp__LUT_1_ins_0\ to \ShiftReg_5:Net_350\
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing Net_871_6 to zero
Aliasing Net_871_5 to zero
Aliasing Net_871_4 to zero
Aliasing Net_871_3 to zero
Aliasing Net_871_2 to zero
Aliasing Net_871_1 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing Net_871_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_2_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_3_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_0 to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \MODULE_1:g1:a0:gx:u0:aeqb_0\ to \USBUART_1:tmpOE__Dm_net_0\
Aliasing \ShiftReg_6:bSR:load_reg\\D\ to \ShiftReg_5:bSR:load_reg\\D\
Aliasing \ShiftReg_8:bSR:load_reg\\D\ to \ShiftReg_7:bSR:load_reg\\D\
Aliasing cydff_1D to \ShiftReg_7:Net_350\
Aliasing cydff_2D to \LUT_1:tmp__LUT_1_ins_2\
Removing Rhs of wire one[21] = \USBUART_1:tmpOE__Dm_net_0\[15]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[24] = one[21]
Removing Lhs of wire \ShiftReg_5:Net_350\[70] = Net_660[71]
Removing Rhs of wire Net_660[71] = \ShiftReg_6:bSR:so_24_0\[285]
Removing Rhs of wire \ShiftReg_5:bSR:ctrl_clk_enable\[74] = \ShiftReg_5:bSR:control_0\[75]
Removing Lhs of wire \ShiftReg_5:bSR:status_2\[88] = zero[16]
Removing Rhs of wire \ShiftReg_5:bSR:status_0\[89] = \ShiftReg_5:bSR:final_load\[90]
Removing Lhs of wire \ShiftReg_5:bSR:status_1\[91] = zero[16]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[92] = \ShiftReg_5:bSR:f0_blk_stat_final\[93]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[92] = \ShiftReg_5:bSR:f0_blk_stat_24_2\[104]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[94] = \ShiftReg_5:bSR:f0_bus_stat_final\[95]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[94] = \ShiftReg_5:bSR:f0_bus_stat_24_2\[105]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[96] = \ShiftReg_5:bSR:f1_blk_stat_final\[97]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[96] = \ShiftReg_5:bSR:f1_blk_stat_24_2\[106]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[98] = \ShiftReg_5:bSR:f1_bus_stat_final\[99]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[98] = \ShiftReg_5:bSR:f1_bus_stat_24_2\[107]
Removing Rhs of wire Net_703[103] = cydff_3[749]
Removing Lhs of wire \ShiftReg_5:bSR:reset\[109] = zero[16]
Removing Lhs of wire \ShiftReg_5:bSR:store\[110] = zero[16]
Removing Rhs of wire Net_667[235] = \ShiftReg_5:bSR:so_24_0\[122]
Removing Lhs of wire \ShiftReg_6:Net_350\[236] = Net_667[235]
Removing Rhs of wire \ShiftReg_6:bSR:ctrl_clk_enable\[239] = \ShiftReg_6:bSR:control_0\[240]
Removing Lhs of wire \ShiftReg_6:bSR:status_2\[252] = zero[16]
Removing Rhs of wire \ShiftReg_6:bSR:status_0\[253] = \ShiftReg_6:bSR:final_load\[254]
Removing Lhs of wire \ShiftReg_6:bSR:status_1\[255] = zero[16]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[256] = \ShiftReg_6:bSR:f0_blk_stat_final\[257]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[256] = \ShiftReg_6:bSR:f0_blk_stat_24_2\[267]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[258] = \ShiftReg_6:bSR:f0_bus_stat_final\[259]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[258] = \ShiftReg_6:bSR:f0_bus_stat_24_2\[268]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[260] = \ShiftReg_6:bSR:f1_blk_stat_final\[261]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[260] = \ShiftReg_6:bSR:f1_blk_stat_24_2\[269]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[262] = \ShiftReg_6:bSR:f1_bus_stat_final\[263]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[262] = \ShiftReg_6:bSR:f1_bus_stat_24_2\[270]
Removing Lhs of wire \ShiftReg_6:bSR:reset\[272] = zero[16]
Removing Lhs of wire \ShiftReg_6:bSR:store\[273] = zero[16]
Removing Lhs of wire \ShiftReg_7:Net_350\[398] = Net_697[399]
Removing Rhs of wire Net_697[399] = \LUT_1:tmp__LUT_1_reg_0\[732]
Removing Rhs of wire \ShiftReg_7:bSR:ctrl_clk_enable\[402] = \ShiftReg_7:bSR:control_0\[403]
Removing Lhs of wire \ShiftReg_7:bSR:status_2\[415] = zero[16]
Removing Rhs of wire \ShiftReg_7:bSR:status_0\[416] = \ShiftReg_7:bSR:final_load\[417]
Removing Lhs of wire \ShiftReg_7:bSR:status_1\[418] = zero[16]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[419] = \ShiftReg_7:bSR:f0_blk_stat_final\[420]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[419] = \ShiftReg_7:bSR:f0_blk_stat_24_2\[431]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[421] = \ShiftReg_7:bSR:f0_bus_stat_final\[422]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[421] = \ShiftReg_7:bSR:f0_bus_stat_24_2\[432]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[423] = \ShiftReg_7:bSR:f1_blk_stat_final\[424]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[423] = \ShiftReg_7:bSR:f1_blk_stat_24_2\[433]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[425] = \ShiftReg_7:bSR:f1_bus_stat_final\[426]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[425] = \ShiftReg_7:bSR:f1_bus_stat_24_2\[434]
Removing Rhs of wire Net_917[430] = cydff_4[786]
Removing Lhs of wire \ShiftReg_7:bSR:reset\[436] = zero[16]
Removing Lhs of wire \ShiftReg_7:bSR:store\[437] = zero[16]
Removing Rhs of wire Net_679[562] = \ShiftReg_7:bSR:so_24_0\[449]
Removing Lhs of wire \ShiftReg_8:Net_350\[563] = Net_679[562]
Removing Rhs of wire \ShiftReg_8:bSR:ctrl_clk_enable\[566] = \ShiftReg_8:bSR:control_0\[567]
Removing Lhs of wire \ShiftReg_8:bSR:status_2\[579] = zero[16]
Removing Rhs of wire \ShiftReg_8:bSR:status_0\[580] = \ShiftReg_8:bSR:final_load\[581]
Removing Lhs of wire \ShiftReg_8:bSR:status_1\[582] = zero[16]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[583] = \ShiftReg_8:bSR:f0_blk_stat_final\[584]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[583] = \ShiftReg_8:bSR:f0_blk_stat_24_2\[594]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[585] = \ShiftReg_8:bSR:f0_bus_stat_final\[586]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[585] = \ShiftReg_8:bSR:f0_bus_stat_24_2\[595]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[587] = \ShiftReg_8:bSR:f1_blk_stat_final\[588]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[587] = \ShiftReg_8:bSR:f1_blk_stat_24_2\[596]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[589] = \ShiftReg_8:bSR:f1_bus_stat_final\[590]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[589] = \ShiftReg_8:bSR:f1_bus_stat_24_2\[597]
Removing Lhs of wire \ShiftReg_8:bSR:reset\[599] = zero[16]
Removing Lhs of wire \ShiftReg_8:bSR:store\[600] = zero[16]
Removing Rhs of wire Net_698[725] = \ShiftReg_8:bSR:so_24_0\[612]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[726] = Net_686[727]
Removing Rhs of wire Net_686[727] = \LUT_1:tmp__LUT_1_reg_1\[731]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[728] = Net_698[725]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[729] = Net_660[71]
Removing Lhs of wire Gen_ext_Channel1[736] = cydff_1[735]
Removing Lhs of wire Gen_RST_Channel1[739] = cydff_2[738]
Removing Rhs of wire Net_860[750] = \Control_Reg_1:control_out_0\[755]
Removing Rhs of wire Net_860[750] = \Control_Reg_1:control_0\[778]
Removing Rhs of wire Net_896[751] = cmp_vv_vv_MODGEN_1[752]
Removing Rhs of wire Net_896[751] = \MODULE_1:g1:a0:xeq\[910]
Removing Rhs of wire Net_896[751] = \MODULE_1:g1:a0:gx:u0:aeqb_1\[877]
Removing Lhs of wire \Control_Reg_1:clk\[753] = zero[16]
Removing Lhs of wire \Control_Reg_1:rst\[754] = zero[16]
Removing Rhs of wire Net_914[756] = \Control_Reg_1:control_out_1\[757]
Removing Rhs of wire Net_914[756] = \Control_Reg_1:control_1\[777]
Removing Lhs of wire Net_871_6[779] = zero[16]
Removing Lhs of wire Net_871_5[780] = zero[16]
Removing Lhs of wire Net_871_4[781] = zero[16]
Removing Lhs of wire Net_871_3[782] = zero[16]
Removing Lhs of wire Net_871_2[783] = zero[16]
Removing Lhs of wire Net_871_1[784] = one[21]
Removing Lhs of wire Net_871_0[785] = one[21]
Removing Lhs of wire tmpOE__Pin_2_net_0[788] = one[21]
Removing Lhs of wire tmpOE__Pin_3_net_0[794] = one[21]
Removing Lhs of wire tmpOE__Pin_1_net_0[800] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:newa_6\[805] = MODIN1_6[806]
Removing Lhs of wire MODIN1_6[806] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:newa_5\[807] = MODIN1_5[808]
Removing Lhs of wire MODIN1_5[808] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:newa_4\[809] = MODIN1_4[810]
Removing Lhs of wire MODIN1_4[810] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:newa_3\[811] = MODIN1_3[812]
Removing Lhs of wire MODIN1_3[812] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:newa_2\[813] = MODIN1_2[814]
Removing Lhs of wire MODIN1_2[814] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:newa_1\[815] = MODIN1_1[816]
Removing Lhs of wire MODIN1_1[816] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:newa_0\[817] = MODIN1_0[818]
Removing Lhs of wire MODIN1_0[818] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:newb_6\[819] = MODIN2_6[820]
Removing Lhs of wire MODIN2_6[820] = Net_872_6[741]
Removing Lhs of wire \MODULE_1:g1:a0:newb_5\[821] = MODIN2_5[822]
Removing Lhs of wire MODIN2_5[822] = Net_872_5[742]
Removing Lhs of wire \MODULE_1:g1:a0:newb_4\[823] = MODIN2_4[824]
Removing Lhs of wire MODIN2_4[824] = Net_872_4[743]
Removing Lhs of wire \MODULE_1:g1:a0:newb_3\[825] = MODIN2_3[826]
Removing Lhs of wire MODIN2_3[826] = Net_872_3[744]
Removing Lhs of wire \MODULE_1:g1:a0:newb_2\[827] = MODIN2_2[828]
Removing Lhs of wire MODIN2_2[828] = Net_872_2[745]
Removing Lhs of wire \MODULE_1:g1:a0:newb_1\[829] = MODIN2_1[830]
Removing Lhs of wire MODIN2_1[830] = Net_872_1[746]
Removing Lhs of wire \MODULE_1:g1:a0:newb_0\[831] = MODIN2_0[832]
Removing Lhs of wire MODIN2_0[832] = Net_872_0[747]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_6\[833] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_5\[834] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_4\[835] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_3\[836] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_2\[837] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_1\[838] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:dataa_0\[839] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:datab_6\[840] = Net_872_6[741]
Removing Lhs of wire \MODULE_1:g1:a0:datab_5\[841] = Net_872_5[742]
Removing Lhs of wire \MODULE_1:g1:a0:datab_4\[842] = Net_872_4[743]
Removing Lhs of wire \MODULE_1:g1:a0:datab_3\[843] = Net_872_3[744]
Removing Lhs of wire \MODULE_1:g1:a0:datab_2\[844] = Net_872_2[745]
Removing Lhs of wire \MODULE_1:g1:a0:datab_1\[845] = Net_872_1[746]
Removing Lhs of wire \MODULE_1:g1:a0:datab_0\[846] = Net_872_0[747]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_6\[847] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_5\[848] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_4\[849] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_3\[850] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_2\[851] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_1\[852] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:a_0\[853] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_6\[854] = Net_872_6[741]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_5\[855] = Net_872_5[742]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_4\[856] = Net_872_4[743]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_3\[857] = Net_872_3[744]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_2\[858] = Net_872_2[745]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_1\[859] = Net_872_1[746]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:b_0\[860] = Net_872_0[747]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:aeqb_0\[868] = one[21]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eq_0\[869] = \MODULE_1:g1:a0:gx:u0:xnor_array_0\[867]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:eqi_0\[876] = \MODULE_1:g1:a0:gx:u0:eq_6\[875]
Removing Lhs of wire \ShiftReg_5:bSR:load_reg\\D\[921] = Net_703[103]
Removing Lhs of wire \ShiftReg_6:bSR:load_reg\\D\[922] = Net_703[103]
Removing Lhs of wire \ShiftReg_7:bSR:load_reg\\D\[923] = Net_917[430]
Removing Lhs of wire \ShiftReg_8:bSR:load_reg\\D\[924] = Net_917[430]
Removing Lhs of wire cydff_1D[927] = Net_697[399]
Removing Lhs of wire cydff_2D[928] = Net_686[727]
Removing Lhs of wire cydff_3D[929] = Net_860[750]
Removing Lhs of wire cydff_4D[930] = Net_914[756]

------------------------------------------------------
Aliased 0 equations, 161 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_6\ <= (not Net_872_6);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= (not Net_872_5);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= (not Net_872_4);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= (not Net_872_3);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= (not Net_872_2);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= (Net_872_1);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= (Net_872_0);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_1\ <= ((Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:lt_3\ <= (Net_872_3);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:lt_4\ <= (Net_872_3
	OR Net_872_4);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:gt_0\ <= (not Net_872_0);

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_1:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_1:g1:a0:gx:u0:gt_1\ <= (not Net_872_0
	OR not Net_872_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_1:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_1:g1:a0:gx:u0:eq_6\ <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_896' (cost = 1):
Net_896 <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 24 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MODULE_1:g1:a0:gx:u0:gt_5\ to zero
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:gt_5\[891] = zero[16]
Removing Lhs of wire \MODULE_1:g1:a0:gx:u0:lt_2\[902] = Net_872_2[745]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.166ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 11 April 2018 08:31:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MODULE_1:g1:a0:gx:u0:lti_1\ kept \MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_1:g1:a0:gx:u0:gti_1\ kept zero
    Removed wire end \MODULE_1:g1:a0:gx:u0:lti_0\ kept Net_872_2
    Removed wire end \MODULE_1:g1:a0:gx:u0:gti_0\ kept \MODULE_1:g1:a0:gx:u0:gt_2\
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_5:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_6:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_7:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_8:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_849:macrocell.q
        Effective Clock: Net_849:macrocell.q
        Enable Signal: True
    Routed Clock: Net_853:macrocell.q
        Effective Clock: Net_853:macrocell.q
        Enable Signal: True
    Routed Clock: \Count7_1:Counter7\:count7cell.tc
        Effective Clock: BUS_CLK
        Enable Signal: \Count7_1:Counter7\:count7cell.tc
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ShiftReg_8:bSR:load_reg\, Duplicate of \ShiftReg_7:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_8:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_8:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_6:bSR:load_reg\, Duplicate of \ShiftReg_5:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_6:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_6:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_8:bSR:status_0\, Duplicate of \ShiftReg_7:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_8:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_8:bSR:status_0\ (fanout=4)

    Removing \ShiftReg_6:bSR:status_0\, Duplicate of \ShiftReg_5:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_6:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_6:bSR:status_0\ (fanout=4)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => cydff_1 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pin_input => Net_896 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => cydff_2 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)

    MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)

    MacroCell: Name=Net_853, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_867 * ClockBlock_BUS_CLK_local
        );
        Output = Net_853 (fanout=1)

    MacroCell: Name=Net_896, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              Net_872_1 * Net_872_0
        );
        Output = Net_896 (fanout=1)

    MacroCell: Name=Net_849, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              Net_872_1 * Net_872_0 * ClockBlock_BUS_CLK_local
        );
        Output = Net_849 (fanout=1)

    MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)

    MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)

    MacroCell: Name=Net_697, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=4)

    MacroCell: Name=cydff_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = cydff_1 (fanout=1)

    MacroCell: Name=cydff_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_853)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_2 (fanout=1)

    MacroCell: Name=Net_703, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)

    MacroCell: Name=Net_917, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            so_comb => Net_667 ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            so_comb => Net_660 ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            so_comb => Net_679 ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            so_comb => Net_698 ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_5:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_5:bSR:status_6\ ,
            status_5 => \ShiftReg_5:bSR:status_5\ ,
            status_4 => \ShiftReg_5:bSR:status_4\ ,
            status_3 => \ShiftReg_5:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_6:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_6:bSR:status_6\ ,
            status_5 => \ShiftReg_6:bSR:status_5\ ,
            status_4 => \ShiftReg_6:bSR:status_4\ ,
            status_3 => \ShiftReg_6:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_7:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_7:bSR:status_6\ ,
            status_5 => \ShiftReg_7:bSR:status_5\ ,
            status_4 => \ShiftReg_7:bSR:status_4\ ,
            status_3 => \ShiftReg_7:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_8:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_8:bSR:status_6\ ,
            status_5 => \ShiftReg_8:bSR:status_5\ ,
            status_4 => \ShiftReg_8:bSR:status_4\ ,
            status_3 => \ShiftReg_8:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_5:bSR:control_7\ ,
            control_6 => \ShiftReg_5:bSR:control_6\ ,
            control_5 => \ShiftReg_5:bSR:control_5\ ,
            control_4 => \ShiftReg_5:bSR:control_4\ ,
            control_3 => \ShiftReg_5:bSR:control_3\ ,
            control_2 => \ShiftReg_5:bSR:control_2\ ,
            control_1 => \ShiftReg_5:bSR:control_1\ ,
            control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_6:bSR:control_7\ ,
            control_6 => \ShiftReg_6:bSR:control_6\ ,
            control_5 => \ShiftReg_6:bSR:control_5\ ,
            control_4 => \ShiftReg_6:bSR:control_4\ ,
            control_3 => \ShiftReg_6:bSR:control_3\ ,
            control_2 => \ShiftReg_6:bSR:control_2\ ,
            control_1 => \ShiftReg_6:bSR:control_1\ ,
            control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_7:bSR:control_7\ ,
            control_6 => \ShiftReg_7:bSR:control_6\ ,
            control_5 => \ShiftReg_7:bSR:control_5\ ,
            control_4 => \ShiftReg_7:bSR:control_4\ ,
            control_3 => \ShiftReg_7:bSR:control_3\ ,
            control_2 => \ShiftReg_7:bSR:control_2\ ,
            control_1 => \ShiftReg_7:bSR:control_1\ ,
            control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_8:bSR:control_7\ ,
            control_6 => \ShiftReg_8:bSR:control_6\ ,
            control_5 => \ShiftReg_8:bSR:control_5\ ,
            control_4 => \ShiftReg_8:bSR:control_4\ ,
            control_3 => \ShiftReg_8:bSR:control_3\ ,
            control_2 => \ShiftReg_8:bSR:control_2\ ,
            control_1 => \ShiftReg_8:bSR:control_1\ ,
            control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => Net_914 ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Count7_1:Counter7\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            count_6 => Net_872_6 ,
            count_5 => Net_872_5 ,
            count_4 => Net_872_4 ,
            count_3 => Net_872_3 ,
            count_2 => Net_872_2 ,
            count_1 => Net_872_1 ,
            count_0 => Net_872_0 ,
            tc => Net_867 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBUART_1:ep3\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_2\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep2\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_1\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep1\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_0\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :  179 :  192 :  6.77 %
  Unique P-terms              :   16 :  368 :  384 :  4.17 %
  Total P-terms               :   17 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.312ms
Tech Mapping phase: Elapsed time ==> 0s.456ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_3(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.586ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.63
                   Pterms :            2.00
               Macrocells :            1.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       1.43 :       0.93
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_7:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_7:bSR:status_6\ ,
        status_5 => \ShiftReg_7:bSR:status_5\ ,
        status_4 => \ShiftReg_7:bSR:status_4\ ,
        status_3 => \ShiftReg_7:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        so_comb => Net_679 ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_7:bSR:control_7\ ,
        control_6 => \ShiftReg_7:bSR:control_6\ ,
        control_5 => \ShiftReg_7:bSR:control_5\ ,
        control_4 => \ShiftReg_7:bSR:control_4\ ,
        control_3 => \ShiftReg_7:bSR:control_3\ ,
        control_2 => \ShiftReg_7:bSR:control_2\ ,
        control_1 => \ShiftReg_7:bSR:control_1\ ,
        control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_2, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_853)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686
        );
        Output = cydff_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_853, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_867 * ClockBlock_BUS_CLK_local
        );
        Output = Net_853 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_697, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        so_comb => Net_698 ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_849, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              Net_872_1 * Net_872_0 * ClockBlock_BUS_CLK_local
        );
        Output = Net_849 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_896, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_872_6 * !Net_872_5 * !Net_872_4 * !Net_872_3 * !Net_872_2 * 
              Net_872_1 * Net_872_0
        );
        Output = Net_896 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_697
        );
        Output = cydff_1 (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\Count7_1:Counter7\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        count_6 => Net_872_6 ,
        count_5 => Net_872_5 ,
        count_4 => Net_872_4 ,
        count_3 => Net_872_3 ,
        count_2 => Net_872_2 ,
        count_1 => Net_872_1 ,
        count_0 => Net_872_0 ,
        tc => Net_867 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_917, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_703, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        so_comb => Net_660 ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => Net_914 ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        so_comb => Net_667 ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

UDB [UDB=(3,0)] contents:
datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_8:bSR:control_7\ ,
        control_6 => \ShiftReg_8:bSR:control_6\ ,
        control_5 => \ShiftReg_8:bSR:control_5\ ,
        control_4 => \ShiftReg_8:bSR:control_4\ ,
        control_3 => \ShiftReg_8:bSR:control_3\ ,
        control_2 => \ShiftReg_8:bSR:control_2\ ,
        control_1 => \ShiftReg_8:bSR:control_1\ ,
        control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_8:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_8:bSR:status_6\ ,
        status_5 => \ShiftReg_8:bSR:status_5\ ,
        status_4 => \ShiftReg_8:bSR:status_4\ ,
        status_3 => \ShiftReg_8:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_6:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_6:bSR:status_6\ ,
        status_5 => \ShiftReg_6:bSR:status_5\ ,
        status_4 => \ShiftReg_6:bSR:status_4\ ,
        status_3 => \ShiftReg_6:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_6:bSR:control_7\ ,
        control_6 => \ShiftReg_6:bSR:control_6\ ,
        control_5 => \ShiftReg_6:bSR:control_5\ ,
        control_4 => \ShiftReg_6:bSR:control_4\ ,
        control_3 => \ShiftReg_6:bSR:control_3\ ,
        control_2 => \ShiftReg_6:bSR:control_2\ ,
        control_1 => \ShiftReg_6:bSR:control_1\ ,
        control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_5:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_5:bSR:status_6\ ,
        status_5 => \ShiftReg_5:bSR:status_5\ ,
        status_4 => \ShiftReg_5:bSR:status_4\ ,
        status_3 => \ShiftReg_5:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_5:bSR:control_7\ ,
        control_6 => \ShiftReg_5:bSR:control_6\ ,
        control_5 => \ShiftReg_5:bSR:control_5\ ,
        control_4 => \ShiftReg_5:bSR:control_4\ ,
        control_3 => \ShiftReg_5:bSR:control_3\ ,
        control_2 => \ShiftReg_5:bSR:control_2\ ,
        control_1 => \ShiftReg_5:bSR:control_1\ ,
        control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBUART_1:ep1\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_0\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBUART_1:ep2\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_1\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\USBUART_1:ep3\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_2\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => cydff_2 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => cydff_1 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pin_input => Net_896 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_479 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          Pin_1(0) | In(cydff_2)
     |   1 |     * |      NONE |         CMOS_OUT |          Pin_2(0) | In(cydff_1)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |          Pin_3(0) | In(Net_896)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.093ms
Digital Placement phase: Elapsed time ==> 3s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.953ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Design01_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "CyBUS_CLK(routed)". See the timing report for details. (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.842ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.320ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.122ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.167ms
API generation phase: Elapsed time ==> 3s.213ms
Dependency generation phase: Elapsed time ==> 0s.042ms
Cleanup phase: Elapsed time ==> 0s.001ms
