

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Fri Aug  9 16:08:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.467|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20002|  20002|  20002|  20002|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- DENSE_LOOP_FLAT_LOOP  |  20000|  20000|         2|          1|          1|  20000|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 12.2>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %add_ln9, %ifFalse ]" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %select_ln14_1, %ifFalse ]" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %0 ], [ %sum_V, %ifFalse ]"   --->   Operation 8 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (2.31ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten, -12768" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 10 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.94ns)   --->   "%add_ln9 = add i15 %indvar_flatten, 1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 11 'add' 'add_ln9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %FLAT_LOOP" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [cnn_ap_lp/dense_1.cpp:9]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %j_0, -112" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.96ns)   --->   "%select_ln14 = select i1 %icmp_ln13, i9 0, i9 %j_0" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 15 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.18ns)   --->   "%select_ln14_1 = select i1 %icmp_ln13, i6 %i, i6 %i_0" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 16 'select' 'select_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_1 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln14_1 to i15" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i9 %select_ln14 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 19 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %select_ln14 to i15" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 20 'zext' 'zext_ln1117' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.36ns) (grouped into DSP with root node add_ln1117)   --->   "%mul_ln1117 = mul i15 %zext_ln1117, 50" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 21 'mul' 'mul_ln1117' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1117 = add i15 %zext_ln13, %mul_ln1117" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 22 'add' 'add_ln1117' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i15 %add_ln1117 to i64" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 23 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 24 'getelementptr' 'dense_1_weights_V_ad' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 25 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 26 'load' 'flat_array_V_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 27 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_2 : Operation 28 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln14, 1" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 28 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln13_1 = icmp eq i9 %j, -112" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13_1' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 30 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 31 'getelementptr' 'dense_1_bias_V_addr' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%p_Val2_16 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 32 'load' 'p_Val2_16' <Predicate = (!icmp_ln9 & icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>

State 3 <SV = 2> <Delay = 14.4>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @DENSE_LOOP_FLAT_LOOP)"   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20000, i64 20000, i64 20000)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3467) nounwind" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3467)" [cnn_ap_lp/dense_1.cpp:13]   --->   Operation 36 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str465) nounwind" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%flat_array_V_load = load i14* %flat_array_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 38 'load' 'flat_array_V_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %flat_array_V_load to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 39 'sext' 'sext_ln1192' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 40 'load' 'dense_1_weights_V_lo' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %dense_1_weights_V_lo to i22" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 41 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %sext_ln1192_1" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 42 'mul' 'mul_ln1192' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%select_ln14_2 = select i1 %icmp_ln13, i14 0, i14 %p_Val2_s" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 43 'select' 'select_ln14_2' <Predicate = (!icmp_ln9)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %select_ln14_2, i8 0)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 44 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %lhs_V, %mul_ln1192" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 45 'add' 'ret_V' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_1.cpp:14]   --->   Operation 46 'partselect' 'sum_V' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3467, i32 %tmp_9)" [cnn_ap_lp/dense_1.cpp:15]   --->   Operation 47 'specregionend' 'empty_53' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%p_Val2_16 = load i6* %dense_1_bias_V_addr, align 1" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 48 'load' 'p_Val2_16' <Predicate = (icmp_ln13_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 50> <ROM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i6 %p_Val2_16 to i14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 49 'sext' 'sext_ln1265' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %ret_V, i32 8, i32 20)" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %p_Val2_16 to i13" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 51 'sext' 'sext_ln703' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %sext_ln1265, %sum_V" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 52 'add' 'add_ln703' <Predicate = (icmp_ln13_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %trunc_ln, %sext_ln703" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 53 'add' 'add_ln203' <Predicate = (icmp_ln13_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 54 'getelementptr' 'dense_1_out_V_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 55 'bitselect' 'tmp' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_1.cpp:19]   --->   Operation 56 'select' 'select_ln19' <Predicate = (icmp_ln13_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_1.cpp:17]   --->   Operation 57 'store' <Predicate = (icmp_ln13_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 50> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 58 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 59 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_1.cpp:23]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 01110]
indvar_flatten       (phi              ) [ 00100]
i_0                  (phi              ) [ 00100]
p_Val2_s             (phi              ) [ 00110]
j_0                  (phi              ) [ 00100]
icmp_ln9             (icmp             ) [ 00110]
add_ln9              (add              ) [ 01110]
br_ln9               (br               ) [ 00000]
i                    (add              ) [ 00000]
icmp_ln13            (icmp             ) [ 00110]
select_ln14          (select           ) [ 00000]
select_ln14_1        (select           ) [ 01110]
zext_ln14            (zext             ) [ 00110]
zext_ln13            (zext             ) [ 00000]
zext_ln14_1          (zext             ) [ 00000]
zext_ln1117          (zext             ) [ 00000]
mul_ln1117           (mul              ) [ 00000]
add_ln1117           (add              ) [ 00000]
zext_ln1117_1        (zext             ) [ 00000]
dense_1_weights_V_ad (getelementptr    ) [ 00110]
flat_array_V_addr    (getelementptr    ) [ 00110]
j                    (add              ) [ 01110]
icmp_ln13_1          (icmp             ) [ 00110]
br_ln13              (br               ) [ 00000]
dense_1_bias_V_addr  (getelementptr    ) [ 00110]
specloopname_ln0     (specloopname     ) [ 00000]
empty                (speclooptripcount) [ 00000]
specloopname_ln13    (specloopname     ) [ 00000]
tmp_9                (specregionbegin  ) [ 00000]
specpipeline_ln14    (specpipeline     ) [ 00000]
flat_array_V_load    (load             ) [ 00000]
sext_ln1192          (sext             ) [ 00000]
dense_1_weights_V_lo (load             ) [ 00000]
sext_ln1192_1        (sext             ) [ 00000]
mul_ln1192           (mul              ) [ 00000]
select_ln14_2        (select           ) [ 00000]
lhs_V                (bitconcatenate   ) [ 00000]
ret_V                (add              ) [ 00000]
sum_V                (partselect       ) [ 01110]
empty_53             (specregionend    ) [ 00000]
p_Val2_16            (load             ) [ 00000]
sext_ln1265          (sext             ) [ 00000]
trunc_ln             (partselect       ) [ 00000]
sext_ln703           (sext             ) [ 00000]
add_ln703            (add              ) [ 00000]
add_ln203            (add              ) [ 00000]
dense_1_out_V_addr   (getelementptr    ) [ 00000]
tmp                  (bitselect        ) [ 00000]
select_ln19          (select           ) [ 00000]
store_ln17           (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
br_ln0               (br               ) [ 01110]
ret_ln23             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_1_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DENSE_LOOP_FLAT_LOOP"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3467"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str465"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="dense_1_weights_V_ad_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="15" slack="0"/>
<pin id="78" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_weights_V_ad/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="flat_array_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_V_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_weights_V_lo/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dense_1_bias_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_bias_V_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="6" slack="0"/>
<pin id="109" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_16/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="dense_1_out_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="1"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln17_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="13" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="15" slack="1"/>
<pin id="128" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="15" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_Val2_s_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="1"/>
<pin id="150" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Val2_s_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="14" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln9_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="15" slack="0"/>
<pin id="173" dir="0" index="1" bw="15" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln9_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="15" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln14_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="9" slack="0"/>
<pin id="199" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln14_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln14_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln13_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln14_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln1117_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln1117_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln13_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln1192_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1192_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln14_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="14" slack="1"/>
<pin id="257" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lhs_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="14" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sum_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="22" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln1265_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="0" index="1" bw="22" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="0" index="3" bw="6" slack="0"/>
<pin id="286" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sext_ln703_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln703_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="14" slack="0"/>
<pin id="297" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln203_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="13" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="14" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln19_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="13" slack="0"/>
<pin id="318" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/3 "/>
</bind>
</comp>

<comp id="323" class="1007" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="15" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1117/2 add_ln1117/2 "/>
</bind>
</comp>

<comp id="332" class="1007" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="0" index="2" bw="22" slack="0"/>
<pin id="336" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/3 ret_V/3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln9_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="346" class="1005" name="add_ln9_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="0"/>
<pin id="348" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln13_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="356" class="1005" name="select_ln14_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="zext_ln14_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="366" class="1005" name="dense_1_weights_V_ad_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="1"/>
<pin id="368" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_weights_V_ad "/>
</bind>
</comp>

<comp id="371" class="1005" name="flat_array_V_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_V_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="j_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="381" class="1005" name="icmp_ln13_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="dense_1_bias_V_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_bias_V_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="sum_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="1"/>
<pin id="392" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="74" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="130" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="130" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="141" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="164" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="164" pin="4"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="189" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="183" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="141" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="219"><net_src comp="203" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="195" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="228"><net_src comp="195" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="237"><net_src comp="195" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="88" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="94" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="148" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="253" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="280"><net_src comp="107" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="293"><net_src comp="107" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="268" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="281" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="290" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="72" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="300" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="322"><net_src comp="314" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="328"><net_src comp="225" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="216" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="337"><net_src comp="245" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="249" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="260" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="341"><net_src comp="332" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="345"><net_src comp="171" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="177" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="354"><net_src comp="189" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="359"><net_src comp="203" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="364"><net_src comp="211" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="369"><net_src comp="74" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="374"><net_src comp="81" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="379"><net_src comp="233" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="384"><net_src comp="239" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="100" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="393"><net_src comp="268" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_1_out_V | {3 }
 - Input state : 
	Port: dense_1 : flat_array_V | {2 3 }
	Port: dense_1 : dense_1_bias_V | {2 3 }
	Port: dense_1 : dense_1_weights_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i : 1
		icmp_ln13 : 1
		select_ln14 : 2
		select_ln14_1 : 2
		zext_ln14 : 3
		zext_ln13 : 3
		zext_ln14_1 : 3
		zext_ln1117 : 3
		mul_ln1117 : 4
		add_ln1117 : 5
		zext_ln1117_1 : 6
		dense_1_weights_V_ad : 7
		flat_array_V_addr : 4
		flat_array_V_load : 5
		dense_1_weights_V_lo : 8
		j : 3
		icmp_ln13_1 : 4
		br_ln13 : 5
		dense_1_bias_V_addr : 4
		p_Val2_16 : 5
	State 3
		sext_ln1192 : 1
		sext_ln1192_1 : 1
		mul_ln1192 : 2
		lhs_V : 1
		ret_V : 3
		sum_V : 4
		empty_53 : 1
		sext_ln1265 : 1
		trunc_ln : 4
		sext_ln703 : 1
		add_ln703 : 5
		add_ln203 : 5
		tmp : 6
		select_ln19 : 7
		store_ln17 : 8
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_177    |    0    |    0    |    21   |
|          |       i_fu_183       |    0    |    0    |    15   |
|    add   |       j_fu_233       |    0    |    0    |    15   |
|          |   add_ln703_fu_294   |    0    |    0    |    19   |
|          |   add_ln203_fu_300   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln14_fu_195  |    0    |    0    |    9    |
|  select  | select_ln14_1_fu_203 |    0    |    0    |    6    |
|          | select_ln14_2_fu_253 |    0    |    0    |    14   |
|          |  select_ln19_fu_314  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_171   |    0    |    0    |    13   |
|   icmp   |   icmp_ln13_fu_189   |    0    |    0    |    13   |
|          |  icmp_ln13_1_fu_239  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_323      |    1    |    0    |    0    |
|          |      grp_fu_332      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_211   |    0    |    0    |    0    |
|          |   zext_ln13_fu_216   |    0    |    0    |    0    |
|   zext   |  zext_ln14_1_fu_220  |    0    |    0    |    0    |
|          |  zext_ln1117_fu_225  |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_229 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1192_fu_245  |    0    |    0    |    0    |
|   sext   | sext_ln1192_1_fu_249 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_277  |    0    |    0    |    0    |
|          |   sext_ln703_fu_290  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     lhs_V_fu_260     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     sum_V_fu_268     |    0    |    0    |    0    |
|          |    trunc_ln_fu_281   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_306      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   168   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln9_reg_346      |   15   |
| dense_1_bias_V_addr_reg_385|    6   |
|dense_1_weights_V_ad_reg_366|   15   |
|  flat_array_V_addr_reg_371 |    9   |
|         i_0_reg_137        |    6   |
|     icmp_ln13_1_reg_381    |    1   |
|      icmp_ln13_reg_351     |    1   |
|      icmp_ln9_reg_342      |    1   |
|   indvar_flatten_reg_126   |   15   |
|         j_0_reg_160        |    9   |
|          j_reg_376         |    9   |
|      p_Val2_s_reg_148      |   14   |
|    select_ln14_1_reg_356   |    6   |
|        sum_V_reg_390       |   14   |
|      zext_ln14_reg_361     |   64   |
+----------------------------+--------+
|            Total           |   185  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_107 |  p0  |   2  |   6  |   12   ||    9    |
|  p_Val2_s_reg_148 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   185  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   185  |   204  |
+-----------+--------+--------+--------+--------+
