Starting Single Run, Sweeps and Corners...

Current time: Wed Apr  6 08:45:07 2022 
Best design point: 1
Design specs: 
	wk_ADPLL:DCO_CORE_tb:1	corner	NOM_85 - 
	FREQUENCY		27.08G	Yes
	PWR		2.859m	Yes
	VOSCpp_SE		547.4m	Yes
	VCM_output		442.4m	Near
	output noise; dBc/Hz		Error	No
	PN_1M		-83.53
	PN_10M		-106.8
Design parameters: 
	wireopt		19
	VDD		900m
	nfinga		16
	ibias		300u
	fclk		28G
	TRIM_CAP		4
	FINE_TRIM_CAP		1

Best design point: 2
Design specs: 
	wk_ADPLL:DCO_CORE_tb:1	corner	NOM_85 - 
	FREQUENCY		26.73G	Yes
	PWR		2.859m	Yes
	VOSCpp_SE		559.7m	Yes
	VCM_output		443.6m	Near
	output noise; dBc/Hz		Error	No
	PN_1M		-83.92
	PN_10M		-107.2
Design parameters: 
	wireopt		19
	VDD		900m
	nfinga		16
	ibias		300u
	fclk		28G
	TRIM_CAP		4
	FINE_TRIM_CAP		2

Interactive.201
Number of points completed: 8
Number of simulation errors: 8
Interactive.201 completed. 
Current time: Wed Apr  6 09:19:06 2022 
