* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 12 2019 01:42:17

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart.N_175
T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_3/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_8_3_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_6/in_0

T_8_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_6/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : uart.un1_state_2_0_a3_2
T_10_3_wire_logic_cluster/lc_5/out
T_9_3_sp4_h_l_2
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_4/in_3

End 

Net : uart.stateZ0Z_4
T_10_4_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g1_1
T_10_3_wire_logic_cluster/lc_5/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_5/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_10_1_sp4_v_t_42
T_9_2_lc_trk_g3_2
T_9_2_wire_logic_cluster/lc_1/in_0

T_10_4_wire_logic_cluster/lc_1/out
T_10_4_lc_trk_g2_1
T_10_4_wire_logic_cluster/lc_4/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_4/in_0

T_10_4_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g2_1
T_11_3_wire_logic_cluster/lc_4/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_7/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_10_4_sp4_h_l_7
T_12_4_lc_trk_g2_2
T_12_4_wire_logic_cluster/lc_5/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_1/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_10
T_8_0_span4_vert_47
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_3/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_10
T_8_0_span4_vert_47
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_1/in_3

T_10_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_10
T_8_0_span4_vert_47
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_4/in_0

End 

Net : uart.N_115_0
T_8_5_wire_logic_cluster/lc_7/out
T_8_4_sp4_v_t_46
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_0/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_5
T_8_4_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_7/in_3

End 

Net : uart.timer_CountZ0Z_0
T_10_3_wire_logic_cluster/lc_6/out
T_10_3_lc_trk_g1_6
T_10_3_input_2_5
T_10_3_wire_logic_cluster/lc_5/in_2

T_10_3_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_36
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_1/in_1

T_10_3_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_36
T_9_1_lc_trk_g2_4
T_9_1_input_2_4
T_9_1_wire_logic_cluster/lc_4/in_2

T_10_3_wire_logic_cluster/lc_6/out
T_10_3_lc_trk_g1_6
T_10_3_wire_logic_cluster/lc_6/in_3

End 

Net : uart.timer_CountZ0Z_6
T_10_3_wire_logic_cluster/lc_4/out
T_10_3_lc_trk_g0_4
T_10_3_wire_logic_cluster/lc_5/in_1

T_10_3_wire_logic_cluster/lc_4/out
T_10_3_lc_trk_g0_4
T_10_3_wire_logic_cluster/lc_2/in_0

T_10_3_wire_logic_cluster/lc_4/out
T_10_3_lc_trk_g0_4
T_10_3_wire_logic_cluster/lc_7/in_3

T_10_3_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_0/in_1

T_10_3_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g1_4
T_10_4_wire_logic_cluster/lc_4/in_1

T_10_3_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g1_4
T_10_4_wire_logic_cluster/lc_3/in_0

T_10_3_wire_logic_cluster/lc_4/out
T_10_4_lc_trk_g1_4
T_10_4_wire_logic_cluster/lc_2/in_3

T_10_3_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g0_4
T_11_3_wire_logic_cluster/lc_3/in_3

T_10_3_wire_logic_cluster/lc_4/out
T_9_3_sp4_h_l_0
T_8_3_lc_trk_g1_0
T_8_3_wire_logic_cluster/lc_0/in_3

T_10_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_5
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_2/in_3

T_10_3_wire_logic_cluster/lc_4/out
T_10_3_lc_trk_g0_4
T_10_3_wire_logic_cluster/lc_4/in_0

T_10_3_wire_logic_cluster/lc_4/out
T_10_3_lc_trk_g0_4
T_10_3_wire_logic_cluster/lc_3/in_3

End 

Net : uart.N_146_0
T_9_2_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g1_3
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

End 

Net : uart.timer_CountZ0Z_1
T_9_1_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_3/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_4/in_0

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_24
T_10_3_sp4_h_l_6
T_11_3_lc_trk_g2_6
T_11_3_input_2_2
T_11_3_wire_logic_cluster/lc_2/in_2

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_4/in_0

End 

Net : uart.timer_Count_fastZ0Z_2
T_10_1_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g0_2
T_9_2_wire_logic_cluster/lc_3/in_1

T_10_1_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g0_2
T_9_2_input_2_4
T_9_2_wire_logic_cluster/lc_4/in_2

T_10_1_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g0_2
T_9_2_wire_logic_cluster/lc_5/in_3

T_10_1_wire_logic_cluster/lc_2/out
T_10_1_lc_trk_g3_2
T_10_1_wire_logic_cluster/lc_2/in_3

End 

Net : uart.timer_Count_fastZ0Z_3
T_10_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g1_0
T_9_2_input_2_3
T_9_2_wire_logic_cluster/lc_3/in_2

T_10_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g1_0
T_9_2_wire_logic_cluster/lc_4/in_3

T_10_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g1_0
T_9_2_wire_logic_cluster/lc_5/in_0

T_10_1_wire_logic_cluster/lc_0/out
T_10_0_span4_vert_32
T_10_3_lc_trk_g1_0
T_10_3_wire_logic_cluster/lc_0/in_3

T_10_1_wire_logic_cluster/lc_0/out
T_10_1_lc_trk_g1_0
T_10_1_wire_logic_cluster/lc_0/in_3

End 

Net : uart.N_51
T_9_2_wire_logic_cluster/lc_6/out
T_10_2_lc_trk_g1_6
T_10_2_wire_logic_cluster/lc_6/in_3

End 

Net : uart.state_RNI38F97Z0Z_2
T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_sp4_v_t_40
T_10_3_lc_trk_g3_5
T_10_3_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_sp4_v_t_40
T_10_3_lc_trk_g3_5
T_10_3_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_sp4_v_t_40
T_10_3_lc_trk_g3_5
T_10_3_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_sp4_v_t_40
T_10_3_lc_trk_g3_5
T_10_3_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_8_2_sp4_h_l_9
T_11_2_sp4_v_t_44
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_lc_trk_g1_5
T_10_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_lc_trk_g1_5
T_10_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_10_1_lc_trk_g1_5
T_10_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/s_r

T_10_2_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_44
T_10_0_span4_vert_5
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/s_r

End 

Net : uart.timer_Count_RNI22NA1Z0Z_4
T_10_3_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g2_7
T_9_2_wire_logic_cluster/lc_6/in_3

End 

Net : uart.timer_CountZ0Z_4
T_9_1_wire_logic_cluster/lc_3/out
T_10_0_span4_vert_39
T_10_3_lc_trk_g1_7
T_10_3_wire_logic_cluster/lc_7/in_1

T_9_1_wire_logic_cluster/lc_3/out
T_9_0_span4_vert_38
T_8_3_lc_trk_g2_6
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

T_9_1_wire_logic_cluster/lc_3/out
T_9_1_sp4_h_l_11
T_12_1_sp4_v_t_46
T_11_3_lc_trk_g2_3
T_11_3_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_0/in_1

T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_3/out
T_9_1_sp4_h_l_11
T_8_1_sp4_v_t_46
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_0/in_1

T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_3/in_0

End 

Net : uart.timer_Count_RNI3B101Z0Z_6
T_10_3_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g2_2
T_9_2_wire_logic_cluster/lc_6/in_0

End 

Net : uart.timer_CountZ0Z_5
T_10_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g2_1
T_10_3_wire_logic_cluster/lc_2/in_3

T_10_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g2_1
T_10_3_wire_logic_cluster/lc_7/in_0

T_10_3_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_0/in_3

T_10_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_10
T_8_3_lc_trk_g0_2
T_8_3_wire_logic_cluster/lc_4/in_0

T_10_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g1_1
T_11_3_wire_logic_cluster/lc_5/in_3

T_10_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g2_1
T_10_3_wire_logic_cluster/lc_0/in_1

T_10_3_wire_logic_cluster/lc_1/out
T_10_0_span4_vert_26
T_9_1_lc_trk_g0_2
T_9_1_input_2_0
T_9_1_wire_logic_cluster/lc_0/in_2

T_10_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g1_1
T_11_3_wire_logic_cluster/lc_0/in_0

T_10_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g1_1
T_11_3_wire_logic_cluster/lc_3/in_1

T_10_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_10
T_5_3_sp4_h_l_10
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_0/in_3

T_10_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g2_1
T_10_3_wire_logic_cluster/lc_1/in_0

T_10_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g3_1
T_10_3_wire_logic_cluster/lc_3/in_1

T_10_3_wire_logic_cluster/lc_1/out
T_10_3_lc_trk_g2_1
T_10_3_wire_logic_cluster/lc_4/in_3

End 

Net : uart.N_66
T_9_2_wire_logic_cluster/lc_2/out
T_10_2_lc_trk_g1_2
T_10_2_wire_logic_cluster/lc_6/in_1

End 

Net : uart.timer_CountZ0Z_7
T_10_3_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g0_3
T_10_3_wire_logic_cluster/lc_2/in_1

T_10_3_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g0_3
T_10_3_input_2_7
T_10_3_wire_logic_cluster/lc_7/in_2

T_10_3_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g1_3
T_10_4_wire_logic_cluster/lc_4/in_0

T_10_3_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_1/in_3

T_10_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_4/in_1

T_10_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g2_3
T_9_3_input_2_7
T_9_3_wire_logic_cluster/lc_7/in_2

T_10_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_0/in_1

T_10_3_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g1_3
T_10_4_wire_logic_cluster/lc_2/in_0

T_10_3_wire_logic_cluster/lc_3/out
T_8_3_sp4_h_l_3
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_0/in_1

T_10_3_wire_logic_cluster/lc_3/out
T_8_3_sp4_h_l_3
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_3/in_1

T_10_3_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g1_3
T_10_4_wire_logic_cluster/lc_6/in_0

T_10_3_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_0/in_0

T_10_3_wire_logic_cluster/lc_3/out
T_10_3_lc_trk_g0_3
T_10_3_input_2_3
T_10_3_wire_logic_cluster/lc_3/in_2

End 

Net : uart.state_srsts_0_a3_2_0_4
T_9_3_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g0_6
T_9_2_wire_logic_cluster/lc_2/in_0

End 

Net : uart.stateZ0Z_2
T_9_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_wire_logic_cluster/lc_6/in_3

T_9_2_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_47
T_10_4_lc_trk_g1_7
T_10_4_wire_logic_cluster/lc_3/in_3

T_9_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_wire_logic_cluster/lc_3/in_0

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_4_cascade_
T_8_4_wire_logic_cluster/lc_5/ltout
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : uart.N_41
T_9_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g1_4
T_9_2_wire_logic_cluster/lc_2/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_37
T_10_4_sp4_h_l_0
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : uart.stateZ0Z_3
T_10_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_6/in_1

T_10_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_5/in_0

T_10_4_wire_logic_cluster/lc_7/out
T_10_4_lc_trk_g3_7
T_10_4_input_2_4
T_10_4_wire_logic_cluster/lc_4/in_2

T_10_4_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_38
T_7_5_sp4_h_l_3
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_3/in_3

T_10_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_4/in_3

T_10_4_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g2_7
T_11_3_wire_logic_cluster/lc_0/in_1

T_10_4_wire_logic_cluster/lc_7/out
T_10_4_lc_trk_g3_7
T_10_4_wire_logic_cluster/lc_3/in_1

T_10_4_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_46
T_7_3_sp4_h_l_5
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_0/in_0

T_10_4_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_46
T_7_3_sp4_h_l_5
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_1/in_1

T_10_4_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_46
T_7_3_sp4_h_l_11
T_7_3_lc_trk_g1_6
T_7_3_wire_logic_cluster/lc_4/in_1

T_10_4_wire_logic_cluster/lc_7/out
T_10_4_lc_trk_g3_7
T_10_4_wire_logic_cluster/lc_0/in_0

T_10_4_wire_logic_cluster/lc_7/out
T_10_4_lc_trk_g3_7
T_10_4_input_2_6
T_10_4_wire_logic_cluster/lc_6/in_2

T_10_4_wire_logic_cluster/lc_7/out
T_10_4_lc_trk_g3_7
T_10_4_wire_logic_cluster/lc_7/in_3

End 

Net : uart.N_116_0
T_8_4_wire_logic_cluster/lc_6/out
T_8_1_sp4_v_t_36
T_9_5_sp4_h_l_7
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_4/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_3_cascade_
T_8_4_wire_logic_cluster/lc_3/ltout
T_8_4_wire_logic_cluster/lc_4/in_2

End 

Net : uart.N_117_0
T_8_4_wire_logic_cluster/lc_4/out
T_9_4_sp12_h_l_0
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_5/cen

End 

Net : uart.timer_Count_fastZ0Z_4
T_9_1_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_6/in_3

End 

Net : uart.state_srsts_0_o4_0_a2_0_4
T_9_2_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_2/in_3

T_9_2_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g1_0
T_9_3_wire_logic_cluster/lc_7/in_0

T_9_2_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g1_0
T_9_3_wire_logic_cluster/lc_0/in_3

T_9_2_wire_logic_cluster/lc_0/out
T_9_0_span4_vert_45
T_10_4_sp4_h_l_2
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_0/in_3

End 

Net : uart.N_119_0
T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_8_4_lc_trk_g0_2
T_8_4_wire_logic_cluster/lc_2/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_1_cascade_
T_8_4_wire_logic_cluster/lc_0/ltout
T_8_4_wire_logic_cluster/lc_1/in_2

End 

Net : uart.N_114_0
T_8_5_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_44
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_3/cen

End 

Net : uart.N_118_0
T_7_3_wire_logic_cluster/lc_7/out
T_7_1_sp4_v_t_43
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_1/cen

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_2_cascade_
T_7_3_wire_logic_cluster/lc_6/ltout
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : uart.N_113_0
T_8_5_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_47
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_0/cen

End 

Net : uart.bit_CountZ0Z_1
T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_3/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_36
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_36
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_2_sp4_v_t_36
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_8_0_span4_vert_44
T_9_4_sp4_h_l_3
T_10_4_lc_trk_g2_3
T_10_4_wire_logic_cluster/lc_0/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_2/in_0

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_2/in_0

End 

Net : uart.data_Auxce_0_4
T_8_3_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g0_3
T_8_4_wire_logic_cluster/lc_7/in_0

T_8_3_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g0_3
T_8_4_wire_logic_cluster/lc_5/in_0

End 

Net : uart.N_174
T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_7/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_lc_trk_g1_2
T_7_3_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_3/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_0/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_8_5_lc_trk_g3_2
T_8_5_input_2_1
T_8_5_wire_logic_cluster/lc_1/in_2

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : uart.bit_CountZ0Z_2
T_7_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_4/out
T_8_2_sp4_v_t_41
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_3/in_0

T_7_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_5/in_1

T_7_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_7/in_1

T_7_3_wire_logic_cluster/lc_4/out
T_8_2_sp4_v_t_41
T_7_5_lc_trk_g3_1
T_7_5_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_4/out
T_8_2_sp4_v_t_41
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_5/in_0

T_7_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_8
T_11_3_sp4_v_t_45
T_10_4_lc_trk_g3_5
T_10_4_input_2_0
T_10_4_wire_logic_cluster/lc_0/in_2

T_7_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_4/in_3

End 

Net : uart.state_srsts_0_a3_1_4_cascade_
T_9_2_wire_logic_cluster/lc_1/ltout
T_9_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart.state_1_sqmuxa
T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_wire_logic_cluster/lc_2/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_46
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : uart.state_1_sqmuxa_0
T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

T_9_3_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_6/cen

End 

Net : reset_module_System.countZ0Z_1
T_11_2_wire_logic_cluster/lc_5/out
T_12_2_sp4_h_l_10
T_12_2_lc_trk_g1_7
T_12_2_input_2_0
T_12_2_wire_logic_cluster/lc_0/in_2

T_11_2_wire_logic_cluster/lc_5/out
T_12_2_sp4_h_l_10
T_13_2_lc_trk_g3_2
T_13_2_wire_logic_cluster/lc_2/in_1

T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_3/in_3

End 

Net : reset_module_System.count_1_cry_20
T_12_4_wire_logic_cluster/lc_3/cout
T_12_4_wire_logic_cluster/lc_4/in_3

End 

Net : uart.g0_4_0
T_7_5_wire_logic_cluster/lc_6/out
T_8_3_sp4_v_t_40
T_8_0_span4_vert_29
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_2/in_3

End 

Net : uart.un1_state_5
T_10_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_0
T_8_4_sp4_v_t_37
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_6/in_1

T_10_4_wire_logic_cluster/lc_4/out
T_9_4_sp4_h_l_0
T_8_0_span4_vert_40
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_1/in_0

End 

Net : uart.timer_Count10lto4_0_cascade_
T_9_2_wire_logic_cluster/lc_5/ltout
T_9_2_wire_logic_cluster/lc_6/in_2

End 

Net : uart.N_133_0
T_8_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_3/out
T_8_1_sp4_v_t_43
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_1/in_3

End 

Net : uart.bit_CountZ0Z_0
T_7_3_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_47
T_8_5_sp4_h_l_10
T_8_5_lc_trk_g0_7
T_8_5_input_2_3
T_8_5_wire_logic_cluster/lc_3/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_47
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_1/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g2_1
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_47
T_8_5_sp4_h_l_10
T_8_5_lc_trk_g0_7
T_8_5_input_2_5
T_8_5_wire_logic_cluster/lc_5/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g2_1
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g2_1
T_8_4_input_2_3
T_8_4_wire_logic_cluster/lc_3/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_6/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g1_1
T_8_3_wire_logic_cluster/lc_5/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g2_1
T_8_4_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_42
T_8_4_sp4_h_l_1
T_10_4_lc_trk_g3_4
T_10_4_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_1/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_19
T_12_4_wire_logic_cluster/lc_2/cout
T_12_4_wire_logic_cluster/lc_3/in_3

Net : reset_module_System_reset_fast
T_10_2_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g2_3
T_9_2_input_2_1
T_9_2_wire_logic_cluster/lc_1/in_2

T_10_2_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g3_3
T_11_3_wire_logic_cluster/lc_4/in_0

T_10_2_wire_logic_cluster/lc_3/out
T_10_2_sp4_h_l_11
T_9_0_span4_vert_17
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_5/in_3

T_10_2_wire_logic_cluster/lc_3/out
T_11_1_sp4_v_t_39
T_10_4_lc_trk_g2_7
T_10_4_wire_logic_cluster/lc_6/in_3

End 

Net : uart.N_120_0
T_8_3_wire_logic_cluster/lc_6/out
T_8_2_sp4_v_t_44
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_0/cen

End 

Net : uart.N_175_cascade_
T_8_3_wire_logic_cluster/lc_4/ltout
T_8_3_wire_logic_cluster/lc_5/in_2

End 

Net : uart.data_Aux_esr_RNO_0Z0Z_0_cascade_
T_8_3_wire_logic_cluster/lc_5/ltout
T_8_3_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.countZ0Z_0
T_11_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g1_2
T_12_2_wire_logic_cluster/lc_0/in_1

T_11_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g0_2
T_11_2_wire_logic_cluster/lc_6/in_0

T_11_2_wire_logic_cluster/lc_2/out
T_11_2_sp4_h_l_9
T_13_2_lc_trk_g3_4
T_13_2_wire_logic_cluster/lc_2/in_3

T_11_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g0_2
T_11_2_input_2_2
T_11_2_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_18
T_12_4_wire_logic_cluster/lc_1/cout
T_12_4_wire_logic_cluster/lc_2/in_3

Net : uart.state_RNILS533Z0Z_4
T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/s_r

End 

Net : uart.data_14_1_cascade_
T_9_3_wire_logic_cluster/lc_0/ltout
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.countZ0Z_2
T_11_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_1/in_1

T_11_2_wire_logic_cluster/lc_1/out
T_10_2_lc_trk_g3_1
T_10_2_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_17
T_12_4_wire_logic_cluster/lc_0/cout
T_12_4_wire_logic_cluster/lc_1/in_3

Net : uart.state_RNO_2Z0Z_3
T_11_3_wire_logic_cluster/lc_5/out
T_10_4_lc_trk_g0_5
T_10_4_input_2_3
T_10_4_wire_logic_cluster/lc_3/in_2

End 

Net : uart.N_28_mux
T_10_4_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g3_3
T_10_4_wire_logic_cluster/lc_7/in_1

End 

Net : uart.state_0_sqmuxa_1_d_0
T_11_3_wire_logic_cluster/lc_0/out
T_11_3_sp4_h_l_5
T_7_3_sp4_h_l_1
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : uart.timer_CountZ0Z_3
T_9_1_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_26
T_10_3_sp4_h_l_8
T_11_3_lc_trk_g3_0
T_11_3_wire_logic_cluster/lc_5/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g3_5
T_10_2_wire_logic_cluster/lc_7/in_3

T_9_1_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_26
T_10_3_sp4_h_l_8
T_11_3_lc_trk_g3_0
T_11_3_wire_logic_cluster/lc_2/in_1

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_0/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_2/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_6/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_7/in_1

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_5/in_3

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_3/in_3

End 

Net : uart.g3_0_0
T_10_2_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g3_7
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

End 

Net : uart.timer_Count_4_repZ0Z1
T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_10_3_sp4_h_l_0
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_5/in_1

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_10_3_sp4_h_l_0
T_10_3_lc_trk_g1_5
T_10_3_wire_logic_cluster/lc_0/in_0

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_10_3_sp4_h_l_0
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_2/in_0

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_0/in_0

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g2_7
T_9_1_input_2_7
T_9_1_wire_logic_cluster/lc_7/in_2

End 

Net : uart.timer_Count_2_repZ0Z1
T_11_3_wire_logic_cluster/lc_7/out
T_10_2_lc_trk_g3_7
T_10_2_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g0_7
T_11_3_input_2_5
T_11_3_wire_logic_cluster/lc_5/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_10_3_lc_trk_g3_7
T_10_3_input_2_0
T_10_3_wire_logic_cluster/lc_0/in_2

T_11_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_2/in_3

T_11_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_7/in_0

End 

Net : uart.data_Auxce_0_2
T_7_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g2_5
T_8_4_wire_logic_cluster/lc_3/in_0

End 

Net : reset_module_System.countZ0Z_3
T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g3_2
T_12_2_wire_logic_cluster/lc_2/in_1

T_12_2_wire_logic_cluster/lc_2/out
T_10_2_sp4_h_l_1
T_10_2_lc_trk_g0_4
T_10_2_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_12_4_0_
T_12_4_wire_logic_cluster/carry_in_mux/cout
T_12_4_wire_logic_cluster/lc_0/in_3

Net : reset_module_System.reset6_19
T_10_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_5/in_0

T_10_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_1/in_0

T_10_2_wire_logic_cluster/lc_2/out
T_10_2_lc_trk_g0_2
T_10_2_wire_logic_cluster/lc_5/in_3

T_10_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_4/in_3

T_10_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_2/in_3

End 

Net : reset_module_System.reset6_19_1
T_11_2_wire_logic_cluster/lc_6/out
T_10_2_lc_trk_g2_6
T_10_2_wire_logic_cluster/lc_2/in_0

End 

Net : reset_module_System.countZ0Z_17
T_12_4_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_37
T_11_2_lc_trk_g0_0
T_11_2_input_2_6
T_11_2_wire_logic_cluster/lc_6/in_2

T_12_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.countZ0Z_4
T_12_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_3/in_1

T_12_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_3/in_1

End 

Net : uart.state_RNILS533Z0Z_4_cascade_
T_9_3_wire_logic_cluster/lc_1/ltout
T_9_3_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.countZ0Z_5
T_12_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g3_4
T_12_2_wire_logic_cluster/lc_4/in_1

T_12_2_wire_logic_cluster/lc_4/out
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_7/in_3

End 

Net : uart.N_167_0
T_11_3_wire_logic_cluster/lc_3/out
T_10_4_lc_trk_g0_3
T_10_4_wire_logic_cluster/lc_1/in_0

End 

Net : uart.g0_3_1
T_11_3_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_3/in_0

End 

Net : uart.state_RNIAFHLZ0Z_4
T_9_3_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_40
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_0
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_40
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_40
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g3_4
T_8_3_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_32
T_9_3_sp4_v_t_45
T_8_4_lc_trk_g3_5
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_0
T_7_3_sp4_v_t_37
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_32
T_9_3_sp4_v_t_45
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_0
T_7_3_sp4_v_t_37
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_9_1_sp4_v_t_37
T_6_5_sp4_h_l_5
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_12
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_0
T_7_0_span4_vert_24
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_5/s_r

End 

Net : uart.data_Auxce_0_0
T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_0/in_3

End 

Net : reset_module_System.countZ0Z_8
T_12_2_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g2_7
T_11_2_wire_logic_cluster/lc_7/in_0

T_12_2_wire_logic_cluster/lc_7/out
T_12_2_lc_trk_g3_7
T_12_2_wire_logic_cluster/lc_7/in_1

End 

Net : reset_module_System.reset6_13
T_11_2_wire_logic_cluster/lc_7/out
T_10_2_lc_trk_g2_7
T_10_2_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.countZ0Z_14
T_12_3_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_6/in_1

T_12_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/in_1

End 

Net : reset_system
T_10_2_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_wire_logic_cluster/lc_4/in_1

T_10_2_wire_logic_cluster/lc_5/out
T_10_0_span12_vert_13
T_10_4_lc_trk_g3_6
T_10_4_wire_logic_cluster/lc_2/in_1

T_10_2_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g1_5
T_10_2_wire_logic_cluster/lc_6/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_9_2_sp4_h_l_2
T_8_0_span4_vert_15
T_8_1_lc_trk_g0_7
T_8_1_wire_logic_cluster/lc_2/in_3

T_10_2_wire_logic_cluster/lc_5/out
T_9_2_sp4_h_l_2
T_8_0_span4_vert_15
T_7_1_lc_trk_g2_7
T_7_1_wire_logic_cluster/lc_5/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_wire_logic_cluster/lc_1/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_9_2_sp4_h_l_2
T_8_0_span4_vert_15
T_7_1_lc_trk_g2_7
T_7_1_wire_logic_cluster/lc_1/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_10_0_span12_vert_13
T_10_4_lc_trk_g3_6
T_10_4_wire_logic_cluster/lc_7/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_9_2_sp4_h_l_2
T_8_2_sp4_v_t_45
T_8_5_lc_trk_g1_5
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_10_2_wire_logic_cluster/lc_5/out
T_9_2_sp4_h_l_2
T_8_2_sp4_v_t_45
T_8_5_lc_trk_g0_5
T_8_5_wire_logic_cluster/lc_4/in_3

T_10_2_wire_logic_cluster/lc_5/out
T_10_2_lc_trk_g1_5
T_10_2_wire_logic_cluster/lc_0/in_0

T_10_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_7/in_3

End 

Net : reset_module_System.countZ0Z_7
T_12_2_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_7/in_1

T_12_2_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g1_6
T_12_2_wire_logic_cluster/lc_6/in_1

End 

Net : reset_module_System.countZ0Z_9
T_12_3_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g3_0
T_11_2_input_2_7
T_11_2_wire_logic_cluster/lc_7/in_2

T_12_3_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g3_0
T_12_3_wire_logic_cluster/lc_0/in_1

End 

Net : reset_module_System.countZ0Z_6
T_12_2_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g1_5
T_12_2_wire_logic_cluster/lc_5/in_1

T_12_2_wire_logic_cluster/lc_5/out
T_11_2_sp4_h_l_2
T_10_0_span4_vert_18
T_10_2_lc_trk_g0_7
T_10_2_wire_logic_cluster/lc_1/in_0

End 

Net : uart.N_177
T_7_5_wire_logic_cluster/lc_1/out
T_8_5_sp4_h_l_2
T_12_5_sp4_h_l_2
T_11_1_sp4_v_t_42
T_10_4_lc_trk_g3_2
T_10_4_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : uart.N_8_cascade_
T_10_4_wire_logic_cluster/lc_6/ltout
T_10_4_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.count_1_cry_15
T_12_3_wire_logic_cluster/lc_6/cout
T_12_3_wire_logic_cluster/lc_7/in_3

Net : uart.N_10_cascade_
T_7_3_wire_logic_cluster/lc_3/ltout
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : uart.N_5
T_10_3_wire_logic_cluster/lc_0/out
T_7_3_sp12_h_l_0
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_3/in_0

End 

Net : reset_module_System.countZ0Z_10
T_12_3_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g2_1
T_11_2_wire_logic_cluster/lc_0/in_3

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.countZ0Z_12
T_12_3_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g2_3
T_11_2_wire_logic_cluster/lc_6/in_3

T_12_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.reset6_3
T_11_2_wire_logic_cluster/lc_0/out
T_10_2_lc_trk_g3_0
T_10_2_wire_logic_cluster/lc_2/in_3

End 

Net : reset_module_System.countZ0Z_11
T_12_3_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_0/in_1

T_12_3_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g1_2
T_12_3_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.count_1_cry_14
T_12_3_wire_logic_cluster/lc_5/cout
T_12_3_wire_logic_cluster/lc_6/in_3

Net : reset_module_System.count_1_cry_13
T_12_3_wire_logic_cluster/lc_4/cout
T_12_3_wire_logic_cluster/lc_5/in_3

Net : uart_frame_decoder.N_58_4
T_7_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g2_6
T_7_1_wire_logic_cluster/lc_5/in_3

End 

Net : uart_frame_decoder.state_1_srsts_0_i_1_1
T_7_1_wire_logic_cluster/lc_5/out
T_7_1_lc_trk_g1_5
T_7_1_wire_logic_cluster/lc_3/in_3

End 

Net : uart_data_5
T_8_2_wire_logic_cluster/lc_5/out
T_7_1_lc_trk_g3_5
T_7_1_wire_logic_cluster/lc_6/in_0

T_8_2_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g0_5
T_8_1_wire_logic_cluster/lc_0/in_1

End 

Net : uart_data_7
T_8_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_input_2_6
T_7_1_wire_logic_cluster/lc_6/in_2

T_8_2_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g1_7
T_8_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_data_2
T_8_2_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_6/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_0/in_3

End 

Net : uart.un4_timer_Count_1_c5
T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_10_3_lc_trk_g0_5
T_10_3_wire_logic_cluster/lc_3/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_10_3_lc_trk_g0_5
T_10_3_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_10_3_lc_trk_g0_5
T_10_3_input_2_1
T_10_3_wire_logic_cluster/lc_1/in_2

End 

Net : uart.un4_timer_Count_1_c2_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_12
T_12_3_wire_logic_cluster/lc_3/cout
T_12_3_wire_logic_cluster/lc_4/in_3

Net : uart.g3_cascade_
T_11_3_wire_logic_cluster/lc_2/ltout
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.countZ0Z_20
T_12_4_wire_logic_cluster/lc_3/out
T_12_4_sp4_h_l_11
T_11_0_span4_vert_41
T_10_2_lc_trk_g1_4
T_10_2_input_2_1
T_10_2_wire_logic_cluster/lc_1/in_2

T_12_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_3/in_1

End 

Net : reset_module_System.reset6_11_cascade_
T_10_2_wire_logic_cluster/lc_1/ltout
T_10_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart_frame_decoder.N_67
T_8_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g3_6
T_7_1_wire_logic_cluster/lc_3/in_0

T_8_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g3_6
T_7_1_wire_logic_cluster/lc_2/in_1

End 

Net : uart_frame_decoder.state_1_srsts_i_i_a2_3_0Z0Z_0_cascade_
T_8_1_wire_logic_cluster/lc_5/ltout
T_8_1_wire_logic_cluster/lc_6/in_2

End 

Net : uart_data_0
T_8_2_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g3_0
T_7_1_wire_logic_cluster/lc_6/in_3

T_8_2_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g0_0
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : reset_module_System.count_1_cry_11
T_12_3_wire_logic_cluster/lc_2/cout
T_12_3_wire_logic_cluster/lc_3/in_3

Net : uart.state_0_sqmuxa_1_d_cascade_
T_7_3_wire_logic_cluster/lc_0/ltout
T_7_3_wire_logic_cluster/lc_1/in_2

End 

Net : uart.timer_Count10lto4_0
T_9_2_wire_logic_cluster/lc_5/out
T_8_2_sp4_h_l_2
T_7_2_sp4_v_t_45
T_7_3_lc_trk_g3_5
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : uart_frame_decoder.state_1Z0Z_4
T_11_1_wire_logic_cluster/lc_1/out
T_11_1_sp4_h_l_7
T_7_1_sp4_h_l_10
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_3/in_0

T_11_1_wire_logic_cluster/lc_1/out
T_11_1_sp4_h_l_7
T_11_1_lc_trk_g1_2
T_11_1_wire_logic_cluster/lc_2/in_3

T_11_1_wire_logic_cluster/lc_1/out
T_11_1_sp4_h_l_7
T_7_1_sp4_h_l_10
T_7_1_lc_trk_g0_7
T_7_1_wire_logic_cluster/lc_4/in_1

End 

Net : uart_frame_decoder.N_49
T_8_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g3_3
T_7_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_frame_decoder.state_1_srsts_i_i_0_0_cascade_
T_7_1_wire_logic_cluster/lc_1/ltout
T_7_1_wire_logic_cluster/lc_2/in_2

End 

Net : reset_module_System.count_1_cry_10
T_12_3_wire_logic_cluster/lc_1/cout
T_12_3_wire_logic_cluster/lc_2/in_3

Net : uart_frame_decoder.state_1Z0Z_3
T_11_1_wire_logic_cluster/lc_0/out
T_8_1_sp12_h_l_0
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_3/in_1

T_11_1_wire_logic_cluster/lc_0/out
T_11_1_lc_trk_g2_0
T_11_1_wire_logic_cluster/lc_1/in_3

T_11_1_wire_logic_cluster/lc_0/out
T_12_1_lc_trk_g1_0
T_12_1_wire_logic_cluster/lc_5/in_0

T_11_1_wire_logic_cluster/lc_0/out
T_8_1_sp12_h_l_0
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_4/in_0

End 

Net : reset_module_System.reset6_14
T_11_2_wire_logic_cluster/lc_3/out
T_11_1_sp4_v_t_38
T_11_2_lc_trk_g3_6
T_11_2_wire_logic_cluster/lc_2/in_1

T_11_2_wire_logic_cluster/lc_3/out
T_11_1_sp4_v_t_38
T_11_2_lc_trk_g3_6
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

T_11_2_wire_logic_cluster/lc_3/out
T_11_1_sp4_v_t_38
T_11_2_lc_trk_g3_6
T_11_2_input_2_5
T_11_2_wire_logic_cluster/lc_5/in_2

T_11_2_wire_logic_cluster/lc_3/out
T_10_2_lc_trk_g3_3
T_10_2_wire_logic_cluster/lc_5/in_1

T_11_2_wire_logic_cluster/lc_3/out
T_10_2_lc_trk_g3_3
T_10_2_wire_logic_cluster/lc_3/in_3

End 

Net : reset_module_System.countZ0Z_18
T_12_4_wire_logic_cluster/lc_1/out
T_12_2_sp4_v_t_47
T_12_0_span4_vert_19
T_11_2_lc_trk_g1_6
T_11_2_input_2_3
T_11_2_wire_logic_cluster/lc_3/in_2

T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : uart.data_Auxce_0_6_cascade_
T_8_5_wire_logic_cluster/lc_5/ltout
T_8_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart.g1_0
T_9_1_wire_logic_cluster/lc_0/out
T_8_1_sp4_h_l_8
T_11_1_sp4_v_t_36
T_10_4_lc_trk_g2_4
T_10_4_wire_logic_cluster/lc_1/in_3

End 

Net : uart.un4_timer_Count_1_c2
T_9_1_wire_logic_cluster/lc_1/out
T_9_0_span4_vert_34
T_10_3_sp4_h_l_10
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_7/in_3

T_9_1_wire_logic_cluster/lc_1/out
T_10_1_lc_trk_g1_1
T_10_1_wire_logic_cluster/lc_2/in_0

T_9_1_wire_logic_cluster/lc_1/out
T_10_1_lc_trk_g1_1
T_10_1_wire_logic_cluster/lc_0/in_0

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_5/in_1

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_3/in_1

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g3_1
T_9_1_input_2_6
T_9_1_wire_logic_cluster/lc_6/in_2

T_9_1_wire_logic_cluster/lc_1/out
T_10_1_lc_trk_g1_1
T_10_1_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_7/in_3

End 

Net : uart_data_rdy_c
T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_8_1_sp4_h_l_11
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_8_1_sp4_h_l_5
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_8_1_sp4_h_l_11
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_36
T_12_1_lc_trk_g2_4
T_12_1_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_8_1_sp4_h_l_11
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_8_1_sp4_h_l_5
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_7/in_0

T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_8_1_sp4_h_l_11
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_0/out
T_10_4_sp4_h_l_8
T_13_0_span4_vert_45
T_13_3_lc_trk_g1_5
T_13_3_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_37
T_10_2_lc_trk_g0_0
T_10_2_input_2_0
T_10_2_wire_logic_cluster/lc_0/in_2

T_11_4_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_37
T_7_0_span4_horz_r_2
T_7_0_lc_trk_g1_2
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_11_4_wire_logic_cluster/lc_0/out
T_11_0_span4_vert_37
T_7_0_span4_horz_r_2
T_3_0_span4_horz_r_2
T_6_0_lc_trk_g0_6
T_6_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_frame_decoder.N_32_i_1
T_7_1_wire_logic_cluster/lc_7/out
T_7_1_sp4_h_l_3
T_7_1_lc_trk_g1_6
T_7_1_wire_logic_cluster/lc_2/in_3

End 

Net : reset_module_System.count_1_cry_9
T_12_3_wire_logic_cluster/lc_0/cout
T_12_3_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.reset6_19_cascade_
T_10_2_wire_logic_cluster/lc_2/ltout
T_10_2_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.reset6_15
T_13_4_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_40
T_11_2_sp4_h_l_11
T_10_2_lc_trk_g0_3
T_10_2_wire_logic_cluster/lc_5/in_0

T_13_4_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_40
T_11_2_sp4_h_l_11
T_10_2_lc_trk_g0_3
T_10_2_wire_logic_cluster/lc_3/in_0

T_13_4_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_40
T_11_2_sp4_h_l_11
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_4/in_0

T_13_4_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_40
T_11_2_sp4_h_l_11
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_2/in_0

T_13_4_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_40
T_11_2_sp4_h_l_11
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_1/in_1

T_13_4_wire_logic_cluster/lc_6/out
T_14_2_sp4_v_t_40
T_11_2_sp4_h_l_11
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_5/in_3

End 

Net : reset_module_System.countZ0Z_19
T_12_4_wire_logic_cluster/lc_2/out
T_13_4_lc_trk_g0_2
T_13_4_wire_logic_cluster/lc_6/in_0

T_12_4_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g1_2
T_12_4_wire_logic_cluster/lc_2/in_1

End 

Net : reset_module_System.countZ0Z_21
T_12_4_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g0_4
T_13_4_input_2_6
T_13_4_wire_logic_cluster/lc_6/in_2

T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_4/in_1

End 

Net : reset_module_System.countZ0Z_15
T_12_3_wire_logic_cluster/lc_6/out
T_13_4_lc_trk_g3_6
T_13_4_wire_logic_cluster/lc_6/in_1

T_12_3_wire_logic_cluster/lc_6/out
T_12_3_lc_trk_g1_6
T_12_3_wire_logic_cluster/lc_6/in_1

End 

Net : uart.data_Auxce_0_2_cascade_
T_7_3_wire_logic_cluster/lc_5/ltout
T_7_3_wire_logic_cluster/lc_6/in_2

End 

Net : reset_module_System.countZ0Z_16
T_12_3_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_38
T_11_2_lc_trk_g0_3
T_11_2_wire_logic_cluster/lc_3/in_0

T_12_3_wire_logic_cluster/lc_7/out
T_12_3_lc_trk_g3_7
T_12_3_wire_logic_cluster/lc_7/in_1

End 

Net : uart.N_51_cascade_
T_9_2_wire_logic_cluster/lc_6/ltout
T_9_2_wire_logic_cluster/lc_7/in_2

End 

Net : reset_module_System.count_1_2
T_12_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : reset_module_System.count_1_cry_1
T_12_2_wire_logic_cluster/lc_0/cout
T_12_2_wire_logic_cluster/lc_1/in_3

Net : reset_module_System.count_1_1
T_13_2_wire_logic_cluster/lc_2/out
T_11_2_sp4_h_l_1
T_11_2_lc_trk_g0_4
T_11_2_wire_logic_cluster/lc_5/in_1

End 

Net : uart_frame_decoder.N_58_4_cascade_
T_7_1_wire_logic_cluster/lc_6/ltout
T_7_1_wire_logic_cluster/lc_7/in_2

End 

Net : uart_frame_decoder.N_61
T_8_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g2_2
T_8_1_wire_logic_cluster/lc_7/in_1

End 

Net : uart_frame_decoder.state_1Z0Z_5
T_11_1_wire_logic_cluster/lc_2/out
T_9_1_sp4_h_l_1
T_8_1_lc_trk_g0_1
T_8_1_input_2_3
T_8_1_wire_logic_cluster/lc_3/in_2

T_11_1_wire_logic_cluster/lc_2/out
T_11_0_span4_vert_36
T_10_2_lc_trk_g0_1
T_10_2_wire_logic_cluster/lc_0/in_1

T_11_1_wire_logic_cluster/lc_2/out
T_9_1_sp4_h_l_1
T_8_1_lc_trk_g0_1
T_8_1_wire_logic_cluster/lc_4/in_1

T_11_1_wire_logic_cluster/lc_2/out
T_6_1_sp12_h_l_0
T_7_1_lc_trk_g1_4
T_7_1_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_12_3_0_
T_12_3_wire_logic_cluster/carry_in_mux/cout
T_12_3_wire_logic_cluster/lc_0/in_3

Net : uart_frame_decoder.state_1_srsts_0_i_a2_0_0_2
T_8_1_wire_logic_cluster/lc_1/out
T_7_1_lc_trk_g3_1
T_7_1_wire_logic_cluster/lc_2/in_0

T_8_1_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_7/in_3

End 

Net : uart_frame_decoder.state_1_srsts_0_i_a2_0_0_1Z0Z_2_cascade_
T_8_1_wire_logic_cluster/lc_0/ltout
T_8_1_wire_logic_cluster/lc_1/in_2

End 

Net : uart.g1_3
T_10_4_wire_logic_cluster/lc_2/out
T_10_4_lc_trk_g2_2
T_10_4_wire_logic_cluster/lc_1/in_1

End 

Net : uart_data_4
T_8_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : reset_module_System.countZ0Z_13
T_12_3_wire_logic_cluster/lc_4/out
T_13_4_lc_trk_g3_4
T_13_4_wire_logic_cluster/lc_6/in_3

T_12_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g3_4
T_12_3_wire_logic_cluster/lc_4/in_1

End 

Net : uart_frame_decoder.state_1Z0Z_6
T_10_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_8
T_8_0_span4_vert_12
T_7_1_lc_trk_g2_4
T_7_1_wire_logic_cluster/lc_7/in_3

T_10_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_8
T_8_0_span4_vert_12
T_7_1_lc_trk_g2_4
T_7_1_wire_logic_cluster/lc_0/in_0

T_10_2_wire_logic_cluster/lc_0/out
T_10_2_lc_trk_g1_0
T_10_2_wire_logic_cluster/lc_0/in_3

T_10_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_8
T_12_0_span4_vert_15
T_12_1_lc_trk_g1_7
T_12_1_wire_logic_cluster/lc_5/in_1

T_10_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_8
T_8_0_span4_vert_12
T_7_1_lc_trk_g2_4
T_7_1_wire_logic_cluster/lc_4/in_0

End 

Net : uart_data_3
T_8_2_wire_logic_cluster/lc_3/out
T_8_0_span4_vert_35
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_6/in_0

End 

Net : uart.N_151
T_9_3_wire_logic_cluster/lc_3/out
T_9_2_lc_trk_g0_3
T_9_2_wire_logic_cluster/lc_7/in_0

End 

Net : uart.timer_CountZ0Z_2
T_10_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_2/in_1

T_10_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_0/in_3

T_10_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_5/in_0

T_10_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_7/in_0

T_10_1_wire_logic_cluster/lc_1/out
T_10_1_lc_trk_g3_1
T_10_1_wire_logic_cluster/lc_1/in_1

T_10_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_6/in_1

T_10_1_wire_logic_cluster/lc_1/out
T_10_1_lc_trk_g3_1
T_10_1_input_2_0
T_10_1_wire_logic_cluster/lc_0/in_2

T_10_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_input_2_3
T_9_1_wire_logic_cluster/lc_3/in_2

End 

Net : uart.stateZ0Z_1
T_8_5_wire_logic_cluster/lc_4/out
T_9_1_sp4_v_t_44
T_9_3_lc_trk_g2_1
T_9_3_input_2_3
T_9_3_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_4/out
T_9_1_sp4_v_t_44
T_9_2_lc_trk_g2_4
T_9_2_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_input_2_4
T_8_5_wire_logic_cluster/lc_4/in_2

End 

Net : uart.data_rdyc_0
T_12_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g3_5
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

End 

Net : uart_data_1
T_8_2_wire_logic_cluster/lc_1/out
T_9_0_span4_vert_46
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_6/in_3

End 

Net : uart_frame_decoder.state_1Z0Z_1
T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g0_3
T_7_1_wire_logic_cluster/lc_7/in_0

T_7_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g0_3
T_8_1_wire_logic_cluster/lc_1/in_0

T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g0_3
T_7_1_wire_logic_cluster/lc_0/in_3

T_7_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g0_3
T_7_1_input_2_3
T_7_1_wire_logic_cluster/lc_3/in_2

T_7_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g0_3
T_8_1_wire_logic_cluster/lc_4/in_3

End 

Net : reset_module_System.count_1_cry_7
T_12_2_wire_logic_cluster/lc_6/cout
T_12_2_wire_logic_cluster/lc_7/in_3

Net : uart_frame_decoder.state_1Z0Z_2
T_8_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g3_7
T_8_1_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g3_7
T_8_1_wire_logic_cluster/lc_2/in_0

T_8_1_wire_logic_cluster/lc_7/out
T_6_1_sp12_h_l_1
T_11_1_lc_trk_g0_5
T_11_1_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_7/out
T_6_1_sp12_h_l_1
T_12_1_lc_trk_g0_6
T_12_1_wire_logic_cluster/lc_5/in_3

End 

Net : uart_data_6
T_8_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_6/in_1

End 

Net : uart_frame_decoder.uart_data_rdy_c_0
T_12_1_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_34
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_3/cen

T_12_1_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_34
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_3/cen

T_12_1_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_34
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_3/cen

End 

Net : reset_module_System.count_1_cry_6
T_12_2_wire_logic_cluster/lc_5/cout
T_12_2_wire_logic_cluster/lc_6/in_3

Net : reset_module_System.count_1_cry_5
T_12_2_wire_logic_cluster/lc_4/cout
T_12_2_wire_logic_cluster/lc_5/in_3

Net : uart_frame_decoder.state_1Z0Z_0
T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g1_2
T_7_1_input_2_5
T_7_1_wire_logic_cluster/lc_5/in_2

End 

Net : reset_module_System_reset_iso
T_11_2_wire_logic_cluster/lc_4/out
T_12_1_lc_trk_g3_4
T_12_1_wire_logic_cluster/lc_1/in_0

T_11_2_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_21
T_8_2_sp4_h_l_1
T_7_2_sp4_v_t_36
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_21
T_8_2_sp4_h_l_1
T_7_2_sp4_v_t_36
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_10_2_sp4_h_l_0
T_9_0_span4_vert_16
T_9_2_sp4_v_t_36
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_10_2_sp4_h_l_0
T_13_2_sp4_v_t_37
T_13_3_lc_trk_g3_5
T_13_3_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_11
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_5/s_r

T_11_2_wire_logic_cluster/lc_4/out
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_5/s_r

End 

Net : uart_frame_decoder.N_67_cascade_
T_8_1_wire_logic_cluster/lc_6/ltout
T_8_1_wire_logic_cluster/lc_7/in_2

End 

Net : uart_frame_decoder.N_43_cascade_
T_7_1_wire_logic_cluster/lc_0/ltout
T_7_1_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.count_1_cry_4
T_12_2_wire_logic_cluster/lc_3/cout
T_12_2_wire_logic_cluster/lc_4/in_3

Net : uart.g3_1_0_cascade_
T_8_3_wire_logic_cluster/lc_1/ltout
T_8_3_wire_logic_cluster/lc_2/in_2

End 

Net : uart.N_147_0_0_cascade_
T_8_3_wire_logic_cluster/lc_0/ltout
T_8_3_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.count_1_cry_3
T_12_2_wire_logic_cluster/lc_2/cout
T_12_2_wire_logic_cluster/lc_3/in_3

Net : uart.m13_0_0_o2_2_cascade_
T_7_3_wire_logic_cluster/lc_2/ltout
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : reset_module_System.count_1_cry_2
T_12_2_wire_logic_cluster/lc_1/cout
T_12_2_wire_logic_cluster/lc_2/in_3

Net : uart.g1_4_cascade_
T_10_4_wire_logic_cluster/lc_0/ltout
T_10_4_wire_logic_cluster/lc_1/in_2

End 

Net : reset_module_System.reset6_14_cascade_
T_11_2_wire_logic_cluster/lc_3/ltout
T_11_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart.data_AuxZ0Z_4
T_9_5_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_41
T_7_2_sp4_h_l_4
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_4/in_3

End 

Net : uart.data_AuxZ0Z_7
T_7_5_wire_logic_cluster/lc_3/out
T_8_1_sp4_v_t_42
T_8_2_lc_trk_g3_2
T_8_2_wire_logic_cluster/lc_7/in_0

End 

Net : uart.data_AuxZ0Z_3
T_9_4_wire_logic_cluster/lc_0/out
T_9_1_sp4_v_t_40
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_3/in_0

End 

Net : uart.data_AuxZ0Z_5
T_8_6_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_11
T_8_2_lc_trk_g2_0
T_8_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart.data_AuxZ0Z_6
T_7_6_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_41
T_8_0_span4_vert_31
T_8_2_lc_trk_g1_2
T_8_2_wire_logic_cluster/lc_6/in_3

End 

Net : uart.data_AuxZ0Z_0
T_7_4_wire_logic_cluster/lc_0/out
T_8_1_sp4_v_t_41
T_8_2_lc_trk_g2_1
T_8_2_wire_logic_cluster/lc_0/in_3

End 

Net : uart.data_AuxZ0Z_1
T_8_4_wire_logic_cluster/lc_2/out
T_8_1_sp4_v_t_44
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_1/in_3

End 

Net : uart.stateZ0Z_0
T_8_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_0/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_4/in_0

End 

Net : frame_decoder_dv_c
T_13_3_wire_logic_cluster/lc_3/out
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_3/in_1

T_13_3_wire_logic_cluster/lc_3/out
T_13_3_sp4_h_l_11
T_17_3_sp4_h_l_7
T_20_0_span4_vert_31
T_20_0_span4_horz_r_1
T_22_0_lc_trk_g0_1
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart.data_AuxZ0Z_2
T_7_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_2/in_3

End 

Net : clk_system_c_g
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_4_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_3_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_2_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_1_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_1_wire_logic_cluster/lc_3/clk

End 

Net : uart_frame_decoder_N_129_i
T_8_1_wire_logic_cluster/lc_4/out
T_8_0_lc_trk_g0_4
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_frame_decoder_N_130_i
T_12_1_wire_logic_cluster/lc_5/out
T_13_0_span4_vert_43
T_13_0_span4_horz_r_3
T_15_0_lc_trk_g1_3
T_15_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_frame_decoder_N_131_i
T_7_1_wire_logic_cluster/lc_4/out
T_6_1_sp4_h_l_0
T_5_0_span4_vert_5
T_5_0_lc_trk_g1_5
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : uart_input_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_1/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_3/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_13_0_lc_trk_g0_1
T_13_0_wire_io_cluster/io_1/D_OUT_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_4_lc_trk_g3_3
T_9_4_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_7_2_lc_trk_g2_4
T_7_2_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span12_vert_8
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_2/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_7_4_lc_trk_g3_4
T_7_4_wire_logic_cluster/lc_0/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_0/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_4/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_8_6_lc_trk_g1_4
T_8_6_wire_logic_cluster/lc_0/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_3/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_horz_r_0
T_13_0_span4_vert_25
T_13_3_sp4_v_t_44
T_12_4_lc_trk_g3_4
T_12_4_wire_logic_cluster/lc_5/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span4_horz_r_0
T_8_0_span4_vert_25
T_8_3_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_0/in_3

End 

