/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 27 10:49:16 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SDS_DSEC_2_H__
#define BCHP_SDS_DSEC_2_H__

/***************************************************************************
 *SDS_DSEC_2 - 2 SDS DSEC Register Set
 ***************************************************************************/
#define BCHP_SDS_DSEC_2_DSRST                    0x0121a000 /* DiSEqC Reset Control */
#define BCHP_SDS_DSEC_2_DSCGDIV                  0x0121a004 /* DiSEqC Clock Divider Control */
#define BCHP_SDS_DSEC_2_DSCTL00                  0x0121a010 /* DiSEqC Control 00 (Formerly, DSCTL4,DSCTL3,DSCTL2,DSCTL1) */
#define BCHP_SDS_DSEC_2_DSCTL01                  0x0121a014 /* DiSEqC Control 01 (Formerly, DSCTL8,DSCTL7,DSCTL6,DSCTL5) */
#define BCHP_SDS_DSEC_2_DSCTL02                  0x0121a018 /* DiSEqC Control 02 (Formerly, DSCTL11,DSCTL10,7'b0,DSCTL9[8:0]) */
#define BCHP_SDS_DSEC_2_DSCTL03                  0x0121a01c /* DiSEqC Control 03 (Formerly, DSCTL14,DSCTL13,DSCTL12) */
#define BCHP_SDS_DSEC_2_DSCMD                    0x0121a020 /* DiSEqC Command Data */
#define BCHP_SDS_DSEC_2_DSRPLY                   0x0121a024 /* DiSEqC Receive Data */
#define BCHP_SDS_DSEC_2_DSCMEMADR                0x0121a028 /* DiSEqC FIR Filter Coefficient Memory Start Address */
#define BCHP_SDS_DSEC_2_DSCMEMDAT                0x0121a02c /* DiSEqC FIR Filter Coefficient Register */
#define BCHP_SDS_DSEC_2_DSFIRCTL                 0x0121a030 /* DiSEqC FIR Filter Control Register */
#define BCHP_SDS_DSEC_2_DS_MISC_CONTROL          0x0121a034 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_2_DS_PARITY                0x0121a038 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_2_ADCTL                    0x0121a040 /* RX A/D Control. */
#define BCHP_SDS_DSEC_2_Q15T                     0x0121a044 /* Quiet 15ms and auto control word timing */
#define BCHP_SDS_DSEC_2_Q15T_TB                  0x0121a048 /* Quiet 15ms for ToneBurst */
#define BCHP_SDS_DSEC_2_TB_LENGTH                0x0121a04c /* ToneBurst Length */
#define BCHP_SDS_DSEC_2_TPWC                     0x0121a050 /* Tone absent timing, TX PWK period and one/zero on counts */
#define BCHP_SDS_DSEC_2_RXBT                     0x0121a054 /* RX bit max/min timing */
#define BCHP_SDS_DSEC_2_RXRT                     0x0121a058 /* RX max cycle and reply timing */
#define BCHP_SDS_DSEC_2_RBDT                     0x0121a05c /* RX low duty min and bit timing */
#define BCHP_SDS_DSEC_2_SLEW                     0x0121a060 /* Slew rate control and TOA to TOD timing */
#define BCHP_SDS_DSEC_2_RERT                     0x0121a064 /* RX end reply timing and voltage top/bottom levels */
#define BCHP_SDS_DSEC_2_DSCT                     0x0121a068 /* misc diseqc controls */
#define BCHP_SDS_DSEC_2_DTCT                     0x0121a06c /* voltage count and the TX frequency control word */
#define BCHP_SDS_DSEC_2_DDIO                     0x0121a070 /* diseqc general purpose I/O control */
#define BCHP_SDS_DSEC_2_RTDC1                    0x0121a074 /* RX clip thresholds and testport control */
#define BCHP_SDS_DSEC_2_RTDC2                    0x0121a078 /* RX noise integration control */
#define BCHP_SDS_DSEC_2_TCTL                     0x0121a07c /* TOA/TOD control */
#define BCHP_SDS_DSEC_2_CICC                     0x0121a080 /* CIC length */
#define BCHP_SDS_DSEC_2_FCIC                     0x0121a084 /* CIC1 threshold and majority vote control */
#define BCHP_SDS_DSEC_2_SCIC                     0x0121a088 /* CIC2 threshold and majority vote control */
#define BCHP_SDS_DSEC_2_TSTM                     0x0121a08c /* TOA/TOD or testport status */
#define BCHP_SDS_DSEC_2_DST1                     0x0121a090 /* diseqc status 1 */
#define BCHP_SDS_DSEC_2_DST2                     0x0121a094 /* diseqc status 2 */
#define BCHP_SDS_DSEC_2_DS_SAR_THRSH             0x0121a0a0 /* DiSEqC SAR Status Thresh Control */
#define BCHP_SDS_DSEC_2_DS_SAR_DATA_OUT          0x0121a0a4 /* DiSEqC SAR Data Output */
#define BCHP_SDS_DSEC_2_DS_SAR_DC_OFFSET         0x0121a0a8 /* DiSEqC SAR DC Offset Calibration */
#define BCHP_SDS_DSEC_2_DS_SAR_LPF_INT           0x0121a0ac /* DiSEqC SAR Low-pass Filter Integrator */
#define BCHP_SDS_DSEC_2_DS_SAR_CONTROL           0x0121a0b0 /* DiSEqC SAR Control */
#define BCHP_SDS_DSEC_2_DS_COMMON_CONTROL        0x0121a0b4 /* DiSEqC Common Control */
#define BCHP_SDS_DSEC_2_DSTMRCTL                 0x0121a0c0 /* DiSEqC Timer Control */
#define BCHP_SDS_DSEC_2_DSGENTMR1                0x0121a0c4 /* DiSEqC General Timer 1 */
#define BCHP_SDS_DSEC_2_DSGENTMR2                0x0121a0c8 /* DiSEqC General Timer 2 */

#endif /* #ifndef BCHP_SDS_DSEC_2_H__ */

/* End of File */
