{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622032514042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622032514052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 21:35:13 2021 " "Processing started: Wed May 26 21:35:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622032514052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032514052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032514053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622032514701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622032514701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_project.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_project " "Found entity 1: digital_project" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622032524390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_project.v(20) " "Verilog HDL Implicit Net warning at digital_project.v(20): created implicit net for \"rstn\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "year digital_project.v(25) " "Verilog HDL Implicit Net warning at digital_project.v(25): created implicit net for \"year\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "month digital_project.v(26) " "Verilog HDL Implicit Net warning at digital_project.v(26): created implicit net for \"month\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "day digital_project.v(27) " "Verilog HDL Implicit Net warning at digital_project.v(27): created implicit net for \"day\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second digital_project.v(28) " "Verilog HDL Implicit Net warning at digital_project.v(28): created implicit net for \"second\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minute digital_project.v(29) " "Verilog HDL Implicit Net warning at digital_project.v(29): created implicit net for \"minute\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour digital_project.v(30) " "Verilog HDL Implicit Net warning at digital_project.v(30): created implicit net for \"hour\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_10 digital_project.v(35) " "Verilog HDL Implicit Net warning at digital_project.v(35): created implicit net for \"sec_10\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec1 digital_project.v(36) " "Verilog HDL Implicit Net warning at digital_project.v(36): created implicit net for \"sec1\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_10 digital_project.v(41) " "Verilog HDL Implicit Net warning at digital_project.v(41): created implicit net for \"min_10\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min1 digital_project.v(42) " "Verilog HDL Implicit Net warning at digital_project.v(42): created implicit net for \"min1\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_10 digital_project.v(47) " "Verilog HDL Implicit Net warning at digital_project.v(47): created implicit net for \"hour_10\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour1 digital_project.v(48) " "Verilog HDL Implicit Net warning at digital_project.v(48): created implicit net for \"hour1\"" {  } { { "digital_project.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_project " "Elaborating entity \"digital_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622032524421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622032524450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622032524450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 clock.v(26) " "Verilog HDL Implicit Net warning at clock.v(26): created implicit net for \"clk1\"" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524452 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock.v(37) " "Verilog HDL Conditional Statement error at clock.v(37): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 37 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524452 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock.v(41) " "Verilog HDL Conditional Statement error at clock.v(41): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 41 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524452 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock.v(46) " "Verilog HDL Conditional Statement error at clock.v(46): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 46 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524452 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock.v(50) " "Verilog HDL Conditional Statement error at clock.v(50): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 50 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524452 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock.v(54) " "Verilog HDL Conditional Statement error at clock.v(54): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 54 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock.v(61) " "Verilog HDL warning at clock.v(61): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 61 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "year clock.v(28) " "Verilog HDL Always Construct warning at clock.v(28): inferring latch(es) for variable \"year\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "month clock.v(28) " "Verilog HDL Always Construct warning at clock.v(28): inferring latch(es) for variable \"month\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "day clock.v(28) " "Verilog HDL Always Construct warning at clock.v(28): inferring latch(es) for variable \"day\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minute clock.v(28) " "Verilog HDL Always Construct warning at clock.v(28): inferring latch(es) for variable \"minute\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour clock.v(28) " "Verilog HDL Always Construct warning at clock.v(28): inferring latch(es) for variable \"hour\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[0\] clock.v(28) " "Inferred latch for \"hour\[0\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524453 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[1\] clock.v(28) " "Inferred latch for \"hour\[1\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[2\] clock.v(28) " "Inferred latch for \"hour\[2\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[3\] clock.v(28) " "Inferred latch for \"hour\[3\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[4\] clock.v(28) " "Inferred latch for \"hour\[4\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour\[5\] clock.v(28) " "Inferred latch for \"hour\[5\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[0\] clock.v(28) " "Inferred latch for \"minute\[0\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[1\] clock.v(28) " "Inferred latch for \"minute\[1\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[2\] clock.v(28) " "Inferred latch for \"minute\[2\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[3\] clock.v(28) " "Inferred latch for \"minute\[3\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[4\] clock.v(28) " "Inferred latch for \"minute\[4\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minute\[5\] clock.v(28) " "Inferred latch for \"minute\[5\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day\[0\] clock.v(28) " "Inferred latch for \"day\[0\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day\[1\] clock.v(28) " "Inferred latch for \"day\[1\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day\[2\] clock.v(28) " "Inferred latch for \"day\[2\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day\[3\] clock.v(28) " "Inferred latch for \"day\[3\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "day\[4\] clock.v(28) " "Inferred latch for \"day\[4\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month\[0\] clock.v(28) " "Inferred latch for \"month\[0\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month\[1\] clock.v(28) " "Inferred latch for \"month\[1\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524454 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month\[2\] clock.v(28) " "Inferred latch for \"month\[2\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "month\[3\] clock.v(28) " "Inferred latch for \"month\[3\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[0\] clock.v(28) " "Inferred latch for \"year\[0\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[1\] clock.v(28) " "Inferred latch for \"year\[1\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[2\] clock.v(28) " "Inferred latch for \"year\[2\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[3\] clock.v(28) " "Inferred latch for \"year\[3\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[4\] clock.v(28) " "Inferred latch for \"year\[4\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[5\] clock.v(28) " "Inferred latch for \"year\[5\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[6\] clock.v(28) " "Inferred latch for \"year\[6\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[7\] clock.v(28) " "Inferred latch for \"year\[7\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[8\] clock.v(28) " "Inferred latch for \"year\[8\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[9\] clock.v(28) " "Inferred latch for \"year\[9\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[10\] clock.v(28) " "Inferred latch for \"year\[10\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "year\[11\] clock.v(28) " "Inferred latch for \"year\[11\]\" at clock.v(28)" {  } { { "clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/clock.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524455 "|digital_project|clock:TIME"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "clock:TIME " "Can't elaborate user hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch/digital_project.v" 30 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622032524456 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622032524518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 21:35:24 2021 " "Processing ended: Wed May 26 21:35:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622032524518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622032524518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622032524518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032524518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622032525243 ""}
