Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AXI_TEST_behav xil_defaultlib.AXI_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rstn' [D:/DigitalLogic/Sim/1024BitsLargeMultiplication/AXI_TEST.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SerialMul256
Compiling module xil_defaultlib.ParallelMul
Compiling module xil_defaultlib.AXI_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot AXI_TEST_behav
