

================================================================
== Vitis HLS Report for 'erode_0_0_128_128_2_3_3_1_1_s'
================================================================
* Date:           Fri Jan 22 14:16:54 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.003 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       24|    17560| 0.240 us | 0.176 ms |   24|  17560|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_372_3_VITIS_LOOP_373_4  |        9|        9|         2|          1|          1|     9|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_2_2 = alloca i32"   --->   Operation 6 'alloca' 'kernel_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_2_2_1 = alloca i32"   --->   Operation 7 'alloca' 'kernel_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_2_2_2 = alloca i32"   --->   Operation 8 'alloca' 'kernel_2_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_2_2_3 = alloca i32"   --->   Operation 9 'alloca' 'kernel_2_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kernel_2_2_4 = alloca i32"   --->   Operation 10 'alloca' 'kernel_2_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_2_2_5 = alloca i32"   --->   Operation 11 'alloca' 'kernel_2_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_2_2_6 = alloca i32"   --->   Operation 12 'alloca' 'kernel_2_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_2_2_7 = alloca i32"   --->   Operation 13 'alloca' 'kernel_2_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_2_2_8 = alloca i32"   --->   Operation 14 'alloca' 'kernel_2_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_417, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_417, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.10ns)   --->   "%p_src_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:344]   --->   Operation 21 'read' 'p_src_1_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (2.10ns)   --->   "%p_src_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %p_src_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:345]   --->   Operation 22 'read' 'p_src_2_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%br_ln372 = br void %bb.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 23 'br' 'br_ln372' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %entry, i4 %add_ln372, void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i2, void %entry, i2 %select_ln372_2, void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i2, void %entry, i2 %add_ln373, void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_cast_i = zext i2 %i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 27 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 28 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%mul_i = sub i4 %p_shl_i, i4 %i_cast_i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 29 'sub' 'mul_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str9"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.72ns)   --->   "%icmp_ln372 = icmp_eq  i4 %indvar_flatten, i4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 31 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns)   --->   "%add_ln372 = add i4 %indvar_flatten, i4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 32 'add' 'add_ln372' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %icmp_ln372, void %.split.i, void %.exit" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 33 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%icmp_ln373 = icmp_eq  i2 %j, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:373]   --->   Operation 34 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln372)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.34ns)   --->   "%select_ln372 = select i1 %icmp_ln373, i2, i2 %j" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 35 'select' 'select_ln372' <Predicate = (!icmp_ln372)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%add_ln372_1 = add i2 %i, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 36 'add' 'add_ln372_1' <Predicate = (!icmp_ln372)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_cast_i_mid1 = zext i2 %add_ln372_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 37 'zext' 'i_cast_i_mid1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_i_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln372_1, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 38 'bitconcatenate' 'p_shl_i_mid1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%mul_i_mid1 = sub i4 %p_shl_i_mid1, i4 %i_cast_i_mid1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 39 'sub' 'mul_i_mid1' <Predicate = (!icmp_ln372)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln374)   --->   "%select_ln372_1 = select i1 %icmp_ln373, i4 %mul_i_mid1, i4 %mul_i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 40 'select' 'select_ln372_1' <Predicate = (!icmp_ln372)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.34ns)   --->   "%select_ln372_2 = select i1 %icmp_ln373, i2 %add_ln372_1, i2 %i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372]   --->   Operation 41 'select' 'select_ln372_2' <Predicate = (!icmp_ln372)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln374)   --->   "%zext_ln374 = zext i2 %select_ln372" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 42 'zext' 'zext_ln374' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln374 = add i4 %zext_ln374, i4 %select_ln372_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 43 'add' 'add_ln374' <Predicate = (!icmp_ln372)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln374_1 = zext i4 %add_ln374" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 44 'zext' 'zext_ln374_1' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_kernel_addr = getelementptr i8 %p_kernel, i64, i64 %zext_ln374_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 45 'getelementptr' 'p_kernel_addr' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.73ns)   --->   "%kernel_2_0 = load i4 %p_kernel_addr" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 46 'load' 'kernel_2_0' <Predicate = (!icmp_ln372)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.56ns)   --->   "%switch_ln374 = switch i2 %select_ln372_2, void %branch2.i, i2, void %branch0.i, i2, void %branch1.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 47 'switch' 'switch_ln374' <Predicate = (!icmp_ln372)> <Delay = 0.56>
ST_2 : Operation 48 [1/1] (0.56ns)   --->   "%switch_ln374 = switch i2 %select_ln372, void %branch8.i, i2, void %branch1.i.bb.split4.i_crit_edge, i2, void %branch7.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 48 'switch' 'switch_ln374' <Predicate = (!icmp_ln372 & select_ln372_2 == 1)> <Delay = 0.56>
ST_2 : Operation 49 [1/1] (0.56ns)   --->   "%switch_ln374 = switch i2 %select_ln372, void %branch5.i, i2, void %branch0.i.bb.split4.i_crit_edge, i2, void %branch4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 49 'switch' 'switch_ln374' <Predicate = (!icmp_ln372 & select_ln372_2 == 0)> <Delay = 0.56>
ST_2 : Operation 50 [1/1] (0.56ns)   --->   "%switch_ln374 = switch i2 %select_ln372, void %branch11.i, i2, void %branch2.i.bb.split4.i_crit_edge, i2, void %branch10.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 50 'switch' 'switch_ln374' <Predicate = (!icmp_ln372 & select_ln372_2 != 0 & select_ln372_2 != 1)> <Delay = 0.56>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%add_ln373 = add i2 %select_ln372, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:373]   --->   Operation 51 'add' 'add_ln373' <Predicate = (!icmp_ln372)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_372_3_VITIS_LOOP_373_4_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str9"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln373 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:373]   --->   Operation 56 'specloopname' 'specloopname_ln373' <Predicate = (!icmp_ln372)> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (0.73ns)   --->   "%kernel_2_0 = load i4 %p_kernel_addr" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 57 'load' 'kernel_2_0' <Predicate = (!icmp_ln372)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 58 'store' 'store_ln374' <Predicate = (select_ln372_2 == 1 & select_ln372 == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 59 'br' 'br_ln374' <Predicate = (select_ln372_2 == 1 & select_ln372 == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 60 'store' 'store_ln374' <Predicate = (select_ln372_2 == 1 & select_ln372 == 0)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 61 'br' 'br_ln374' <Predicate = (select_ln372_2 == 1 & select_ln372 == 0)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 62 'store' 'store_ln374' <Predicate = (select_ln372_2 == 1 & select_ln372 != 0 & select_ln372 != 1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 63 'br' 'br_ln374' <Predicate = (select_ln372_2 == 1 & select_ln372 != 0 & select_ln372 != 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 64 'store' 'store_ln374' <Predicate = (select_ln372_2 == 0 & select_ln372 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 65 'br' 'br_ln374' <Predicate = (select_ln372_2 == 0 & select_ln372 == 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 66 'store' 'store_ln374' <Predicate = (select_ln372_2 == 0 & select_ln372 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 67 'br' 'br_ln374' <Predicate = (select_ln372_2 == 0 & select_ln372 == 0)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 68 'store' 'store_ln374' <Predicate = (select_ln372_2 == 0 & select_ln372 != 0 & select_ln372 != 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 69 'br' 'br_ln374' <Predicate = (select_ln372_2 == 0 & select_ln372 != 0 & select_ln372 != 1)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 70 'store' 'store_ln374' <Predicate = (select_ln372_2 != 0 & select_ln372_2 != 1 & select_ln372 == 1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 71 'br' 'br_ln374' <Predicate = (select_ln372_2 != 0 & select_ln372_2 != 1 & select_ln372 == 1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 72 'store' 'store_ln374' <Predicate = (select_ln372_2 != 0 & select_ln372_2 != 1 & select_ln372 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 73 'br' 'br_ln374' <Predicate = (select_ln372_2 != 0 & select_ln372_2 != 1 & select_ln372 == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln374 = store i8 %kernel_2_0, i8 %kernel_2_2_8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 74 'store' 'store_ln374' <Predicate = (select_ln372_2 != 0 & select_ln372_2 != 1 & select_ln372 != 0 & select_ln372 != 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln374 = br void %bb.split4.i" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374]   --->   Operation 75 'br' 'br_ln374' <Predicate = (select_ln372_2 != 0 & select_ln372_2 != 1 & select_ln372 != 0 & select_ln372 != 1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_2_2_load = load i8 %kernel_2_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 76 'load' 'kernel_2_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%kernel_2_2_1_load = load i8 %kernel_2_2_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 77 'load' 'kernel_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_2_2_2_load = load i8 %kernel_2_2_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 78 'load' 'kernel_2_2_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_2_2_3_load = load i8 %kernel_2_2_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 79 'load' 'kernel_2_2_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_2_2_4_load = load i8 %kernel_2_2_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 80 'load' 'kernel_2_2_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_2_2_5_load = load i8 %kernel_2_2_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 81 'load' 'kernel_2_2_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_2_2_6_load = load i8 %kernel_2_2_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 82 'load' 'kernel_2_2_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_2_2_7_load = load i8 %kernel_2_2_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 83 'load' 'kernel_2_2_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%kernel_2_2_8_load = load i8 %kernel_2_2_8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 84 'load' 'kernel_2_2_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i32 %p_src_1_read" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:344]   --->   Operation 85 'trunc' 'trunc_ln344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i32 %p_src_2_read" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:345]   --->   Operation 86 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln377 = call void @xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>, i8 %imgInput_417, i8 %imgOutput_418, i16 %trunc_ln344, i16 %trunc_ln345, i8 %kernel_2_2_load, i8 %kernel_2_2_1_load, i8 %kernel_2_2_2_load, i8 %kernel_2_2_3_load, i8 %kernel_2_2_4_load, i8 %kernel_2_2_5_load, i8 %kernel_2_2_6_load, i8 %kernel_2_2_7_load, i8 %kernel_2_2_8_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 87 'call' 'call_ln377' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln377 = call void @xferode<128, 128, 1, 0, 1, 0, 129, 3, 3>, i8 %imgInput_417, i8 %imgOutput_418, i16 %trunc_ln344, i16 %trunc_ln345, i8 %kernel_2_2_load, i8 %kernel_2_2_1_load, i8 %kernel_2_2_2_load, i8 %kernel_2_2_3_load, i8 %kernel_2_2_4_load, i8 %kernel_2_2_5_load, i8 %kernel_2_2_6_load, i8 %kernel_2_2_7_load, i8 %kernel_2_2_8_load" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:377]   --->   Operation 88 'call' 'call_ln377' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	fifo read on port 'p_src_1' (F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:344) [21]  (2.1 ns)

 <State 2>: 2.97ns
The critical path consists of the following:
	'phi' operation ('i', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374) with incoming values : ('select_ln372_2', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372) [26]  (0 ns)
	'add' operation ('add_ln372_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372) [40]  (0.621 ns)
	'sub' operation ('mul_i_mid1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372) [43]  (0.809 ns)
	'select' operation ('select_ln372_1', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:372) [44]  (0 ns)
	'add' operation ('add_ln374', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374) [49]  (0.809 ns)
	'getelementptr' operation ('p_kernel_addr', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374) [51]  (0 ns)
	'load' operation ('kernel[2][0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374) on array 'p_kernel' [52]  (0.73 ns)

 <State 3>: 0.73ns
The critical path consists of the following:
	'load' operation ('kernel[2][0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374) on array 'p_kernel' [52]  (0.73 ns)
	'store' operation ('store_ln374', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374) of variable 'kernel[2][0]', F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:374 on local variable 'kernel[2][2]' [57]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
