{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 24 11:39:35 2007 " "Info: Processing started: Sat Mar 24 11:39:35 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } } { "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register loopBackCheck:loopBackA24C24\|not_ok_o register pass_count\[7\] 67.52 MHz 14.81 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 67.52 MHz between source register \"loopBackCheck:loopBackA24C24\|not_ok_o\" and destination register \"pass_count\[7\]\" (period= 14.81 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.122 ns + Longest register register " "Info: + Longest register to register delay is 7.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loopBackCheck:loopBackA24C24\|not_ok_o 1 REG LCFF_X24_Y8_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 2; REG Node = 'loopBackCheck:loopBackA24C24\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { loopBackCheck:loopBackA24C24|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.370 ns) 0.813 ns Mux0~463 2 COMB LCCOMB_X24_Y8_N0 1 " "Info: 2: + IC(0.443 ns) + CELL(0.370 ns) = 0.813 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'Mux0~463'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { loopBackCheck:loopBackA24C24|not_ok_o Mux0~463 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.206 ns) 2.031 ns Mux0~464 3 COMB LCCOMB_X23_Y9_N26 1 " "Info: 3: + IC(1.012 ns) + CELL(0.206 ns) = 2.031 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 1; COMB Node = 'Mux0~464'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { Mux0~463 Mux0~464 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 2.604 ns Mux0~467 4 COMB LCCOMB_X23_Y9_N2 1 " "Info: 4: + IC(0.367 ns) + CELL(0.206 ns) = 2.604 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 1; COMB Node = 'Mux0~467'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { Mux0~464 Mux0~467 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 3.173 ns Mux0~470 5 COMB LCCOMB_X23_Y9_N20 1 " "Info: 5: + IC(0.363 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X23_Y9_N20; Fanout = 1; COMB Node = 'Mux0~470'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { Mux0~467 Mux0~470 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 3.913 ns Mux0~481 6 COMB LCCOMB_X23_Y9_N22 2 " "Info: 6: + IC(0.370 ns) + CELL(0.370 ns) = 3.913 ns; Loc. = LCCOMB_X23_Y9_N22; Fanout = 2; COMB Node = 'Mux0~481'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { Mux0~470 Mux0~481 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.624 ns) 4.911 ns Mux0~486 7 COMB LCCOMB_X23_Y9_N28 3 " "Info: 7: + IC(0.374 ns) + CELL(0.624 ns) = 4.911 ns; Loc. = LCCOMB_X23_Y9_N28; Fanout = 3; COMB Node = 'Mux0~486'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { Mux0~481 Mux0~486 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 327 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.596 ns) 5.888 ns pass_count\[0\]~382 8 COMB LCCOMB_X23_Y9_N4 2 " "Info: 8: + IC(0.381 ns) + CELL(0.596 ns) = 5.888 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 2; COMB Node = 'pass_count\[0\]~382'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Mux0~486 pass_count[0]~382 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.974 ns pass_count\[1\]~383 9 COMB LCCOMB_X23_Y9_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.974 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 2; COMB Node = 'pass_count\[1\]~383'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[0]~382 pass_count[1]~383 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.060 ns pass_count\[2\]~385 10 COMB LCCOMB_X23_Y9_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 6.060 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 2; COMB Node = 'pass_count\[2\]~385'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[1]~383 pass_count[2]~385 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.146 ns pass_count\[3\]~386 11 COMB LCCOMB_X23_Y9_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.146 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'pass_count\[3\]~386'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[2]~385 pass_count[3]~386 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.232 ns pass_count\[4\]~387 12 COMB LCCOMB_X23_Y9_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.232 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 2; COMB Node = 'pass_count\[4\]~387'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[3]~386 pass_count[4]~387 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 6.422 ns pass_count\[5\]~388 13 COMB LCCOMB_X23_Y9_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.190 ns) = 6.422 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 2; COMB Node = 'pass_count\[5\]~388'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { pass_count[4]~387 pass_count[5]~388 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.508 ns pass_count\[6\]~389 14 COMB LCCOMB_X23_Y9_N16 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 6.508 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'pass_count\[6\]~389'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pass_count[5]~388 pass_count[6]~389 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 7.014 ns pass_count\[7\]~373 15 COMB LCCOMB_X23_Y9_N18 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 7.014 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'pass_count\[7\]~373'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pass_count[6]~389 pass_count[7]~373 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.122 ns pass_count\[7\] 16 REG LCFF_X23_Y9_N19 2 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 7.122 ns; Loc. = LCFF_X23_Y9_N19; Fanout = 2; REG Node = 'pass_count\[7\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pass_count[7]~373 pass_count[7] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.812 ns ( 53.52 % ) " "Info: Total cell delay = 3.812 ns ( 53.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.310 ns ( 46.48 % ) " "Info: Total interconnect delay = 3.310 ns ( 46.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { loopBackCheck:loopBackA24C24|not_ok_o Mux0~463 Mux0~464 Mux0~467 Mux0~470 Mux0~481 Mux0~486 pass_count[0]~382 pass_count[1]~383 pass_count[2]~385 pass_count[3]~386 pass_count[4]~387 pass_count[5]~388 pass_count[6]~389 pass_count[7]~373 pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { loopBackCheck:loopBackA24C24|not_ok_o Mux0~463 Mux0~464 Mux0~467 Mux0~470 Mux0~481 Mux0~486 pass_count[0]~382 pass_count[1]~383 pass_count[2]~385 pass_count[3]~386 pass_count[4]~387 pass_count[5]~388 pass_count[6]~389 pass_count[7]~373 pass_count[7] } { 0.000ns 0.443ns 1.012ns 0.367ns 0.363ns 0.370ns 0.374ns 0.381ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 392 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 392; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 2.816 ns pass_count\[7\] 3 REG LCFF_X23_Y9_N19 2 " "Info: 3: + IC(0.871 ns) + CELL(0.666 ns) = 2.816 ns; Loc. = LCFF_X23_Y9_N19; Fanout = 2; REG Node = 'pass_count\[7\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.13 % ) " "Info: Total cell delay = 1.806 ns ( 64.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.87 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl pass_count[7] } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.835 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 392 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 392; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.835 ns loopBackCheck:loopBackA24C24\|not_ok_o 3 REG LCFF_X24_Y8_N21 2 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.835 ns; Loc. = LCFF_X24_Y8_N21; Fanout = 2; REG Node = 'loopBackCheck:loopBackA24C24\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.70 % ) " "Info: Total cell delay = 1.806 ns ( 63.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 36.30 % ) " "Info: Total interconnect delay = 1.029 ns ( 36.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl pass_count[7] } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 299 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.122 ns" { loopBackCheck:loopBackA24C24|not_ok_o Mux0~463 Mux0~464 Mux0~467 Mux0~470 Mux0~481 Mux0~486 pass_count[0]~382 pass_count[1]~383 pass_count[2]~385 pass_count[3]~386 pass_count[4]~387 pass_count[5]~388 pass_count[6]~389 pass_count[7]~373 pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.122 ns" { loopBackCheck:loopBackA24C24|not_ok_o Mux0~463 Mux0~464 Mux0~467 Mux0~470 Mux0~481 Mux0~486 pass_count[0]~382 pass_count[1]~383 pass_count[2]~385 pass_count[3]~386 pass_count[4]~387 pass_count[5]~388 pass_count[6]~389 pass_count[7]~373 pass_count[7] } { 0.000ns 0.443ns 1.012ns 0.367ns 0.363ns 0.370ns 0.374ns 0.381ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { FX2_CLK FX2_CLK~clkctrl pass_count[7] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl pass_count[7] } { 0.000ns 0.000ns 0.139ns 0.871ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA24C24|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.890ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "loopBackCheck:loopBackA08C08\|not_ok_o ATLAS_C08 FX2_CLK 7.110 ns register " "Info: tsu for register \"loopBackCheck:loopBackA08C08\|not_ok_o\" (data pin = \"ATLAS_C08\", clock pin = \"FX2_CLK\") is 7.110 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.007 ns + Longest pin register " "Info: + Longest pin to register delay is 10.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ATLAS_C08 1 PIN PIN_162 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_162; Fanout = 1; PIN Node = 'ATLAS_C08'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C08 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.971 ns) + CELL(0.647 ns) 8.612 ns loopBackCheck:loopBackA08C08\|always0~0 2 COMB LCCOMB_X25_Y8_N28 1 " "Info: 2: + IC(6.971 ns) + CELL(0.647 ns) = 8.612 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA08C08\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.618 ns" { ATLAS_C08 loopBackCheck:loopBackA08C08|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.206 ns) 9.899 ns loopBackCheck:loopBackA08C08\|not_ok_o~33 3 COMB LCCOMB_X24_Y5_N14 1 " "Info: 3: + IC(1.081 ns) + CELL(0.206 ns) = 9.899 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA08C08\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { loopBackCheck:loopBackA08C08|always0~0 loopBackCheck:loopBackA08C08|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.007 ns loopBackCheck:loopBackA08C08\|not_ok_o 4 REG LCFF_X24_Y5_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 10.007 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 2; REG Node = 'loopBackCheck:loopBackA08C08\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA08C08|not_ok_o~33 loopBackCheck:loopBackA08C08|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 19.54 % ) " "Info: Total cell delay = 1.955 ns ( 19.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.052 ns ( 80.46 % ) " "Info: Total interconnect delay = 8.052 ns ( 80.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { ATLAS_C08 loopBackCheck:loopBackA08C08|always0~0 loopBackCheck:loopBackA08C08|not_ok_o~33 loopBackCheck:loopBackA08C08|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { ATLAS_C08 ATLAS_C08~combout loopBackCheck:loopBackA08C08|always0~0 loopBackCheck:loopBackA08C08|not_ok_o~33 loopBackCheck:loopBackA08C08|not_ok_o } { 0.000ns 0.000ns 6.971ns 1.081ns 0.000ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.857 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 392 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 392; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.857 ns loopBackCheck:loopBackA08C08\|not_ok_o 3 REG LCFF_X24_Y5_N15 2 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X24_Y5_N15; Fanout = 2; REG Node = 'loopBackCheck:loopBackA08C08\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA08C08|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.21 % ) " "Info: Total cell delay = 1.806 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.051 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA08C08|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA08C08|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "10.007 ns" { ATLAS_C08 loopBackCheck:loopBackA08C08|always0~0 loopBackCheck:loopBackA08C08|not_ok_o~33 loopBackCheck:loopBackA08C08|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "10.007 ns" { ATLAS_C08 ATLAS_C08~combout loopBackCheck:loopBackA08C08|always0~0 loopBackCheck:loopBackA08C08|not_ok_o~33 loopBackCheck:loopBackA08C08|not_ok_o } { 0.000ns 0.000ns 6.971ns 1.081ns 0.000ns } { 0.000ns 0.994ns 0.647ns 0.206ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA08C08|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA08C08|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FX2_CLK ATLAS_A02 clock_count\[0\] 10.764 ns register " "Info: tco from clock \"FX2_CLK\" to destination pin \"ATLAS_A02\" through register \"clock_count\[0\]\" is 10.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.803 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to source register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 392 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 392; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 2.803 ns clock_count\[0\] 3 REG LCFF_X18_Y9_N23 23 " "Info: 3: + IC(0.858 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X18_Y9_N23; Fanout = 23; REG Node = 'clock_count\[0\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { FX2_CLK~clkctrl clock_count[0] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.43 % ) " "Info: Total cell delay = 1.806 ns ( 64.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 35.57 % ) " "Info: Total interconnect delay = 0.997 ns ( 35.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[0] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[0] } { 0.000ns 0.000ns 0.139ns 0.858ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 242 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.657 ns + Longest register pin " "Info: + Longest register to pin delay is 7.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_count\[0\] 1 REG LCFF_X18_Y9_N23 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N23; Fanout = 23; REG Node = 'clock_count\[0\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_count[0] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.541 ns) + CELL(3.116 ns) 7.657 ns ATLAS_A02 2 PIN PIN_147 0 " "Info: 2: + IC(4.541 ns) + CELL(3.116 ns) = 7.657 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'ATLAS_A02'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { clock_count[0] ATLAS_A02 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 40.69 % ) " "Info: Total cell delay = 3.116 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.541 ns ( 59.31 % ) " "Info: Total interconnect delay = 4.541 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { clock_count[0] ATLAS_A02 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { clock_count[0] ATLAS_A02 } { 0.000ns 4.541ns } { 0.000ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[0] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[0] } { 0.000ns 0.000ns 0.139ns 0.858ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.657 ns" { clock_count[0] ATLAS_A02 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "7.657 ns" { clock_count[0] ATLAS_A02 } { 0.000ns 4.541ns } { 0.000ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o GPIO\[17\] FX2_CLK -5.376 ns register " "Info: th for register \"loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o\" (data pin = \"GPIO\[17\]\", clock pin = \"FX2_CLK\") is -5.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.851 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 392 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 392; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.851 ns loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o 3 REG LCFF_X24_Y6_N15 2 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 2; REG Node = 'loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.35 % ) " "Info: Total cell delay = 1.806 ns ( 63.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.65 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.533 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO\[17\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'GPIO\[17\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns GPIO\[17\]~6 2 COMB IOC_X28_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X28_Y0_N2; Fanout = 1; COMB Node = 'GPIO\[17\]~6'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { GPIO[17] GPIO[17]~6 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.248 ns) + CELL(0.206 ns) 7.438 ns loopBackCheck:loopBackGPIO10GPIO018\|always0~0 3 COMB LCCOMB_X24_Y6_N28 1 " "Info: 3: + IC(6.248 ns) + CELL(0.206 ns) = 7.438 ns; Loc. = LCCOMB_X24_Y6_N28; Fanout = 1; COMB Node = 'loopBackCheck:loopBackGPIO10GPIO018\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { GPIO[17]~6 loopBackCheck:loopBackGPIO10GPIO018|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.616 ns) 8.425 ns loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o~33 4 COMB LCCOMB_X24_Y6_N14 1 " "Info: 4: + IC(0.371 ns) + CELL(0.616 ns) = 8.425 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 1; COMB Node = 'loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { loopBackCheck:loopBackGPIO10GPIO018|always0~0 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.533 ns loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o 5 REG LCFF_X24_Y6_N15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.533 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 2; REG Node = 'loopBackCheck:loopBackGPIO10GPIO018\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackGPIO10GPIO018|not_ok_o~33 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.914 ns ( 22.43 % ) " "Info: Total cell delay = 1.914 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.619 ns ( 77.57 % ) " "Info: Total interconnect delay = 6.619 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.533 ns" { GPIO[17] GPIO[17]~6 loopBackCheck:loopBackGPIO10GPIO018|always0~0 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o~33 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.533 ns" { GPIO[17] GPIO[17]~6 loopBackCheck:loopBackGPIO10GPIO018|always0~0 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o~33 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } { 0.000ns 0.000ns 6.248ns 0.371ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.616ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.533 ns" { GPIO[17] GPIO[17]~6 loopBackCheck:loopBackGPIO10GPIO018|always0~0 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o~33 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.533 ns" { GPIO[17] GPIO[17]~6 loopBackCheck:loopBackGPIO10GPIO018|always0~0 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o~33 loopBackCheck:loopBackGPIO10GPIO018|not_ok_o } { 0.000ns 0.000ns 6.248ns 0.371ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.616ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "103 " "Info: Allocated 103 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 24 11:39:38 2007 " "Info: Processing ended: Sat Mar 24 11:39:38 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
