{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574178216472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574178216472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:36 2019 " "Processing started: Tue Nov 19 16:43:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574178216472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574178216472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574178216472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574178217778 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_2_900mv_85c_slow.vho /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_2_900mv_85c_slow.vho in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574178223144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_min_900mv_0c_fast.vho /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_min_900mv_0c_fast.vho in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574178225637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller.vho /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller.vho in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574178228051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_2_900mv_85c_vhd_slow.sdo /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_2_900mv_85c_vhd_slow.sdo in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574178230503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_min_900mv_0c_vhd_fast.sdo /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_min_900mv_0c_vhd_fast.sdo in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574178232955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_vhd.sdo /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_vhd.sdo in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1574178235336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1529 " "Peak virtual memory: 1529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574178238599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:43:58 2019 " "Processing ended: Tue Nov 19 16:43:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574178238599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574178238599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574178238599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574178238599 ""}
