[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847343 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847343 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847343 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11593980 heartbeat IPC: 1.143 cumulative IPC: 1.143 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18825827 heartbeat IPC: 1.383 cumulative IPC: 1.252 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 27049078 heartbeat IPC: 1.216 cumulative IPC: 1.24 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34695820 heartbeat IPC: 1.308 cumulative IPC: 1.256 (Simulation time: 00 hr 03 min 21 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31848477 cumulative IPC: 1.256 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31848477 cumulative IPC: 1.256 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.256 instructions: 40000002 cycles: 31848477
CPU 0 Branch Prediction Accuracy: 95.08% MPKI: 11.11 Average ROB Occupancy at Mispredict: 43.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.232
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197812 HIT:     194203 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197812 HIT:     194203 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568322 HIT:     460340 MISS:     107982 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430565 HIT:     343597 MISS:      86968 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35323 HIT:      21378 MISS:      13945 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95355 HIT:      95109 MISS:        246 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        256 MISS:       6823 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3213132 HIT:    2944464 MISS:     268668 MSHR_MERGE:      68949
cpu0->cpu0_L1I LOAD         ACCESS:    3213132 HIT:    2944464 MISS:     268668 MSHR_MERGE:      68949
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.593 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13329134 HIT:   12910373 MISS:     418761 MSHR_MERGE:     145510
cpu0->cpu0_L1D LOAD         ACCESS:    7435062 HIT:    7138531 MISS:     296531 MSHR_MERGE:      65685
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886332 HIT:    5771198 MISS:     115134 MSHR_MERGE:      79808
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        644 MISS:       7096 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2840337 HIT:    2796115 MISS:      44222 MSHR_MERGE:      28348
cpu0->cpu0_ITLB LOAD         ACCESS:    2840337 HIT:    2796115 MISS:      44222 MSHR_MERGE:      28348
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.649 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12609280 HIT:   12368802 MISS:     240478 MSHR_MERGE:      58540
cpu0->cpu0_DTLB LOAD         ACCESS:   12609280 HIT:   12368802 MISS:     240478 MSHR_MERGE:      58540
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.138 cycles
cpu0->LLC TOTAL        ACCESS:     136520 HIT:     126570 MISS:       9950 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86968 HIT:      81912 MISS:       5056 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13945 HIT:      10746 MISS:       3199 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28784 HIT:      28775 MISS:          9 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6823 HIT:       5137 MISS:       1686 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        606
  ROW_BUFFER_MISS:       9335
  AVG DBUS CONGESTED CYCLE: 14.75
Channel 0 WQ ROW_BUFFER_HIT:        175
  ROW_BUFFER_MISS:       1145
  FULL:          0
Channel 0 REFRESHES ISSUED:       2654
