
/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/../vpr/vpr vpr_4_4_8_8_40_x5_y5.xml ff_en --blif_file ff_en.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --route_chan_width 40 --nodisp --cluster_seed_type timing --sdc_file /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/ff_en.sdc

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_4_4_8_8_40_x5_y5.xml
Circuit name: ff_en.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 0 nets with no fanout.
0 unconnected blocks in input netlist.
Removed 10 LUT buffers.
Sweeped away 10 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	0 LUTs of size 1
	0 LUTs of size 2
	0 LUTs of size 3
	10 LUTs of size 4
	13 of type input
	10 of type output
	10 of type latch
	10 of type names
Timing analysis: ON
Circuit netlist file: ff_en.net
Circuit placement file: ff_en.place
Circuit routing file: ff_en.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/ff_en.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 40
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'ff_en.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 43, total nets: 33, total inputs: 13, total outputs: 10
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/ff_en.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.top^FF_NODE~14, type: clb
	.......
Passed route at end.
Complex block 1: cb.top^FF_NODE~18, type: clb
	.......
Passed route at end.
Complex block 2: cb.top^FF_NODE~16, type: clb
	...
Passed route at end.
Complex block 3: cb.top^d_en, type: io
	
Passed route at end.
Complex block 4: cb.top^rst, type: io
	
Passed route at end.
Complex block 5: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 6: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 7: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 8: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 9: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 10: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 11: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 12: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 13: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 14: cb.top^d_in~0, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out~1, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out~0, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out~9, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out~8, type: io
	
Passed route at end.
Complex block 19: cb.out:top^d_out~7, type: io
	
Passed route at end.
Complex block 20: cb.out:top^d_out~6, type: io
	
Passed route at end.
Complex block 21: cb.out:top^d_out~5, type: io
	
Passed route at end.
Complex block 22: cb.out:top^d_out~4, type: io
	
Passed route at end.
Complex block 23: cb.out:top^d_out~3, type: io
	
Passed route at end.
Complex block 24: cb.out:top^d_out~2, type: io
	
Passed route at end.
Complex block 25: cb.top^clock, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 23, average # input + clock pins used: 0.434783, average # output pins used: 0.565217
	clb: # blocks: 3, average # input + clock pins used: 6.33333, average # output pins used: 3.33333
Absorbed logical nets 10 out of 33 nets, 23 nets not absorbed.

Netlist conversion complete.

Packing took 0.03 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'ff_en.net'.

Netlist num_nets: 23
Netlist num_blocks: 26
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 3.
Netlist inputs pins: 13
Netlist output pins: 10

The circuit will be mapped into a 5 x 5 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      23	blocks of type: io
	Architecture 160	blocks of type: io
	Netlist      3	blocks of type: clb
	Architecture 25	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 26 point to point connections in this circuit.

Initial placement cost: 0.961064 bb_cost: 1.24325 td_cost: 6.00659e-09 delay_cost: 9.626e-09

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.40653     1.018     1.26646  7.9366e-09 1.03234e-08 3.70231e-10   0.7436   0.9831  0.0507  6.0000  1.0000       770  0.5000
  0.20326    1.0171     1.23728 8.03286e-09 1.02465e-08 3.77923e-10   0.7436   0.9610  0.0490  6.0000  1.0000      1540  0.5000
  0.10163   0.93218     1.27238 8.47398e-09 1.02238e-08 4.08692e-10   0.7436   0.9403  0.0492  6.0000  1.0000      2310  0.9000
  0.09147    1.0435     1.25911 7.67503e-09 1.02713e-08 3.54846e-10   0.7436   0.9299  0.0488  6.0000  1.0000      3080  0.9000
  0.08232   0.98462     1.25086 8.15267e-09 1.03084e-08 3.81769e-10   0.7436   0.9156  0.0472  6.0000  1.0000      3850  0.9000
  0.07409   0.98365     1.22772 8.21148e-09 1.01865e-08 3.93308e-10   0.7436   0.8870  0.0494  6.0000  1.0000      4620  0.9000
  0.06668   0.98318     1.21949 8.32206e-09 1.04264e-08 3.93308e-10   0.7436   0.9130  0.0448  6.0000  1.0000      5390  0.9000
  0.06001   0.90006     1.24927 8.96691e-09 1.03845e-08 4.39462e-10   0.7436   0.9052  0.0478  6.0000  1.0000      6160  0.9000
  0.05401   0.96796     1.24862 7.92092e-09 1.00372e-08 3.81769e-10   0.7436   0.8948  0.0437  6.0000  1.0000      6930  0.9000
  0.04861    1.0101      1.1858 7.97142e-09 1.01159e-08 3.81769e-10   0.7436   0.8481  0.0546  6.0000  1.0000      7700  0.9000
  0.04375   0.99721     1.20612 7.98477e-09 1.00741e-08 3.81769e-10   0.7436   0.8455  0.0482  6.0000  1.0000      8470  0.9000
  0.03937   0.92479     1.19046 8.15114e-09 1.01958e-08 3.89462e-10   0.7436   0.8545  0.0370  6.0000  1.0000      9240  0.9000
  0.03544    1.0477     1.18614  7.8571e-09 1.01563e-08 3.74077e-10   0.7436   0.8104  0.0559  6.0000  1.0000     10010  0.9000
  0.03189   0.90605      1.2138 8.50813e-09 1.00342e-08 4.24077e-10   0.7436   0.7883  0.0426  6.0000  1.0000     10780  0.9500
  0.03030   0.88359     1.20543 8.25969e-09 1.00612e-08 4.12539e-10   0.7436   0.7831  0.0520  6.0000  1.0000     11550  0.9500
  0.02878   0.95857     1.16093 7.86703e-09 9.92815e-09 3.81769e-10   0.7436   0.7857  0.0469  6.0000  1.0000     12320  0.9500
  0.02734    0.9163     1.15352 7.80374e-09 9.78257e-09 3.93308e-10   0.7436   0.7714  0.0465  6.0000  1.0000     13090  0.9500
  0.02598   0.94305     1.13288 7.39425e-09  9.4804e-09 3.77923e-10   0.7025   0.7091  0.0451  6.0000  1.0000     13860  0.9500
  0.02468   0.96279     1.16329 7.28726e-09 9.75857e-09 3.54846e-10   0.7436   0.7338  0.0476  6.0000  1.0000     14630  0.9500
  0.02344    0.9703     1.15231 7.38308e-09 9.57203e-09 3.66385e-10   0.7436   0.7026  0.0341  6.0000  1.0000     15400  0.9500
  0.02227   0.96774     1.16371 7.68096e-09 9.88163e-09 3.77923e-10   0.7436   0.7494  0.0345  6.0000  1.0000     16170  0.9500
  0.02116   0.93131     1.10414 7.78591e-09 9.48671e-09    4.01e-10   0.7436   0.6610  0.0585  6.0000  1.0000     16940  0.9500
  0.02010   0.90765     1.10217 7.62763e-09 9.52042e-09 3.93308e-10   0.7436   0.6519  0.0489  6.0000  1.0000     17710  0.9500
  0.01910   0.98346     1.06515 7.41035e-09 9.59566e-09 3.74077e-10   0.7436   0.6377  0.0551  6.0000  1.0000     18480  0.9500
  0.01814    1.0319     1.10563 8.31023e-09 9.56838e-09 3.58692e-10   0.6436   0.6221  0.0455  6.0000  1.0000     19250  0.9500
  0.01723   0.94722    0.978122 6.40686e-09 8.73418e-09 3.47154e-10   0.7436   0.4766  0.0637  6.0000  1.0000     20020  0.9500
  0.01637   0.95226     1.04156 7.30024e-09 9.25095e-09 3.81769e-10   0.7436   0.5727  0.0582  6.0000  1.0000     20790  0.9500
  0.01555   0.92339     1.05186 6.93801e-09 9.03301e-09 3.66385e-10   0.7436   0.5558  0.0580  6.0000  1.0000     21560  0.9500
  0.01478   0.87149     1.04879 6.95715e-09 8.96586e-09 3.77923e-10   0.7436   0.5506  0.0512  6.0000  1.0000     22330  0.9500
  0.01404   0.95382     1.00322 6.65197e-09 8.99561e-09 3.43308e-10   0.7436   0.5000  0.0497  6.0000  1.0000     23100  0.9500
  0.01334    1.0521    0.986728 7.05269e-09 8.92739e-09 3.08692e-10   0.6025   0.4675  0.0627  6.0000  1.0000     23870  0.9500
  0.01267    1.0052    0.967483 6.62279e-09 8.98406e-09 3.47154e-10   0.7436   0.4273  0.0656  6.0000  1.0000     24640  0.9500
  0.01204   0.95301    0.963593 6.19582e-09 8.38972e-09 3.58692e-10   0.7436   0.4403  0.0684  5.9236  1.1069     25410  0.9500
  0.01143   0.93828    0.867049 5.54291e-09 8.10578e-09 3.16385e-10   0.7436   0.3597  0.0383  5.9252  1.1048     26180  0.9500
  0.01086   0.94966      0.8767 5.54995e-09 8.11688e-09 3.12538e-10   0.6436   0.3701  0.0485  5.4496  1.7705     26950  0.9500
  0.01032   0.96426    0.870918 3.91174e-09 8.35549e-09 3.16385e-10   0.7436   0.3831  0.0437  5.0689  2.3036     27720  0.9500
  0.00980    0.9794     0.89104 5.08257e-09 8.20012e-09 3.24077e-10   0.6436   0.4065  0.0546  4.7805  2.7073     28490  0.9500
  0.00931   0.88678    0.824527 4.73597e-09 8.25747e-09 3.16385e-10   0.6436   0.4169  0.0503  4.6203  2.9315     29260  0.9500
  0.00885   0.91938    0.768952 3.40009e-09 8.11493e-09 2.74077e-10   0.6025   0.3286  0.0430  4.5135  3.0810     30030  0.9500
  0.00840   0.82395    0.709222 2.45044e-09 7.75763e-09 3.20231e-10   0.7436   0.2792  0.0690  4.0106  3.7852     30800  0.9500
  0.00798   0.78401    0.683469 1.42703e-09 7.70479e-09 2.77923e-10   0.7436   0.3857  0.0487  3.3658  4.6879     31570  0.9500
  0.00759   0.81206    0.745633 2.18816e-09 7.79307e-09 3.24077e-10   0.7436   0.4338  0.0832  3.1831  4.9437     32340  0.9500
  0.00721   0.86993    0.682535 1.03247e-09 7.75483e-09 2.70231e-10   0.7436   0.3649  0.0327  3.1632  4.9715     33110  0.9500
  0.00685   0.76472    0.667312 1.89747e-09 7.70766e-09 3.16385e-10   0.7436   0.4390  0.0615  2.9258  5.3039     33880  0.9500
  0.00650    0.7807     0.65812 1.35787e-09 7.82119e-09 2.89462e-10   0.7436   0.3506  0.0608  2.9227  5.3082     34650  0.9500
  0.00618   0.77956    0.637125 1.40148e-09 7.38338e-09 3.04846e-10   0.7436   0.3870  0.0285  2.6616  5.6738     35420  0.9500
  0.00587   0.75505    0.636976 1.53352e-09 7.45527e-09 3.16385e-10   0.7436   0.3727  0.0506  2.5206  5.8712     36190  0.9500
  0.00558   0.81865    0.634456 8.65746e-10 8.36856e-09 2.77923e-10   0.7436   0.3753  0.0206  2.3510  6.1086     36960  0.9500
  0.00530   0.75416    0.653055 1.58275e-09 7.64209e-09 3.24077e-10   0.7436   0.3390  0.0446  2.1989  6.3215     37730  0.9500
  0.00503   0.72425    0.615384 9.04786e-10 8.03171e-09 2.85615e-10   0.7436   0.3870  0.0268  1.9768  6.6325     38500  0.9500
  0.00478   0.77942    0.630121 1.05369e-09 8.12437e-09    3.01e-10   0.7436   0.3974  0.0359  1.8720  6.7792     39270  0.9500
  0.00454   0.75286     0.62301 1.49536e-09 8.09974e-09 3.24077e-10   0.7436   0.3857  0.0491  1.7923  6.8908     40040  0.9500
  0.00431   0.79648    0.644128 1.51902e-09 8.01597e-09 3.12539e-10   0.7436   0.4013  0.0382  1.6950  7.0270     40810  0.9500
  0.00410   0.71836    0.635082  1.3469e-09 7.76491e-09 3.16385e-10   0.7436   0.3805  0.0488  1.6294  7.1189     41580  0.9500
  0.00389    0.7058    0.617045 9.63069e-10 7.87465e-09 2.85615e-10   0.7436   0.3844  0.0440  1.5325  7.2545     42350  0.9500
  0.00370   0.72452    0.626927 1.48006e-09 7.91626e-09 3.31769e-10   0.7436   0.2000  0.0434  1.4473  7.3738     43120  0.9500
  0.00351   0.77168    0.606369 6.94183e-10 8.23394e-09 2.89462e-10   0.7436   0.3597  0.0463  1.0999  7.8601     43890  0.9500
  0.00334   0.72273    0.597076 1.02947e-09 8.04367e-09 3.08692e-10   0.7436   0.3455  0.0370  1.0117  7.9837     44660  0.9500
  0.00317   0.72836    0.587414 9.96235e-10 8.27303e-09 3.04846e-10   0.7436   0.2844  0.0399  1.0000  8.0000     45430  0.9500
  0.00301   0.73837     0.57388 1.05491e-09 8.44828e-09 3.04846e-10   0.7436   0.2623  0.0538  1.0000  8.0000     46200  0.9500
  0.00286   0.73732    0.587964 1.45402e-09 7.78552e-09 3.35615e-10   0.7436   0.2727  0.0403  1.0000  8.0000     46970  0.9500
  0.00272   0.73535    0.583465 1.01277e-09 8.44693e-09 3.08692e-10   0.7436   0.2234  0.0341  1.0000  8.0000     47740  0.9500
  0.00258   0.72347    0.585049 1.39516e-09 7.78096e-09 3.27923e-10   0.7436   0.2883  0.0401  1.0000  8.0000     48510  0.9500
  0.00245   0.71198    0.571391 9.71195e-10 8.47056e-09    3.01e-10   0.7436   0.2506  0.0417  1.0000  8.0000     49280  0.9500
  0.00233   0.74051    0.597688 1.47166e-09 7.54184e-09 3.31769e-10   0.7436   0.3117  0.0630  1.0000  8.0000     50050  0.9500
  0.00221   0.71588    0.565328 7.74264e-10 8.13199e-09 2.93308e-10   0.7436   0.2818  0.0400  1.0000  8.0000     50820  0.9500
  0.00210   0.70817    0.591291 1.28648e-09 7.49582e-09 3.16385e-10   0.7436   0.2883  0.0402  1.0000  8.0000     51590  0.9500
  0.00200   0.72105    0.572868 9.84135e-10 8.06499e-09 2.93308e-10   0.7436   0.2831  0.0509  1.0000  8.0000     52360  0.9500
  0.00190   0.71932    0.596356 1.09477e-09 7.38115e-09 3.08692e-10   0.7436   0.3156  0.0383  1.0000  8.0000     53130  0.9500
  0.00180   0.71974    0.553269 8.12373e-10 8.33211e-09 2.85615e-10   0.7436   0.2766  0.0704  1.0000  8.0000     53900  0.9500
  0.00171   0.72405    0.571625 1.09212e-09 7.78289e-09 3.12539e-10   0.7436   0.2922  0.0300  1.0000  8.0000     54670  0.9500
  0.00163   0.71842    0.582965 1.32248e-09 7.71687e-09 3.04846e-10   0.7436   0.2701  0.0520  1.0000  8.0000     55440  0.9500
  0.00155   0.72258    0.574557 1.41593e-09 8.06358e-09 3.24077e-10   0.7436   0.2143  0.0531  1.0000  8.0000     56210  0.9500
  0.00147   0.72254    0.568451 9.01022e-10 7.99647e-09    3.01e-10   0.7436   0.2506  0.0383  1.0000  8.0000     56980  0.9500
  0.00140   0.72414    0.579679 1.11089e-09 7.28012e-09 3.12538e-10   0.7436   0.2519  0.0442  1.0000  8.0000     57750  0.9500
  0.00133   0.75994    0.543245 5.66761e-10 7.98924e-09 2.77923e-10   0.7436   0.1766  0.0730  1.0000  8.0000     58520  0.9500
  0.00126   0.72941    0.572329 1.04163e-09 7.45519e-09 3.04846e-10   0.7436   0.2714  0.0283  1.0000  8.0000     59290  0.9500
  0.00120   0.75391    0.606615 9.16808e-10 7.87567e-09 2.93308e-10   0.7436   0.1961  0.0483  1.0000  8.0000     60060  0.9500
  0.00114   0.69396    0.555533 6.55394e-10 7.61495e-09 2.81769e-10   0.7436   0.2468  0.0318  1.0000  8.0000     60830  0.9500
  0.00108   0.72759    0.571755 1.10138e-09 7.73028e-09 3.08692e-10   0.7436   0.2429  0.0428  1.0000  8.0000     61600  0.9500
  0.00103   0.74755     0.60412 8.80663e-10 7.55347e-09 2.85615e-10   0.7436   0.2364  0.0606  1.0000  8.0000     62370  0.9500
  0.00097   0.71229    0.596744 1.02865e-09 6.84479e-09 2.93308e-10   0.7436   0.2143  0.0398  1.0000  8.0000     63140  0.9500
  0.00093   0.92348    0.570269 2.27082e-09  6.9613e-09 2.47154e-10   0.5025   0.0883  0.0260  1.0000  8.0000     63910  0.8000
  0.00074   0.73746    0.594718 1.05017e-09 7.66906e-09 2.89462e-10   0.7436   0.1870  0.0548  1.0000  8.0000     64680  0.9500
  0.00070   0.74823    0.579021 8.48889e-10 8.21029e-09 2.97154e-10   0.7436   0.0909  0.0484  1.0000  8.0000     65450  0.8000
  0.00056    0.7338    0.599734  1.3584e-09  7.2145e-09 3.20231e-10   0.7436   0.1468  0.0461  1.0000  8.0000     66220  0.8000
  0.00045   0.76991    0.575164 4.54416e-10 7.90695e-09 2.66385e-10   0.7436   0.1091  0.0129  1.0000  8.0000     66990  0.8000
  0.00036   0.76061    0.597279 1.50792e-09 7.31228e-09 3.31769e-10   0.7436   0.0662  0.0673  1.0000  8.0000     67760  0.8000
  0.00029   0.71228    0.583177 6.77531e-10 7.83194e-09 2.81769e-10   0.7436   0.1312  0.0338  1.0000  8.0000     68530  0.8000
  0.00023   0.76155    0.590281 1.32119e-09 7.41125e-09 3.16385e-10   0.7436   0.0792  0.0669  1.0000  8.0000     69300  0.8000
  0.00018   0.73969    0.598489 6.88145e-10 7.78807e-09 2.81769e-10   0.7436   0.0753  0.0476  1.0000  8.0000     70070  0.8000
  0.00000   0.47648    0.619704 1.29163e-09 8.16464e-09 3.16385e-10            0.0571  0.0441  1.0000  8.0000     70840

BB estimate of min-dist (placement) wirelength: 59
bb_cost recomputed from scratch: 0.590764
timing_cost recomputed from scratch: 1.22297e-09
delay_cost recomputed from scratch: 8.126e-09

Completed placement consistency check successfully.

Swaps called: 70866

Placement estimated critical path delay: 0.74363 ns
Placement cost: 0.439154, bb_cost: 0.590765, td_cost: 1.22297e-09, delay_cost: 8.126e-09
Placement total # of swap attempts: 70866
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.07 seconds.
Build rr_graph took 0.01 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 162, total available wire length 2400, ratio 0.0675
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 3
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 7
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 0.74363 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 12
Critical path: 0.70247 ns
Routing iteration took 0 seconds.

Routing iteration: 13
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 14
Critical path: 0.64363 ns
Routing iteration took 0 seconds.

Routing iteration: 15
Successfully routed after 15 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -697695
Circuit successfully routed with a channel width factor of 40.


Average number of bends per net: 1.86364  Maximum # of bends: 5

Number of routed nets (nonglobal): 22
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 190, average net length: 8.63636
	Maximum net length: 27

Wirelength results in terms of physical segments...
	Total wiring segments used: 68, average wire segments per net: 3.09091
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	4	2.00000  	40
1	4	1.80000  	40
2	7	3.20000  	40
3	5	2.80000  	40
4	4	2.80000  	40
5	4	2.20000  	40

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	40
1	0	0.00000  	40
2	0	0.00000  	40
3	4	2.20000  	40
4	9	7.20000  	40
5	17	13.8000  	40

Total tracks in x-direction: 240, in y-direction: 240

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 112678
	Total used logic block area: 13521.4

Routing area (in minimum width transistor areas)...
	Total routing area: 103083., per logic tile: 4123.30

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0708

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0708

Nets on critical path: 1 normal, 0 global.
Total logic delay: 1.002e-10 (s), total net delay: 6.01e-10 (s)
Final critical path: 0.74363 ns
f_max: 1344.75 MHz

Least slack in design: -0.74363 ns

Routing took 0.03 seconds.
The entire flow of VPR took 0.19 seconds.
