/* SPDX-License-Identifier: BSD-3-Clause
 *
 *   Copyright 2022-2023 NXP
 *
 */

#ifndef _DPAA2_PARSE_DUMP_H
#define _DPAA2_PARSE_DUMP_H

#include <rte_event_eth_rx_adapter.h>
#include <rte_pmd_dpaa2.h>

#include <rte_fslmc.h>
#include <dpaa2_hw_pvt.h>
#include "dpaa2_tm.h"

#include <mc/fsl_dpni.h>
#include <mc/fsl_mc_sys.h>

#include "base/dpaa2_hw_dpni_annot.h"

#define DPAA2_PR_PRINT printf

struct dpaa2_faf_bit_info {
	const char *name;
	int position;
};

struct dpaa2_fapr_field_info {
	const char *name;
	uint16_t value;
};

struct dpaa2_fapr_array {
	union {
		uint64_t pr_64[DPAA2_FAPR_SIZE / 8];
		uint8_t pr[DPAA2_FAPR_SIZE];
	};
};

#define NEXT_HEADER_NAME "Next Header"
#define ETH_OFF_NAME "ETH OFFSET"
#define VLAN_TCI_OFF_NAME "VLAN TCI OFFSET"
#define LAST_ENTRY_OFF_NAME "LAST ETYPE Offset"
#define L3_OFF_NAME "L3 Offset"
#define L4_OFF_NAME "L4 Offset"
#define L5_OFF_NAME "L5 Offset"
#define NEXT_HEADER_OFF_NAME "Next Header Offset"

static const
struct dpaa2_fapr_field_info support_dump_fields[] = {
	{
		.name = NEXT_HEADER_NAME,
	},
	{
		.name = ETH_OFF_NAME,
	},
	{
		.name = VLAN_TCI_OFF_NAME,
	},
	{
		.name = LAST_ENTRY_OFF_NAME,
	},
	{
		.name = L3_OFF_NAME,
	},
	{
		.name = L4_OFF_NAME,
	},
	{
		.name = L5_OFF_NAME,
	},
	{
		.name = NEXT_HEADER_OFF_NAME,
	}
};

static inline void
dpaa2_print_ecpri(struct dpaa2_fapr_array *fapr)
{
	uint8_t ecpri_type;
	struct rte_ecpri_combined_msg_hdr ecpri_msg;

	ecpri_type = fapr->pr[DPAA2_FAFE_PSR_OFFSET];
	if ((ecpri_type >> 1) > 7) {
		DPAA2_PR_PRINT("Invalid ECPRI type(0x%02x)\r\n",
			ecpri_type);
	} else {
		DPAA2_PR_PRINT("ECPRI type %d present\r\n",
			ecpri_type >> 1);
		if (ecpri_type == ECPRI_FAFE_TYPE_0 ||
			ecpri_type == ECPRI_FAFE_TYPE_1) {
			/* Type 0 is identical to type1*/
			ecpri_msg.type0.pc_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1];
			ecpri_msg.type0.pc_id =
				ecpri_msg.type0.pc_id << 8;
			ecpri_msg.type0.pc_id |=
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET];

			ecpri_msg.type0.seq_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 3];
			ecpri_msg.type0.seq_id =
				ecpri_msg.type0.seq_id << 8;
			ecpri_msg.type0.seq_id |=
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 2];

			DPAA2_PR_PRINT("pc_id(0x%04x) seq_id(0x%04x)\r\n",
				rte_be_to_cpu_16(ecpri_msg.type0.pc_id),
				rte_be_to_cpu_16(ecpri_msg.type0.seq_id));
		} else if (ecpri_type == ECPRI_FAFE_TYPE_2) {
			ecpri_msg.type2.rtc_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1];
			ecpri_msg.type2.rtc_id =
				ecpri_msg.type2.rtc_id << 8;
			ecpri_msg.type2.rtc_id |=
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET];

			ecpri_msg.type2.seq_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 3];
			ecpri_msg.type2.seq_id =
				ecpri_msg.type2.seq_id << 8;
			ecpri_msg.type2.seq_id |=
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 2];

			DPAA2_PR_PRINT("rtc_id(0x%04x) seq_id(0x%04x)\r\n",
				rte_be_to_cpu_16(ecpri_msg.type2.rtc_id),
				rte_be_to_cpu_16(ecpri_msg.type2.seq_id));
		} else if (ecpri_type == ECPRI_FAFE_TYPE_3) {
			DPAA2_PR_PRINT("ECPRI type3 extract not support\r\n");
		} else if (ecpri_type == ECPRI_FAFE_TYPE_4) {
			ecpri_msg.type4.rma_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET];
			ecpri_msg.type4.rw =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1] >> 4;
			ecpri_msg.type4.rr =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1] & 0xf;

			ecpri_msg.type4.ele_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 3];
			ecpri_msg.type4.ele_id =
				ecpri_msg.type4.ele_id << 8;
			ecpri_msg.type4.ele_id |=
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 2];

			DPAA2_PR_PRINT("rma_id(0x%02x) rw(0x%02x)",
				ecpri_msg.type4.rma_id, ecpri_msg.type4.rw);
			DPAA2_PR_PRINT(" rr(0x%02x) ele_id(0x%04x)\r\n",
				ecpri_msg.type4.rr,
				rte_be_to_cpu_16(ecpri_msg.type4.ele_id));
		} else if (ecpri_type == ECPRI_FAFE_TYPE_5) {
			ecpri_msg.type5.msr_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET];
			ecpri_msg.type5.act_type =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1];

			DPAA2_PR_PRINT("rma_id(0x%02x) rw(0x%02x)\r\n",
				ecpri_msg.type5.msr_id,
				ecpri_msg.type5.act_type);
		} else if (ecpri_type == ECPRI_FAFE_TYPE_6) {
			ecpri_msg.type6.rst_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1];
			ecpri_msg.type6.rst_id =
				ecpri_msg.type6.rst_id << 8;
			ecpri_msg.type6.rst_id |=
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET];

			ecpri_msg.type6.rst_op =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 2];

			DPAA2_PR_PRINT("rst_id(0x%04x) rst_op(0x%02x)\r\n",
				rte_be_to_cpu_16(ecpri_msg.type6.rst_id),
				ecpri_msg.type6.rst_op);
		} else if (ecpri_type == ECPRI_FAFE_TYPE_7) {
			ecpri_msg.type7.evt_id =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET];
			ecpri_msg.type7.evt_type =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 1];
			ecpri_msg.type7.seq =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 2];
			ecpri_msg.type7.number =
				fapr->pr[DPAA2_ECPRI_MSG_OFFSET + 3];

			DPAA2_PR_PRINT("evt_id(0x%02x) evt_type(0x%02x)",
				ecpri_msg.type7.evt_id,
				ecpri_msg.type7.evt_type);
			DPAA2_PR_PRINT(" seq(0x%02x) number(0x%02x)\r\n",
				ecpri_msg.type7.seq,
				ecpri_msg.type7.number);
		}
	}
}

static inline void
dpaa2_print_faf(struct dpaa2_fapr_array *fapr)
{
	const int faf_bit_len = DPAA2_FAF_TOTAL_SIZE * 8;
	struct dpaa2_faf_bit_info faf_bits[faf_bit_len];
	int i, byte_pos, bit_pos, vxlan = 0, vxlan_vlan = 0;
	struct rte_ether_hdr vxlan_in_eth;
	uint16_t vxlan_vlan_tci;
	int ecpri = 0, rocev2 = 0;

	for (i = 0; i < faf_bit_len; i++) {
		faf_bits[i].position = i;
		if (i == FAFE_VXLAN_IN_VLAN_FRAM)
			faf_bits[i].name = "VXLAN VLAN Present";
		else if (i == FAFE_VXLAN_IN_IPV4_FRAM)
			faf_bits[i].name = "VXLAN IPV4 Present";
		else if (i == FAFE_VXLAN_IN_IPV6_FRAM)
			faf_bits[i].name = "VXLAN IPV6 Present";
		else if (i == FAFE_VXLAN_IN_UDP_FRAM)
			faf_bits[i].name = "VXLAN UDP Present";
		else if (i == FAFE_VXLAN_IN_TCP_FRAM)
			faf_bits[i].name = "VXLAN TCP Present";
		else if (i == FAF_VXLAN_FRAM)
			faf_bits[i].name = "VXLAN Present";
		else if (i == FAF_ETH_FRAM)
			faf_bits[i].name = "Ethernet MAC Present";
		else if (i == FAF_VLAN_FRAM)
			faf_bits[i].name = "VLAN 1 Present";
		else if (i == FAF_IPV4_FRAM)
			faf_bits[i].name = "IPv4 1 Present";
		else if (i == FAF_IPV6_FRAM)
			faf_bits[i].name = "IPv6 1 Present";
		else if (i == FAF_UDP_FRAM)
			faf_bits[i].name = "UDP Present";
		else if (i == FAF_TCP_FRAM)
			faf_bits[i].name = "TCP Present";
		else if (i == FAFE_ECPRI_FRAM)
			faf_bits[i].name = "ECPRI Present";
		else if (i == FAF_GTP_FRAM)
			faf_bits[i].name = "GTP Present";
		else if (i == FAFE_IBTH)
			faf_bits[i].name = "ROCEV2 Present";
		else
			faf_bits[i].name = "Check RM for this unusual frame";
	}

	DPAA2_PR_PRINT("Frame Annotation Flags:\r\n");
	for (i = 0; i < faf_bit_len; i++) {
		byte_pos = i / 8 + DPAA2_FAFE_PSR_OFFSET;
		bit_pos = i % 8;
		if (fapr->pr[byte_pos] & (1 << (7 - bit_pos))) {
			DPAA2_PR_PRINT("FAF bit %d : %s\r\n",
				faf_bits[i].position, faf_bits[i].name);
			if (i == FAF_VXLAN_FRAM)
				vxlan = 1;
			else if (i == FAFE_ECPRI_FRAM)
				ecpri = 1;
			else if (i == FAFE_IBTH)
				rocev2 = 1;
		}
	}

	/** FAFE_IBTH maybe be set for ecpri(type2, 3, 6, 7)*/
	if (ecpri && rocev2)
		rocev2 = 0;

	if (vxlan) {
		vxlan_in_eth.d_addr.addr_bytes[0] =
			fapr->pr[DPAA2_VXLAN_IN_DADDR0_OFFSET];
		vxlan_in_eth.d_addr.addr_bytes[1] =
			fapr->pr[DPAA2_VXLAN_IN_DADDR1_OFFSET];
		vxlan_in_eth.d_addr.addr_bytes[2] =
			fapr->pr[DPAA2_VXLAN_IN_DADDR2_OFFSET];
		vxlan_in_eth.d_addr.addr_bytes[3] =
			fapr->pr[DPAA2_VXLAN_IN_DADDR3_OFFSET];
		vxlan_in_eth.d_addr.addr_bytes[4] =
			fapr->pr[DPAA2_VXLAN_IN_DADDR4_OFFSET];
		vxlan_in_eth.d_addr.addr_bytes[5] =
			fapr->pr[DPAA2_VXLAN_IN_DADDR5_OFFSET];

		vxlan_in_eth.s_addr.addr_bytes[0] =
			fapr->pr[DPAA2_VXLAN_IN_SADDR0_OFFSET];
		vxlan_in_eth.s_addr.addr_bytes[1] =
			fapr->pr[DPAA2_VXLAN_IN_SADDR1_OFFSET];
		vxlan_in_eth.s_addr.addr_bytes[2] =
			fapr->pr[DPAA2_VXLAN_IN_SADDR2_OFFSET];
		vxlan_in_eth.s_addr.addr_bytes[3] =
			fapr->pr[DPAA2_VXLAN_IN_SADDR3_OFFSET];
		vxlan_in_eth.s_addr.addr_bytes[4] =
			fapr->pr[DPAA2_VXLAN_IN_SADDR4_OFFSET];
		vxlan_in_eth.s_addr.addr_bytes[5] =
			fapr->pr[DPAA2_VXLAN_IN_SADDR5_OFFSET];

		vxlan_in_eth.ether_type =
			fapr->pr[DPAA2_VXLAN_IN_TYPE_OFFSET];
		vxlan_in_eth.ether_type =
			vxlan_in_eth.ether_type << 8;
		vxlan_in_eth.ether_type |=
			fapr->pr[DPAA2_VXLAN_IN_TYPE_OFFSET + 1];

		if (vxlan_in_eth.ether_type == RTE_ETHER_TYPE_VLAN)
			vxlan_vlan = 1;
		DPAA2_PR_PRINT("VXLAN inner eth:\r\n");
		DPAA2_PR_PRINT("dst addr: ");
		for (i = 0; i < RTE_ETHER_ADDR_LEN; i++) {
			if (i != 0)
				DPAA2_PR_PRINT(":");
			DPAA2_PR_PRINT("%02x",
				vxlan_in_eth.d_addr.addr_bytes[i]);
		}
		DPAA2_PR_PRINT("\r\n");
		DPAA2_PR_PRINT("src addr: ");
		for (i = 0; i < RTE_ETHER_ADDR_LEN; i++) {
			if (i != 0)
				DPAA2_PR_PRINT(":");
			DPAA2_PR_PRINT("%02x",
				vxlan_in_eth.s_addr.addr_bytes[i]);
		}
		DPAA2_PR_PRINT("\r\n");
		DPAA2_PR_PRINT("type: 0x%04x\r\n",
			vxlan_in_eth.ether_type);
		if (vxlan_vlan) {
			vxlan_vlan_tci = fapr->pr[DPAA2_VXLAN_IN_TCI_OFFSET];
			vxlan_vlan_tci = vxlan_vlan_tci << 8;
			vxlan_vlan_tci |=
				fapr->pr[DPAA2_VXLAN_IN_TCI_OFFSET + 1];

			DPAA2_PR_PRINT("vlan tci: 0x%04x\r\n",
				vxlan_vlan_tci);
		}
	}

	if (rocev2) {
		DPAA2_PR_PRINT("ROCEv2 opcode: 0x%02x\r\n",
			fapr->pr[DPAA2_ROCEV2_OPCODE_OFFSET]);
		DPAA2_PR_PRINT("ROCEv2 qp: 0x");
		for (i = 0; i < ROCEV2_DEST_QP_SIZE; i++) {
			DPAA2_PR_PRINT("%02x",
				fapr->pr[DPAA2_ROCEV2_DST_QP_OFFSET + i]);
		}
		DPAA2_PR_PRINT("\r\n");
	}

	if (ecpri)
		dpaa2_print_ecpri(fapr);
}

static inline void
dpaa2_print_parse_result(struct dpaa2_annot_hdr *annotation)
{
	struct dpaa2_fapr_array fapr;
	struct dpaa2_fapr_field_info
		fapr_fields[sizeof(support_dump_fields) /
		sizeof(struct dpaa2_fapr_field_info)];
	uint64_t len, i;

	memcpy(&fapr, &annotation->word3, DPAA2_FAPR_SIZE);
	for (i = 0; i < (DPAA2_FAPR_SIZE / 8); i++)
		fapr.pr_64[i] = rte_cpu_to_be_64(fapr.pr_64[i]);

	memcpy(fapr_fields, support_dump_fields,
		sizeof(support_dump_fields));

	for (i = 0;
		i < sizeof(fapr_fields) /
		sizeof(struct dpaa2_fapr_field_info);
		i++) {
		if (!strcmp(fapr_fields[i].name, NEXT_HEADER_NAME)) {
			fapr_fields[i].value = fapr.pr[DPAA2_PR_NXTHDR_OFFSET];
			fapr_fields[i].value = fapr_fields[i].value << 8;
			fapr_fields[i].value |=
				fapr.pr[DPAA2_PR_NXTHDR_OFFSET + 1];
		} else if (!strcmp(fapr_fields[i].name, ETH_OFF_NAME)) {
			fapr_fields[i].value = fapr.pr[DPAA2_PR_ETH_OFF_OFFSET];
		} else if (!strcmp(fapr_fields[i].name, VLAN_TCI_OFF_NAME)) {
			fapr_fields[i].value = fapr.pr[DPAA2_PR_TCI_OFF_OFFSET];
		} else if (!strcmp(fapr_fields[i].name, LAST_ENTRY_OFF_NAME)) {
			fapr_fields[i].value =
				fapr.pr[DPAA2_PR_LAST_ETYPE_OFFSET];
		} else if (!strcmp(fapr_fields[i].name, L3_OFF_NAME)) {
			fapr_fields[i].value = fapr.pr[DPAA2_PR_L3_OFF_OFFSET];
		} else if (!strcmp(fapr_fields[i].name, L4_OFF_NAME)) {
			fapr_fields[i].value = fapr.pr[DPAA2_PR_L4_OFF_OFFSET];
		} else if (!strcmp(fapr_fields[i].name, L5_OFF_NAME)) {
			fapr_fields[i].value = fapr.pr[DPAA2_PR_L5_OFF_OFFSET];
		} else if (!strcmp(fapr_fields[i].name, NEXT_HEADER_OFF_NAME)) {
			fapr_fields[i].value =
				fapr.pr[DPAA2_PR_NXTHDR_OFF_OFFSET];
		}
	}

	len = sizeof(fapr_fields) / sizeof(struct dpaa2_fapr_field_info);
	DPAA2_PR_PRINT("Parse Result:\r\n");
	for (i = 0; i < len; i++) {
		DPAA2_PR_PRINT("%21s : 0x%02x\r\n",
			fapr_fields[i].name, fapr_fields[i].value);
	}
	dpaa2_print_faf(&fapr);
}

#endif
