git clone --depth 1 --no-tags https://github.com/Edward7820/CPU-with-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/574802979
git clone --depth 1 --no-tags https://github.com/Kanchanjaiswal150693/Verilog-Practices.git f:/verilog_sva_gh_scraper/data/full_repos/576712966
git clone --depth 1 --no-tags https://github.com/linxin2018ustc/programmable-logic-device-lesson-design.git f:/verilog_sva_gh_scraper/data/full_repos/571917579
git clone --depth 1 --no-tags https://github.com/visionvlsi/caravel_gf180_koggestone_adder_project.git f:/verilog_sva_gh_scraper/data/full_repos/573724213
git clone --depth 1 --no-tags https://github.com/RaccoonOnion/little-car.git f:/verilog_sva_gh_scraper/data/full_repos/574021541
git clone --depth 1 --no-tags https://github.com/Saazh/Trojan-D2.git f:/verilog_sva_gh_scraper/data/full_repos/574431863
git clone --depth 1 --no-tags https://github.com/Akash-Das2024/KGP_RISC.git f:/verilog_sva_gh_scraper/data/full_repos/573375678
git clone --depth 1 --no-tags https://github.com/roman3017/caravel_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/576693111
git clone --depth 1 --no-tags https://github.com/AsmaMohsin1507/RISCV-with-CNN-co-processor.git f:/verilog_sva_gh_scraper/data/full_repos/573507370
git clone --depth 1 --no-tags https://github.com/spacebiz24/Booth-Multiplier-Microwind.git f:/verilog_sva_gh_scraper/data/full_repos/571220875
git clone --depth 1 --no-tags https://github.com/huyphan168/Verilog-DL.git f:/verilog_sva_gh_scraper/data/full_repos/576537895
git clone --depth 1 --no-tags https://github.com/Chalandi/FPGA_Xilinx-Artix-7-XC7A100T.git f:/verilog_sva_gh_scraper/data/full_repos/573433027
git clone --depth 1 --no-tags https://github.com/rayhanulislam1/Digital-System-Design-Lab_CSE2112.git f:/verilog_sva_gh_scraper/data/full_repos/570820052
git clone --depth 1 --no-tags https://github.com/meosii/siiCpu.git f:/verilog_sva_gh_scraper/data/full_repos/576836577
git clone --depth 1 --no-tags https://github.com/PenguinX7/FP16_mcl.git f:/verilog_sva_gh_scraper/data/full_repos/571498466
git clone --depth 1 --no-tags https://github.com/Zhenghao-He/Dynamic-Pipline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/574031249
git clone --depth 1 --no-tags https://github.com/FarzanFani/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/572007773
git clone --depth 1 --no-tags https://github.com/ylm/mp3codec.git f:/verilog_sva_gh_scraper/data/full_repos/571762001
git clone --depth 1 --no-tags https://github.com/Runhane/Space-Invader.git f:/verilog_sva_gh_scraper/data/full_repos/576152528
git clone --depth 1 --no-tags https://github.com/7vik-g/16bit-pipelined-RISC-processor-gf180.git f:/verilog_sva_gh_scraper/data/full_repos/574211639
git clone --depth 1 --no-tags https://github.com/nietzhuang/2011-CIC-Contest---NAND-Flash-Memory-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/575927912
git clone --depth 1 --no-tags https://github.com/bitluni/tt02-SecretFile.git f:/verilog_sva_gh_scraper/data/full_repos/573501699
git clone --depth 1 --no-tags https://github.com/Enzo-Tssn/Alarme-digital.git f:/verilog_sva_gh_scraper/data/full_repos/572756036
git clone --depth 1 --no-tags https://github.com/8hargav/nerdydaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/571994909
git clone --depth 1 --no-tags https://github.com/xobs/tiny-tapeout-pio.git f:/verilog_sva_gh_scraper/data/full_repos/573957220
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/caravel_walkthrough_uart.git f:/verilog_sva_gh_scraper/data/full_repos/575214017
git clone --depth 1 --no-tags https://github.com/Brohan9126/mvcc-7.git f:/verilog_sva_gh_scraper/data/full_repos/574545182
git clone --depth 1 --no-tags https://github.com/rusunited2/EECS151_FPGA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/577611118
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/RTL_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/573846731
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/SPI-with-clock-mux.git f:/verilog_sva_gh_scraper/data/full_repos/574684487
git clone --depth 1 --no-tags https://github.com/noemiabril/MegaCD_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/574173654
git clone --depth 1 --no-tags https://github.com/Luthor2k/tt02-baudot.git f:/verilog_sva_gh_scraper/data/full_repos/573142682
git clone --depth 1 --no-tags https://github.com/Ahmed-H300/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/571292262
git clone --depth 1 --no-tags https://github.com/ShijiaChai/Verilog-a-MIPS-single-cycle-CPU-and-a-pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/572217686
git clone --depth 1 --no-tags https://github.com/majilokesh/iiitb_tlc_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/573554103
git clone --depth 1 --no-tags https://github.com/noemiabril/Menu_MiSTer-DE10-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/575321201
git clone --depth 1 --no-tags https://github.com/Raj-kamal-01/RISC-V-single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/575544312
git clone --depth 1 --no-tags https://github.com/caochenrui/project_final.srcs.git f:/verilog_sva_gh_scraper/data/full_repos/571930706
git clone --depth 1 --no-tags https://github.com/Sfrljuckic1/Project_01-Certified-Preowned-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/571855951
git clone --depth 1 --no-tags https://github.com/lionelZhaowy/FPGA-CUBE.git f:/verilog_sva_gh_scraper/data/full_repos/573248322
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/UART-TX.git f:/verilog_sva_gh_scraper/data/full_repos/572989623
git clone --depth 1 --no-tags https://github.com/ThorKn/tiny_user_project_j1sc.git f:/verilog_sva_gh_scraper/data/full_repos/574553102
git clone --depth 1 --no-tags https://github.com/aditya-keni/Parallel-Prefix-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/576278814
git clone --depth 1 --no-tags https://github.com/mebenstein/VLSI_NaiveML.git f:/verilog_sva_gh_scraper/data/full_repos/577521454
git clone --depth 1 --no-tags https://github.com/urielcho/posoco2000_gf180.git f:/verilog_sva_gh_scraper/data/full_repos/574396819
git clone --depth 1 --no-tags https://github.com/AyaseErii/gf180-FiveGuys.git f:/verilog_sva_gh_scraper/data/full_repos/573650509
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/573262950
git clone --depth 1 --no-tags https://github.com/NutanVLSI/NutanVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/571112034
git clone --depth 1 --no-tags https://github.com/james61124/Digital-Circuit-Lab-2021-Fall-NYCU.git f:/verilog_sva_gh_scraper/data/full_repos/575386180
git clone --depth 1 --no-tags https://github.com/blackh1/crypto_engineering.git f:/verilog_sva_gh_scraper/data/full_repos/575003173
git clone --depth 1 --no-tags https://github.com/BeijingAB/FPGA_Mario.git f:/verilog_sva_gh_scraper/data/full_repos/577577888
git clone --depth 1 --no-tags https://github.com/thesourcerer8/gf180-testrepo.git f:/verilog_sva_gh_scraper/data/full_repos/575948965
git clone --depth 1 --no-tags https://github.com/saicharan0112/reversible_programmable_logic_ic.git f:/verilog_sva_gh_scraper/data/full_repos/573694655
git clone --depth 1 --no-tags https://github.com/mfs19/Semaforos-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/573201833
git clone --depth 1 --no-tags https://github.com/Pradyumna1312/Braun-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/573957468
git clone --depth 1 --no-tags https://github.com/amruth-sn/FPGA-counter.git f:/verilog_sva_gh_scraper/data/full_repos/573907701
git clone --depth 1 --no-tags https://github.com/V-19/Proyecto_Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/574722651
git clone --depth 1 --no-tags https://github.com/rishisin999/SequenceDetector_1011.git f:/verilog_sva_gh_scraper/data/full_repos/574827800
git clone --depth 1 --no-tags https://github.com/chuatzonglin/ece5745-tut4-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/574901659
git clone --depth 1 --no-tags https://github.com/gabo1752/32bit-mips.git f:/verilog_sva_gh_scraper/data/full_repos/572743651
git clone --depth 1 --no-tags https://github.com/caiopenayo/Projeto_SD_GRUPO10.git f:/verilog_sva_gh_scraper/data/full_repos/572760193
git clone --depth 1 --no-tags https://github.com/Nagarjun444/UP-COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/572641596
git clone --depth 1 --no-tags https://github.com/kthomas488/ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/571925370
git clone --depth 1 --no-tags https://github.com/Yingyu18/5-Stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/571614256
git clone --depth 1 --no-tags https://github.com/urielcho/crypto_aes128_gf180.git f:/verilog_sva_gh_scraper/data/full_repos/574410482
git clone --depth 1 --no-tags https://github.com/leesou/RISCV-PIM-for-NN.git f:/verilog_sva_gh_scraper/data/full_repos/574490703
git clone --depth 1 --no-tags https://github.com/TolgaS007/deneme01.git f:/verilog_sva_gh_scraper/data/full_repos/574610512
git clone --depth 1 --no-tags https://github.com/noemiabril/CoCo2_MiSTer-DE1-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/575483177
git clone --depth 1 --no-tags https://github.com/mdlc96/hdlbits_verilog_problems_mdlc96.git f:/verilog_sva_gh_scraper/data/full_repos/575773910
git clone --depth 1 --no-tags https://github.com/anap-arejano/Projeto-Sistemas-Digitais-1---2022.2---Grupo-2.git f:/verilog_sva_gh_scraper/data/full_repos/572512928
git clone --depth 1 --no-tags https://github.com/virtualsecureplatform/aes-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/570948051
git clone --depth 1 --no-tags https://github.com/Xinpeij/mp2.git f:/verilog_sva_gh_scraper/data/full_repos/572877933
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/FloatingPoint.git f:/verilog_sva_gh_scraper/data/full_repos/571952201
git clone --depth 1 --no-tags https://github.com/strongjg/veripong.git f:/verilog_sva_gh_scraper/data/full_repos/572283496
git clone --depth 1 --no-tags https://github.com/Ahmed0100/polynomial_solver_sseg_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/577388797
git clone --depth 1 --no-tags https://github.com/Tvdnguyen/Hardware-Architecture-Design-For-Vehicle-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/570787408
git clone --depth 1 --no-tags https://github.com/2021083-CPE/IVERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/575417225
git clone --depth 1 --no-tags https://github.com/DKNS-JCC/contador4bits.git f:/verilog_sva_gh_scraper/data/full_repos/574159920
git clone --depth 1 --no-tags https://github.com/Te99y/verilog-toys.git f:/verilog_sva_gh_scraper/data/full_repos/571525370
git clone --depth 1 --no-tags https://github.com/Myocardial-infarction-Jerry/Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/574626468
git clone --depth 1 --no-tags https://github.com/JusenD/FPGALab-RISC-V-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/571502519
git clone --depth 1 --no-tags https://github.com/thesourcerer8/gf180-teststructures.git f:/verilog_sva_gh_scraper/data/full_repos/573994786
git clone --depth 1 --no-tags https://github.com/aliustun/caravel_example.git f:/verilog_sva_gh_scraper/data/full_repos/573379355
git clone --depth 1 --no-tags https://github.com/SAKETHVUNKA/SHIFT-LEFT-SHIFT-RIGHT_USING-REGISTER-ARRAYS.git f:/verilog_sva_gh_scraper/data/full_repos/573845467
git clone --depth 1 --no-tags https://github.com/rolfmobile99/tiny_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/574017771
git clone --depth 1 --no-tags https://github.com/AlfredoPaolino/Advanced_FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/574067812
git clone --depth 1 --no-tags https://github.com/ahmetenesturan/SSTU_Proje_1.git f:/verilog_sva_gh_scraper/data/full_repos/575987090
git clone --depth 1 --no-tags https://github.com/akairisu/CA_hw4_code.git f:/verilog_sva_gh_scraper/data/full_repos/576478581
git clone --depth 1 --no-tags https://github.com/hDyat/9bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/576530763
git clone --depth 1 --no-tags https://github.com/Kenny2github/verilog-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/576816481
git clone --depth 1 --no-tags https://github.com/Janavind/gf_180.git f:/verilog_sva_gh_scraper/data/full_repos/574594142
git clone --depth 1 --no-tags https://github.com/XeniaPhe/SuperSpeedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/573877894
git clone --depth 1 --no-tags https://github.com/Samyak-ja-in/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/576332404
git clone --depth 1 --no-tags https://github.com/falsestatement/GeoDashFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/576164918
git clone --depth 1 --no-tags https://github.com/adityasingh6256/iiitb_sipo_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/576232320
git clone --depth 1 --no-tags https://github.com/KoushikAS/ECE-550-Project6.git f:/verilog_sva_gh_scraper/data/full_repos/575541612
git clone --depth 1 --no-tags https://github.com/j-solis11/EC311-FINAL-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/575541842
git clone --depth 1 --no-tags https://github.com/Ahmed0100/fifo_sseg_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/577382221
git clone --depth 1 --no-tags https://github.com/Bun-chan/Verilog_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/573288848
git clone --depth 1 --no-tags https://github.com/bhyou/cee_digital_v2.git f:/verilog_sva_gh_scraper/data/full_repos/573328288
