RPT_INFO:Area Scale 1.0
RPT_INFO:Area Units libArea
 
****************************************
Report : area
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:12 2018
****************************************

Library(s) Used:

    gtech (File: /opt/synopsys/SYN-K-2015.06/libraries/syn/gtech.db)

Number of ports:                        60768
Number of nets:                         83301
Number of cells:                        28248
Number of combinational cells:          21902
Number of sequential cells:              5381
Number of macros/black boxes:               0
Number of buf/inv:                       6576
Number of references:                       4

Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                     0.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DW_axi                               0.0000      0.0    0.0000     0.0000  0.0000  DW_axi
U_DW_axi_dfltslv                     0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_dfltslv_4
U_DW_axi_dfltslv/sub_240             0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_4_1_4
U_DW_axi_dfltslv/sub_240/*cell*2455    0.0000     0.0   0.0000     0.0000  0.0000  DW01_dec_width4
U_DW_axi_mp_m1                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_mp_0_0_8_3_8_3_4_8_3_4_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_4_5_5_3_3_3_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_irs       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_irs_arbpl    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_slot_count_busmux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_5_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_slot_slv_busmux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_5_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I10_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I10_aco/*cell*2642    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I11_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I11_aco/*cell*2645    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I12_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I12_aco/*cell*2648    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I13_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I13_aco/*cell*2651    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I14_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I14_aco/*cell*2654    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I15_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I15_aco/*cell*2657    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_2_2_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I2/*cell*2625    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I3_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I3_aco/*cell*2627    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I4_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I4_aco/*cell*2629    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I5_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I5_aco/*cell*2631    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I6_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I6_aco/*cell*2633    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I7_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I7_aco/*cell*2635    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I8_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I8_aco/*cell*2637    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I9_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I9_aco/*cell*2639    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869/*cell*2692    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I2/*cell*2696    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I3    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I3/*cell*2700    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I4    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I4/*cell*2704    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I5    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I5/*cell*2708    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705/*cell*2660    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I2    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I2/*cell*2663    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I3    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I3/*cell*2666    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I4    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I4/*cell*2669    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I5    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I5/*cell*2672    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743/*cell*2675    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I2    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I2/*cell*2678    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I3    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I3/*cell*2681    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I4    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I4/*cell*2684    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I5    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I5/*cell*2687    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/ne_960    0.0000     0.0   0.0000    0.0000 0.0000 *NE_UNS_OP_3_3_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/ne_960/*cell*2710    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862/*cell*2690    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I2    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I2/*cell*2694    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I3    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I3/*cell*2698    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I4    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I4/*cell*2702    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I5    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I5/*cell*2706    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_3_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_1_1_2
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I2/*cell*2893    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I3    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I3/*cell*2896    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I4    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I4/*cell*2899    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I5    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I5/*cell*2901    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I6    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I6/*cell*2903    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I7    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I7/*cell*2905    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_242    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_1_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_242/*cell*2576    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_320    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_24_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_320/*cell*2592    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_346    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_346/*cell*2600    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_372    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_372/*cell*2608    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2616    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_242    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_21_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_242/*cell*2580    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_268    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_22_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_268/*cell*2584    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_294    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_24_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_294/*cell*2588    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_320    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_320/*cell*2596    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_346    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_346/*cell*2604    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_372    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_372/*cell*2612    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_398    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_398/*cell*2620    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_irs       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_8_0_54_3_4_1_50_53_0_0
U_DW_axi_mp_m1/U_AW_DW_axi_irs_arbpl    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_irs_arbpl_0_8_54_3_4_0_50_53_0_0
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_mp_addrch_0_0_8_3_2_0_54_54_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_4_5_3_20_15_15_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mp_idmask_4_5_3_8_3_20_15_15_2_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_shrd_here_has_shrd_ddctd_bus_vis_busmux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_slot_count_busmux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_5_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/U_slot_slv_busmux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_5_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I10_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I10_aco/*cell*2781    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I11_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I11_aco/*cell*2784    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I12_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I12_aco/*cell*2787    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I13_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I13_aco/*cell*2790    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I14_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I14_aco/*cell*2793    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I15_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I15_aco/*cell*2796    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_2_2_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I2/*cell*2764    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I3_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I3_aco/*cell*2766    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I4_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I4_aco/*cell*2768    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I5_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I5_aco/*cell*2770    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I6_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I6_aco/*cell*2772    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I7_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I7_aco/*cell*2774    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I8_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I8_aco/*cell*2776    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I9_aco    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_TC_OP_32_2_32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_439_I9_aco/*cell*2778    0.0000     0.0   0.0000    0.0000 0.0000 DW01_add_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869/*cell*2831    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I2/*cell*2835    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I3    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I3/*cell*2839    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I4    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I4/*cell*2843    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I5    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/add_869_I5/*cell*2847    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705/*cell*2799    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I2    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I2/*cell*2802    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I3    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I3/*cell*2805    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I4    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I4/*cell*2808    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I5    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_705_I5/*cell*2811    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743/*cell*2814    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I2    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I2/*cell*2817    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I3    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I3/*cell*2820    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I4    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I4/*cell*2823    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I5    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/eq_743_I5/*cell*2826    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/ne_960    0.0000     0.0   0.0000    0.0000 0.0000 *NE_UNS_OP_3_3_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/ne_960/*cell*2849    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862/*cell*2829    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I2    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I2/*cell*2833    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I3    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I3/*cell*2837    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I4    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I4/*cell*2841    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I5    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/sub_862_I5/*cell*2845    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_dcdr_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_3_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_1_1_2
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I2/*cell*2909    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I3    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I3/*cell*2912    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I4    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I4/*cell*2915    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I5    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I5/*cell*2917    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I6    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I6/*cell*2919    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I7    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/U_dcdr_systolcl/add_510_I7/*cell*2921    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_242    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_1_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_242/*cell*2715    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_320    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_24_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_320/*cell*2731    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_346    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_346/*cell*2739    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_372    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_372/*cell*2747    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/gte_398/*cell*2755    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_242    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_21_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_242/*cell*2719    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_268    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_22_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_268/*cell*2723    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_294    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_24_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_294/*cell*2727    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_320    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_320/*cell*2735    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_346    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_346/*cell*2743    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_372    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_372/*cell*2751    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_398    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_32_25_1
U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_mp_addrch_dcdr/lte_398/*cell*2759    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width32
U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_aw_mtile_dlock_8_0_0_5_4_149_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/add_319    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_5_1_5
U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/add_319/*cell*2501    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width5
U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/sub_320    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_5_1_5
U_DW_axi_mp_m1/U_DW_axi_aw_mtile_dlock/sub_320/*cell*2503    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width5
U_DW_axi_mp_m1/U_W_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_8_0_149_3_4_1_145_148_1_0
U_DW_axi_mp_m1/U_W_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_8_149_3_4_0_145_148_1_0
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_mp_wdatach_0_0_8_3_2_0_149_149_20_15_15_5_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_lcltosys_8_3_8_3_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_1
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_8_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_1_1_2
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I2/*cell*2853    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I3    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I3/*cell*2856    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I4    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I4/*cell*2859    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I5    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I5/*cell*2861    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I6    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I6/*cell*2863    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I7    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_DW_axi_lcltosys/add_212_I7/*cell*2865    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/U_busmux_act_slv    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_5_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500/*cell*2508    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I2    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I2/*cell*2512    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I3    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I3/*cell*2516    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I4    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I4/*cell*2520    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I5    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/add_500_I5/*cell*2524    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552/*cell*2526    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I2    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I2/*cell*2529    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I3    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I3/*cell*2532    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I4    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I4/*cell*2535    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5    0.0000     0.0   0.0000    0.0000 0.0000 *EQ_UNS_OP_4_4_1
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/eq_552_I5/*cell*2538    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp6_width4
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493/*cell*2506    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I2    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I2/*cell*2510    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I3    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I3/*cell*2514    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I4    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I4/*cell*2518    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I5    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_3_1_3
U_DW_axi_mp_m1/U_W_DW_axi_mp_wdatach/sub_493_I5/*cell*2522    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width3
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_48_6_6_24_5_3_15_0
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_8_3_4_0_0_1_1_0_3_24_0_0
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_8_3_0_1_1
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_24_8
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_8_1_3
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_8_3_0_0_0_3
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_4_8_3
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1_1
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3156    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width4_num_inputs8
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_1_3
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_DW_axi_irs_mp_dresp_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_6_1_1_0_0_0_0_0
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_busmux_pyld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_6_3
U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_1_3
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mp_drespch_0_8_3_4_0_0_1_1_0_1080_135_135_24_5_3_15_1_0
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_8_3_4_0_0_1_1_0_3_24_0_0
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_8_3_0_1_1
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_24_8
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_8_1_3
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_8_3_0_0_0_3
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_4_8_3
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1_1
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3150    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width4_num_inputs8
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_1_3
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_DW_axi_irs_mp_dresp_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_135_1_1_0_0_0_0_0
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_busmux_pyld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_135_3
U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_8_1_3
U_DW_axi_sp_s0                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s0/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s0/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s0/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s0/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s0/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s0/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s0/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s0/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s0/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_0
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_1_1_1_0_0_0
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3162    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_1_1_1_0_1_0
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_1_1_1_0_1_0
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3168    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*2934    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_1_1_1_1_1_0_0
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_1_1_1_0_0_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_1_0_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*2927    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*2929    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_1_0_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s1                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s1/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s1/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s1/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s1/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s1/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3174    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3180    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*2964    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*2941    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*2943    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*2947    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*2949    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*2957    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*2953    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*2945    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s2                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s2/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s2/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s2/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s2/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s2/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3186    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3192    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*2994    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*2971    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*2973    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*2977    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*2979    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*2987    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*2983    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*2975    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s3                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s3/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s3/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s3/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s3/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s3/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3198    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3204    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3024    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*3001    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*3003    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*3007    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*3009    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*3017    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*3013    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*3005    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s4                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s4/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s4/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s4/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s4/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s4/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3210    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3216    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3054    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*3031    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*3033    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*3037    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*3039    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*3047    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*3043    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*3035    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s5                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s5/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s5/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s5/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s5/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s5/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3222    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3228    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3084    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*3061    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*3063    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*3067    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*3069    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*3077    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*3073    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*3065    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s6                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s6/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s6/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s6/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s6/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s6/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3234    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3240    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3114    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*3091    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*3093    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*3097    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*3099    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*3107    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*3103    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*3095    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s7                       0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_sp_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_4_3_4_2_3_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s7/U_B_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_6_1_1_0_0_0_0_0
U_DW_axi_sp_s7/U_B_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_6_1_1_0_0_0_0_0
U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_6_6_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s7/U_B_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/U_R_DW_axi_irs        0.0000      0.0    0.0000     0.0000  0.0000  DW_axi_irs_2_1_0_135_1_1_0_0_0_0_0
U_DW_axi_sp_s7/U_R_DW_axi_irs_arbpl    0.0000     0.0   0.0000     0.0000  0.0000  DW_axi_irs_arbpl_0_1_135_1_1_0_0_0_0_0
U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch    0.0000     0.0   0.0000    0.0000  0.0000  DW_axi_sp_drespch_1_1_135_135_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/U_dcdr_systolcl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_systolcl_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
U_DW_axi_sp_s7/U_R_DW_axi_sp_drespch/U_dcdr_systolcl/U_lcltosys_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_0
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_0_0
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3246    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_addrch_1_1_1_1_1_0_0_1_1_0_54_54_4_3_1_0_1_0
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_arbpl_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_54_1_1_0_0_0_0_0
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_irs_sp_a_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_54_1_1_0_0_0_0_0
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_lockarb_0_1_1_1_0_0_1_1_4_3_1_0_1_0
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_0_1_1_0_0
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_0_2_2
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3252    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_locktx_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_DW_axi_sp_lockarb/U_DW_axi_busmux_req_granted    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_54_1
U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/U_busmux_shrd_vld    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wdatach_1_1_1_1_1_1_0_0_1_1_0_149_149_4_2_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arb_0_1_1_1_0_0_1_1_1_1_1_0_0
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_arbpl    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbpl_0_1_1_0_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_DW_axi_mca_reqhold    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_mca_reqhold_0_1_2_2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/U_bus_grant_mca_demux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busdemux_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_arbiter_dp_2_1_0_0_0_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm01_2_2_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_param_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_arb/gen_arb_type_dp_U_DW_axi_arbiter_dp/U_minmax/U1/*cell*3144    0.0000     0.0   0.0000    0.0000 0.0000 DW_minmax_width2_num_inputs2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_mca    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_busmux_ohsel_shrd_rdy_sel    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_ohsel_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_arbpl_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_arbpl_00000000_1_149_1_1_0_0_0_0_0
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_DW_axi_irs_sp_w_shrd    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_irs_00000000_1_0_149_1_1_0_0_0_0_0
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_payload    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_149_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/U_busmux_valid_shared    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_dcd_not_shared_U_port_req_mux    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_busmux_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_sp_wrorder_1_1_0_1_4_2_1_1_1_0_0
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_fifo_s1_sf_1_4_1_1_0_0_2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm06_4_0_2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_127/*cell*3121    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_3_1_3
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_132/*cell*3123    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width3
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152    0.0000     0.0   0.0000    0.0000 0.0000 *ADD_UNS_OP_2_1_2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/add_152/*cell*3127    0.0000     0.0   0.0000    0.0000 0.0000 DW01_inc_width2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_165/*cell*3129    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172    0.0000     0.0   0.0000    0.0000 0.0000 *GEQ_UNS_OP_2_2_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/gte_172/*cell*3137    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168    0.0000     0.0   0.0000    0.0000 0.0000 *LEQ_UNS_OP_2_2_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/lte_168/*cell*3133    0.0000     0.0   0.0000    0.0000 0.0000 DW01_cmp2_width2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150    0.0000     0.0   0.0000    0.0000 0.0000 *SUB_UNS_OP_2_1_2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_CTL/sub_150/*cell*3125    0.0000     0.0   0.0000    0.0000 0.0000 DW01_dec_width2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_fifo_s1_sf/U_FIFO_MEM    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_bcm57_1_4_0_2
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_mstreq    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_2_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_prior    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/U_DW_axi_multibusmux_valid    0.0000     0.0   0.0000    0.0000 0.0000 DW_axi_multibusmux_1_1_1_1
--------------------------------  ---------  -------  --------  ---------  ------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                   0.0000     0.0000  0.0000

1
