// Seed: 3408305020
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  reg id_5;
  type_11(
      1, 1, 1, id_0
  );
  logic id_6;
  assign id_5 = id_2;
  always begin
    id_5 <= 1;
    if (1'b0) id_0 <= 1;
    else id_5 = id_3;
  end
  logic id_7, id_8;
  type_13(
      1, SystemTFIdentifier, id_5, id_2, 1 && 1 && 1
  );
endmodule
