[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Mon Jul  8 12:31:24 2024
[*]
[dumpfile] "/home/matt/work/asic-workshop/shuttle-tt08/tt08-analog-r2r-dac-3v3/verilog/test/r2r_dac_control.vcd"
[dumpfile_mtime] "Mon Jul  8 12:31:11 2024"
[dumpfile_size] 81222
[savefile] "/home/matt/work/asic-workshop/shuttle-tt08/tt08-analog-r2r-dac-3v3/verilog/test/r2r_dac_control.gtkw"
[timestart] 0
[size] 1200 1553
[pos] -1 -1
*-32.599998 5440000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] r2r_dac_control.
[treeopen] r2r_dac_control.sine_lookup.
[sst_width] 333
[signals_width] 353
[sst_expanded] 1
[sst_vpaned_height] 524
@28
r2r_dac_control.clk
r2r_dac_control.n_rst
@22
r2r_dac_control.data[7:0]
@28
r2r_dac_control.load_divider
@22
r2r_dac_control.divider[7:0]
@28
r2r_dac_control.ext_data
r2r_dac_control.sine_lookup.cnt_zero
@23
r2r_dac_control.sine_lookup.sine_input[7:0]
@800024
r2r_dac_control.r2r_out[7:0]
@28
(0)r2r_dac_control.r2r_out[7:0]
(1)r2r_dac_control.r2r_out[7:0]
(2)r2r_dac_control.r2r_out[7:0]
(3)r2r_dac_control.r2r_out[7:0]
(4)r2r_dac_control.r2r_out[7:0]
(5)r2r_dac_control.r2r_out[7:0]
(6)r2r_dac_control.r2r_out[7:0]
(7)r2r_dac_control.r2r_out[7:0]
@8022
r2r_dac_control.r2r_out[7:0]
@20000
-
@1001200
-group_end
[pattern_trace] 1
[pattern_trace] 0
