Analysis & Synthesis report for Pscan
Tue Mar 05 17:18:32 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: PWMModule:PWM_3
 17. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div3
 23. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Mod2
 25. altpll Parameter Settings by Entity Instance
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "PWMModule:PWM_3"
 28. Port Connectivity Checks: "LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"
 29. Port Connectivity Checks: "LCDModule:LCD_2"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 05 17:18:32 2019      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; Pscan                                      ;
; Top-level Entity Name              ; Pscan                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,425                                      ;
;     Total combinational functions  ; 2,374                                      ;
;     Dedicated logic registers      ; 193                                        ;
; Total registers                    ; 193                                        ;
; Total pins                         ; 36                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Pscan              ; Pscan              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; sel_Ksps_pll.vhd                 ; yes             ; User Wizard-Generated File   ; E:/FCE/LCE/Tesis/VHDL/tess2/sel_Ksps_pll.vhd                           ;         ;
; PWMModule.vhd                    ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/PWMModule.vhd                              ;         ;
; Pscan.vhd                        ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/Pscan.vhd                                  ;         ;
; PROCESADOR_LCD_REVC.vhd          ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/PROCESADOR_LCD_REVC.vhd                    ;         ;
; LCDModule.vhd                    ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/LCDModule.vhd                              ;         ;
; COMANDOS_LCD_REVC.vhd            ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/COMANDOS_LCD_REVC.vhd                      ;         ;
; CARACTERES_ESPECIALES_REVC.vhd   ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/CARACTERES_ESPECIALES_REVC.vhd             ;         ;
; ADCModule.vhd                    ; yes             ; User VHDL File               ; E:/FCE/LCE/Tesis/VHDL/tess2/ADCModule.vhd                              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/sel_ksps_pll_altpll.v         ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/sel_ksps_pll_altpll.v                   ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_pgh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_pgh.tdf                         ;         ;
; db/add_sub_kgh.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_kgh.tdf                         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_gkm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_gkm.tdf                      ;         ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_8nh.tdf                 ;         ;
; db/alt_u_div_4af.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_4af.tdf                       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/add_sub_8pc.tdf                         ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_vim.tdf                      ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_nlh.tdf                 ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_27f.tdf                       ;         ;
; db/lpm_divide_icm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_icm.tdf                      ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_7nh.tdf                 ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_2af.tdf                       ;         ;
; db/lpm_divide_ckm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_ckm.tdf                      ;         ;
; db/sign_div_unsign_4nh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_4nh.tdf                 ;         ;
; db/alt_u_div_s9f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_s9f.tdf                       ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/lpm_divide_2jm.tdf                      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/sign_div_unsign_qlh.tdf                 ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/FCE/LCE/Tesis/VHDL/tess2/db/alt_u_div_87f.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,425     ;
;                                             ;           ;
; Total combinational functions               ; 2374      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 734       ;
;     -- 3 input functions                    ; 681       ;
;     -- <=2 input functions                  ; 959       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1631      ;
;     -- arithmetic mode                      ; 743       ;
;                                             ;           ;
; Total registers                             ; 193       ;
;     -- Dedicated logic registers            ; 193       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 36        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 105       ;
; Total fan-out                               ; 7285      ;
; Average fan-out                             ; 2.76      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Pscan                                            ; 2374 (0)          ; 193 (0)      ; 0           ; 0            ; 0       ; 0         ; 36   ; 0            ; |Pscan                                                                                                                                        ; work         ;
;    |ADCModule:ADC_1|                              ; 79 (79)           ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|ADCModule:ADC_1                                                                                                                        ; work         ;
;       |sel_Ksps_pll:CLKPSBS|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS                                                                                                   ; work         ;
;          |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component                                                                           ; work         ;
;             |sel_Ksps_pll_altpll:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated                                        ; work         ;
;    |LCDModule:LCD_2|                              ; 2262 (128)        ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2                                                                                                                        ; work         ;
;       |PROCESADOR_LCD_REVC:U1|                    ; 282 (282)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1                                                                                                 ; work         ;
;       |lpm_divide:Div0|                           ; 402 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_gkm:auto_generated|          ; 402 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_8nh:divider|         ; 402 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider                                              ; work         ;
;                |alt_u_div_4af:divider|            ; 402 (402)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div0|lpm_divide_gkm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_4af:divider                        ; work         ;
;       |lpm_divide:Div1|                           ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_vim:auto_generated|          ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_nlh:divider|         ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                                              ; work         ;
;                |alt_u_div_27f:divider|            ; 131 (131)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                        ; work         ;
;       |lpm_divide:Div2|                           ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2                                                                                                        ; work         ;
;          |lpm_divide_2jm:auto_generated|          ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                              ; work         ;
;                |alt_u_div_87f:divider|            ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                        ; work         ;
;       |lpm_divide:Div3|                           ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3                                                                                                        ; work         ;
;          |lpm_divide_ckm:auto_generated|          ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_4nh:divider|         ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider                                              ; work         ;
;                |alt_u_div_s9f:divider|            ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider                        ; work         ;
;       |lpm_divide:Mod0|                           ; 482 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0                                                                                                        ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 482 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 482 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                              ; work         ;
;                |alt_u_div_2af:divider|            ; 482 (482)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                        ; work         ;
;       |lpm_divide:Mod1|                           ; 347 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1                                                                                                        ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 347 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 347 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                              ; work         ;
;                |alt_u_div_2af:divider|            ; 347 (347)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                        ; work         ;
;       |lpm_divide:Mod2|                           ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2                                                                                                        ; work         ;
;          |lpm_divide_icm:auto_generated|          ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_7nh:divider|         ; 191 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                              ; work         ;
;                |alt_u_div_2af:divider|            ; 191 (191)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 61 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_pgh:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_kgh:auto_generated| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated ; work         ;
;    |PWMModule:PWM_3|                              ; 33 (33)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pscan|PWMModule:PWM_3                                                                                                                        ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+------------+-------------+-----------------+-------------------------+-----------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------+--------------+--------------+------------------------------+----------------------------+------------------+------------------+-------------------+-----------------+-----------------+---------------+---------------------+-----------------------+----------------------+---------------------+--------------------+-------------------+----------------+---------------+
; Name                         ; ESTADO.FIN ; ESTADO.NADA ; ESTADO.LEER_RAM ; ESTADO.LIMPIAR_PANTALLA ; ESTADO.ENA_CHAR ; ESTADO.INT_NUM ; ESTADO.CREAR_CHAR8 ; ESTADO.CREAR_CHAR7 ; ESTADO.CREAR_CHAR6 ; ESTADO.CREAR_CHAR5 ; ESTADO.CREAR_CHAR4 ; ESTADO.CREAR_CHAR3 ; ESTADO.CREAR_CHAR2 ; ESTADO.CREAR_CHAR1 ; ESTADO.POS_RAM ; ESTADO.ENA_I ; ESTADO.ENA_D ; ESTADO.CORRIMIENTO_IZQUIERDA ; ESTADO.CORRIMIENTO_DERECHA ; ESTADO.BUCLE_FIN ; ESTADO.BUCLE_INI ; ESTADO.CHAR_ASCII ; ESTADO.CD_SHIFT ; ESTADO.POSICION ; ESTADO.ENABLE ; ESTADO.ESCRIBIR_LCD ; ESTADO.CLEAR_DISPLAY2 ; ESTADO.CLEAR_DISPLAY ; ESTADO.CURSOR_HOME2 ; ESTADO.CURSOR_HOME ; ESTADO.CURSOR_LCD ; ESTADO.INI_LCD ; ESTADO.CHECAR ;
+------------------------------+------------+-------------+-----------------+-------------------------+-----------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------+--------------+--------------+------------------------------+----------------------------+------------------+------------------+-------------------+-----------------+-----------------+---------------+---------------------+-----------------------+----------------------+---------------------+--------------------+-------------------+----------------+---------------+
; ESTADO.CHECAR                ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 0             ;
; ESTADO.INI_LCD               ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 1              ; 1             ;
; ESTADO.CURSOR_LCD            ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 1                 ; 0              ; 1             ;
; ESTADO.CURSOR_HOME           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 1                  ; 0                 ; 0              ; 1             ;
; ESTADO.CURSOR_HOME2          ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 1                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CLEAR_DISPLAY         ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 1                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CLEAR_DISPLAY2        ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 1                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.ESCRIBIR_LCD          ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 1                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.ENABLE                ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 1             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.POSICION              ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 1               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CD_SHIFT              ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 1               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CHAR_ASCII            ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 1                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.BUCLE_INI             ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 1                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.BUCLE_FIN             ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 1                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CORRIMIENTO_DERECHA   ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 1                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CORRIMIENTO_IZQUIERDA ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 1                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.ENA_D                 ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 1            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.ENA_I                 ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 1            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.POS_RAM               ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR1           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR2           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR3           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR4           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR5           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR6           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR7           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.CREAR_CHAR8           ; 0          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.INT_NUM               ; 0          ; 0           ; 0               ; 0                       ; 0               ; 1              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.ENA_CHAR              ; 0          ; 0           ; 0               ; 0                       ; 1               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.LIMPIAR_PANTALLA      ; 0          ; 0           ; 0               ; 1                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.LEER_RAM              ; 0          ; 0           ; 1               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.NADA                  ; 0          ; 1           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
; ESTADO.FIN                   ; 1          ; 0           ; 0               ; 0                       ; 0               ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0              ; 0            ; 0            ; 0                            ; 0                          ; 0                ; 0                ; 0                 ; 0               ; 0               ; 0             ; 0                   ; 0                     ; 0                    ; 0                   ; 0                  ; 0                 ; 0              ; 1             ;
+------------------------------+------------+-------------+-----------------+-------------------------+-----------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+----------------+--------------+--------------+------------------------------+----------------------------+------------------+------------------+-------------------+-----------------+-----------------+---------------+---------------------+-----------------------+----------------------+---------------------+--------------------+-------------------+----------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                            ;
+----------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                              ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------------------------+------------------------+
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[5]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[7]   ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                                  ;                        ;
+----------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                            ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[26..30]                          ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|RW                                          ; Stuck at GND due to stuck port data_in                                        ;
; PWMModule:PWM_3|vel[3]                                                             ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[1]                               ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[0]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[10,17]                           ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[7]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[14]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[9]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[36]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[11]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[16,35]                           ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[15]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[23]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[19]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[21,22,25..27,30]                 ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[20]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[29]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[24]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[31,33]                           ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[28]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[37..39]                          ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[34]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_RAM[1,2,7]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_RAM[0]                 ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[1,5..7]                           ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[0]               ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_L_RAM[4..7]                             ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_L_RAM[3]               ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[5..7]                                ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[4]                  ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[0]                                ; Stuck at GND due to stuck port data_in                                        ;
; PWMModule:PWM_3|pausa[0]                                                           ; Stuck at GND due to stuck port data_in                                        ;
; PWMModule:PWM_3|pulso_s[0..30]                                                     ; Stuck at GND due to stuck port clock_enable                                   ;
; PWMModule:PWM_3|pausa_s[0..30]                                                     ; Stuck at GND due to stuck port clock_enable                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_ASCII[7]                                ; Stuck at GND due to stuck port data_in                                        ;
; PWMModule:PWM_3|pausa[1..6]                                                        ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[1..5,7..10,15,17,23,25]          ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_L_RAM[0..3]                             ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[6,11..14,16,18..22]              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[24]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[5..8,11,12,15,20,32]             ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[0]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_RAM[3]                                  ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[0]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[3,4]                             ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[2]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_RAM[6]                                  ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[2]              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[18,19,24,28,34]                  ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[13]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_RAM[0,4,5]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[13]             ;
; PWMModule:PWM_3|pulso[0..30]                                                       ; Lost fanout                                                                   ;
; PWMModule:PWM_3|pausa[7..30]                                                       ; Lost fanout                                                                   ;
; PWMModule:PWM_3|t_espera[0..6]                                                     ; Lost fanout                                                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[13]                              ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[0]                               ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[24]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ENABLE                               ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY2      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.INT_NUM                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY2      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.LIMPIAR_PANTALLA                     ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.LEER_RAM            ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.NADA                                 ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.LEER_RAM            ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ENA_I                                ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ENA_D               ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CORRIMIENTO_IZQUIERDA                ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CORRIMIENTO_DERECHA ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY2                       ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[24]                              ; Merged with LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[31]             ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DIR_BI[6..10]                               ; Lost fanout                                                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[6..10]                            ; Lost fanout                                                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[2]                               ; Stuck at VCC due to stuck port data_in                                        ;
; PWMModule:PWM_3|vel[2]~_emulated                                                   ; Stuck at GND due to stuck port clock                                          ;
; PWMModule:PWM_3|vel[1]~_emulated                                                   ; Stuck at GND due to stuck port clock                                          ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ENA_CHAR                             ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[4]                                   ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CORRIMIENTO_DERECHA                  ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.FIN                                  ; Stuck at GND due to stuck port data_in                                        ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[1..5,7..10,15,17,23,25..30] ; Stuck at GND due to stuck port clock_enable                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[31]                              ; Stuck at VCC due to stuck port clock_enable                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[0]                          ; Stuck at VCC due to stuck port clock_enable                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[6,11..14,16,18..22,24]      ; Stuck at GND due to stuck port clock_enable                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[31]                         ; Stuck at VCC due to stuck port clock_enable                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ENA_D                                ; Stuck at GND due to stuck port data_in                                        ;
; PWMModule:PWM_3|vel[0]                                                             ; Stuck at GND due to stuck port clock                                          ;
; Total Number of Removed Registers = 285                                            ;                                                                               ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; PWMModule:PWM_3|pausa[0]                                     ; Stuck at GND              ; PWMModule:PWM_3|pulso_s[30], PWMModule:PWM_3|pulso_s[29],                             ;
;                                                              ; due to stuck port data_in ; PWMModule:PWM_3|pulso_s[28], PWMModule:PWM_3|pulso_s[27],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[26], PWMModule:PWM_3|pulso_s[25],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[24], PWMModule:PWM_3|pulso_s[23],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[22], PWMModule:PWM_3|pulso_s[21],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[20], PWMModule:PWM_3|pulso_s[19],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[18], PWMModule:PWM_3|pulso_s[17],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[16], PWMModule:PWM_3|pulso_s[15],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[14], PWMModule:PWM_3|pulso_s[13],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[12], PWMModule:PWM_3|pulso_s[11],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[10], PWMModule:PWM_3|pulso_s[9], PWMModule:PWM_3|pulso_s[8],  ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[7], PWMModule:PWM_3|pulso_s[6], PWMModule:PWM_3|pulso_s[5],   ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[4], PWMModule:PWM_3|pulso_s[3], PWMModule:PWM_3|pulso_s[2],   ;
;                                                              ;                           ; PWMModule:PWM_3|pulso_s[1], PWMModule:PWM_3|pulso_s[0], PWMModule:PWM_3|pausa_s[30],  ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[29], PWMModule:PWM_3|pausa_s[28],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[27], PWMModule:PWM_3|pausa_s[26],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[25], PWMModule:PWM_3|pausa_s[24],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[23], PWMModule:PWM_3|pausa_s[22],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[21], PWMModule:PWM_3|pausa_s[20],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[19], PWMModule:PWM_3|pausa_s[18],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[17], PWMModule:PWM_3|pausa_s[16],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[15], PWMModule:PWM_3|pausa_s[14],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[13], PWMModule:PWM_3|pausa_s[12],                             ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[11], PWMModule:PWM_3|pausa_s[10], PWMModule:PWM_3|pausa_s[9], ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[8], PWMModule:PWM_3|pausa_s[7], PWMModule:PWM_3|pausa_s[6],   ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[5], PWMModule:PWM_3|pausa_s[4], PWMModule:PWM_3|pausa_s[3],   ;
;                                                              ;                           ; PWMModule:PWM_3|pausa_s[2], PWMModule:PWM_3|pausa_s[1], PWMModule:PWM_3|pausa_s[0],   ;
;                                                              ;                           ; PWMModule:PWM_3|pulso[30], PWMModule:PWM_3|pulso[29], PWMModule:PWM_3|pulso[28],      ;
;                                                              ;                           ; PWMModule:PWM_3|pulso[27], PWMModule:PWM_3|pulso[26], PWMModule:PWM_3|pulso[25],      ;
;                                                              ;                           ; PWMModule:PWM_3|pulso[24], PWMModule:PWM_3|pulso[23], PWMModule:PWM_3|pulso[5],       ;
;                                                              ;                           ; PWMModule:PWM_3|pulso[4], PWMModule:PWM_3|pulso[3], PWMModule:PWM_3|pulso[2],         ;
;                                                              ;                           ; PWMModule:PWM_3|pulso[1], PWMModule:PWM_3|pulso[0], PWMModule:PWM_3|pausa[23],        ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[22], PWMModule:PWM_3|pausa[21], PWMModule:PWM_3|pausa[20],      ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[19], PWMModule:PWM_3|pausa[18], PWMModule:PWM_3|pausa[17],      ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[16], PWMModule:PWM_3|pausa[15], PWMModule:PWM_3|pausa[14],      ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[13], PWMModule:PWM_3|pausa[12], PWMModule:PWM_3|pausa[11],      ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[10], PWMModule:PWM_3|pausa[9], PWMModule:PWM_3|pausa[8],        ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[7], PWMModule:PWM_3|vel[0]                                      ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY2 ; Stuck at GND              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|BD_LCD[4],                                     ;
;                                                              ; due to stuck port data_in ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CORRIMIENTO_DERECHA,                    ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[30],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[29],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[27],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[26],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[23],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[17],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[15],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[9],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[8],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[5],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[2],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[3],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[0],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[6],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[11],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[12],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[14],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[18],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[20],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[21],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[24],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.ENA_D                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[25]        ; Stuck at GND              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[28],                           ;
;                                                              ; due to stuck port data_in ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[25],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[10],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[7],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[4],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[1],                            ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DELAY_COR2[31],                                ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[13],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[16],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[19],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[22],                           ;
;                                                              ;                           ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[31]                            ;
; PWMModule:PWM_3|vel[3]                                       ; Stuck at GND              ; PWMModule:PWM_3|pausa[30], PWMModule:PWM_3|pausa[29], PWMModule:PWM_3|pausa[28],      ;
;                                                              ; due to stuck port data_in ; PWMModule:PWM_3|pausa[27], PWMModule:PWM_3|pausa[26], PWMModule:PWM_3|pausa[25],      ;
;                                                              ;                           ; PWMModule:PWM_3|pausa[24]                                                             ;
; PWMModule:PWM_3|t_espera[6]                                  ; Lost Fanouts              ; PWMModule:PWM_3|t_espera[5], PWMModule:PWM_3|t_espera[4],                             ;
;                                                              ;                           ; PWMModule:PWM_3|t_espera[3], PWMModule:PWM_3|t_espera[2],                             ;
;                                                              ;                           ; PWMModule:PWM_3|t_espera[1], PWMModule:PWM_3|t_espera[0]                              ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DIR_BI[10]            ; Lost Fanouts              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[10]                                  ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DIR_BI[9]             ; Lost Fanouts              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[9]                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DIR_BI[8]             ; Lost Fanouts              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[8]                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DIR_BI[7]             ; Lost Fanouts              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[7]                                   ;
; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DIR_BI[6]             ; Lost Fanouts              ; LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[6]                                   ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 193   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 68    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PWMModule:PWM_3|PWM_Count[0]           ; 3       ;
; ADCModule:ADC_1|m_cont[31]             ; 1       ;
; ADCModule:ADC_1|m_cont[0]              ; 4       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY[4]      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[28] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[1]          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_POS[7]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_CHAR[6]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_SHIFT[3]        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|INC_DIR_S[4]        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|VEC_C_CHAR[13]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|CONTA_DELAY_COR[31] ;
; 61:1               ; 4 bits    ; 160 LEs       ; 40 LEs               ; 120 LEs                ; No         ; |Pscan|LCDModule:LCD_2|Mux8                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO              ;
; 22:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |Pscan|LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA[6]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component ;
+-------------------------------+--------------------------------+------------------------------------------+
; Parameter Name                ; Value                          ; Type                                     ;
+-------------------------------+--------------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                           ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sel_Ksps_pll ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                                  ;
; LOCK_HIGH                     ; 1                              ; Untyped                                  ;
; LOCK_LOW                      ; 1                              ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                                  ;
; SKIP_VCO                      ; OFF                            ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                                  ;
; BANDWIDTH                     ; 0                              ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                              ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                              ; Signed Integer                           ;
; CLK0_MULTIPLY_BY              ; 1                              ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 25                             ; Signed Integer                           ;
; CLK0_DIVIDE_BY                ; 25                             ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 250000                         ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer                           ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                              ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                                  ;
; VCO_MIN                       ; 0                              ; Untyped                                  ;
; VCO_MAX                       ; 0                              ; Untyped                                  ;
; VCO_CENTER                    ; 0                              ; Untyped                                  ;
; PFD_MIN                       ; 0                              ; Untyped                                  ;
; PFD_MAX                       ; 0                              ; Untyped                                  ;
; M_INITIAL                     ; 0                              ; Untyped                                  ;
; M                             ; 0                              ; Untyped                                  ;
; N                             ; 1                              ; Untyped                                  ;
; M2                            ; 1                              ; Untyped                                  ;
; N2                            ; 1                              ; Untyped                                  ;
; SS                            ; 1                              ; Untyped                                  ;
; C0_HIGH                       ; 0                              ; Untyped                                  ;
; C1_HIGH                       ; 0                              ; Untyped                                  ;
; C2_HIGH                       ; 0                              ; Untyped                                  ;
; C3_HIGH                       ; 0                              ; Untyped                                  ;
; C4_HIGH                       ; 0                              ; Untyped                                  ;
; C5_HIGH                       ; 0                              ; Untyped                                  ;
; C6_HIGH                       ; 0                              ; Untyped                                  ;
; C7_HIGH                       ; 0                              ; Untyped                                  ;
; C8_HIGH                       ; 0                              ; Untyped                                  ;
; C9_HIGH                       ; 0                              ; Untyped                                  ;
; C0_LOW                        ; 0                              ; Untyped                                  ;
; C1_LOW                        ; 0                              ; Untyped                                  ;
; C2_LOW                        ; 0                              ; Untyped                                  ;
; C3_LOW                        ; 0                              ; Untyped                                  ;
; C4_LOW                        ; 0                              ; Untyped                                  ;
; C5_LOW                        ; 0                              ; Untyped                                  ;
; C6_LOW                        ; 0                              ; Untyped                                  ;
; C7_LOW                        ; 0                              ; Untyped                                  ;
; C8_LOW                        ; 0                              ; Untyped                                  ;
; C9_LOW                        ; 0                              ; Untyped                                  ;
; C0_INITIAL                    ; 0                              ; Untyped                                  ;
; C1_INITIAL                    ; 0                              ; Untyped                                  ;
; C2_INITIAL                    ; 0                              ; Untyped                                  ;
; C3_INITIAL                    ; 0                              ; Untyped                                  ;
; C4_INITIAL                    ; 0                              ; Untyped                                  ;
; C5_INITIAL                    ; 0                              ; Untyped                                  ;
; C6_INITIAL                    ; 0                              ; Untyped                                  ;
; C7_INITIAL                    ; 0                              ; Untyped                                  ;
; C8_INITIAL                    ; 0                              ; Untyped                                  ;
; C9_INITIAL                    ; 0                              ; Untyped                                  ;
; C0_MODE                       ; BYPASS                         ; Untyped                                  ;
; C1_MODE                       ; BYPASS                         ; Untyped                                  ;
; C2_MODE                       ; BYPASS                         ; Untyped                                  ;
; C3_MODE                       ; BYPASS                         ; Untyped                                  ;
; C4_MODE                       ; BYPASS                         ; Untyped                                  ;
; C5_MODE                       ; BYPASS                         ; Untyped                                  ;
; C6_MODE                       ; BYPASS                         ; Untyped                                  ;
; C7_MODE                       ; BYPASS                         ; Untyped                                  ;
; C8_MODE                       ; BYPASS                         ; Untyped                                  ;
; C9_MODE                       ; BYPASS                         ; Untyped                                  ;
; C0_PH                         ; 0                              ; Untyped                                  ;
; C1_PH                         ; 0                              ; Untyped                                  ;
; C2_PH                         ; 0                              ; Untyped                                  ;
; C3_PH                         ; 0                              ; Untyped                                  ;
; C4_PH                         ; 0                              ; Untyped                                  ;
; C5_PH                         ; 0                              ; Untyped                                  ;
; C6_PH                         ; 0                              ; Untyped                                  ;
; C7_PH                         ; 0                              ; Untyped                                  ;
; C8_PH                         ; 0                              ; Untyped                                  ;
; C9_PH                         ; 0                              ; Untyped                                  ;
; L0_HIGH                       ; 1                              ; Untyped                                  ;
; L1_HIGH                       ; 1                              ; Untyped                                  ;
; G0_HIGH                       ; 1                              ; Untyped                                  ;
; G1_HIGH                       ; 1                              ; Untyped                                  ;
; G2_HIGH                       ; 1                              ; Untyped                                  ;
; G3_HIGH                       ; 1                              ; Untyped                                  ;
; E0_HIGH                       ; 1                              ; Untyped                                  ;
; E1_HIGH                       ; 1                              ; Untyped                                  ;
; E2_HIGH                       ; 1                              ; Untyped                                  ;
; E3_HIGH                       ; 1                              ; Untyped                                  ;
; L0_LOW                        ; 1                              ; Untyped                                  ;
; L1_LOW                        ; 1                              ; Untyped                                  ;
; G0_LOW                        ; 1                              ; Untyped                                  ;
; G1_LOW                        ; 1                              ; Untyped                                  ;
; G2_LOW                        ; 1                              ; Untyped                                  ;
; G3_LOW                        ; 1                              ; Untyped                                  ;
; E0_LOW                        ; 1                              ; Untyped                                  ;
; E1_LOW                        ; 1                              ; Untyped                                  ;
; E2_LOW                        ; 1                              ; Untyped                                  ;
; E3_LOW                        ; 1                              ; Untyped                                  ;
; L0_INITIAL                    ; 1                              ; Untyped                                  ;
; L1_INITIAL                    ; 1                              ; Untyped                                  ;
; G0_INITIAL                    ; 1                              ; Untyped                                  ;
; G1_INITIAL                    ; 1                              ; Untyped                                  ;
; G2_INITIAL                    ; 1                              ; Untyped                                  ;
; G3_INITIAL                    ; 1                              ; Untyped                                  ;
; E0_INITIAL                    ; 1                              ; Untyped                                  ;
; E1_INITIAL                    ; 1                              ; Untyped                                  ;
; E2_INITIAL                    ; 1                              ; Untyped                                  ;
; E3_INITIAL                    ; 1                              ; Untyped                                  ;
; L0_MODE                       ; BYPASS                         ; Untyped                                  ;
; L1_MODE                       ; BYPASS                         ; Untyped                                  ;
; G0_MODE                       ; BYPASS                         ; Untyped                                  ;
; G1_MODE                       ; BYPASS                         ; Untyped                                  ;
; G2_MODE                       ; BYPASS                         ; Untyped                                  ;
; G3_MODE                       ; BYPASS                         ; Untyped                                  ;
; E0_MODE                       ; BYPASS                         ; Untyped                                  ;
; E1_MODE                       ; BYPASS                         ; Untyped                                  ;
; E2_MODE                       ; BYPASS                         ; Untyped                                  ;
; E3_MODE                       ; BYPASS                         ; Untyped                                  ;
; L0_PH                         ; 0                              ; Untyped                                  ;
; L1_PH                         ; 0                              ; Untyped                                  ;
; G0_PH                         ; 0                              ; Untyped                                  ;
; G1_PH                         ; 0                              ; Untyped                                  ;
; G2_PH                         ; 0                              ; Untyped                                  ;
; G3_PH                         ; 0                              ; Untyped                                  ;
; E0_PH                         ; 0                              ; Untyped                                  ;
; E1_PH                         ; 0                              ; Untyped                                  ;
; E2_PH                         ; 0                              ; Untyped                                  ;
; E3_PH                         ; 0                              ; Untyped                                  ;
; M_PH                          ; 0                              ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                             ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                             ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                             ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                             ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                             ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                             ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                             ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                             ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                             ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                             ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                              ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                              ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                              ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                                  ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                                  ;
; CBXI_PARAMETER                ; sel_Ksps_pll_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                           ;
+-------------------------------+--------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWMModule:PWM_3 ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; Max            ; 1000000 ; Signed Integer                    ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                ;
; LPM_WIDTHD             ; 12             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_gkm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                ;
; LPM_WIDTHD             ; 31             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                ;
; LPM_WIDTHD             ; 31             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_ckm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCDModule:LCD_2|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                ;
; LPM_WIDTHD             ; 31             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 1                              ;
; Entity Instance                       ; LCDModule:LCD_2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                             ;
;     -- LPM_WIDTHB                     ; 12                             ;
;     -- LPM_WIDTHP                     ; 24                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PWMModule:PWM_3"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; npulsos ; Input  ; Info     ; Stuck at GND                                                                        ;
; t       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; step    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; delay_cor[8..4] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; delay_cor[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_cor[9]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_cor[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; delay_cor[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inc_dir[10..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "LCDModule:LCD_2" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; cord ; Input ; Info     ; Stuck at GND      ;
; cori ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 193                         ;
;     CLR               ; 45                          ;
;     ENA               ; 49                          ;
;     ENA SLD           ; 19                          ;
;     plain             ; 80                          ;
; cycloneiii_lcell_comb ; 2376                        ;
;     arith             ; 743                         ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 144                         ;
;         3 data inputs ; 551                         ;
;     normal            ; 1633                        ;
;         0 data inputs ; 59                          ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 668                         ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 734                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 64.60                       ;
; Average LUT depth     ; 51.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Mar 05 17:17:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pscan -c Pscan
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file sel_ksps_pll.vhd
    Info (12022): Found design unit 1: sel_ksps_pll-SYN
    Info (12023): Found entity 1: sel_Ksps_pll
Info (12021): Found 2 design units, including 1 entities, in source file pwmmodule.vhd
    Info (12022): Found design unit 1: PWMModule-behavioral
    Info (12023): Found entity 1: PWMModule
Info (12021): Found 2 design units, including 1 entities, in source file pscan.vhd
    Info (12022): Found design unit 1: Pscan-Pscan_arc
    Info (12023): Found entity 1: Pscan
Info (12021): Found 2 design units, including 1 entities, in source file procesador_lcd_revc.vhd
    Info (12022): Found design unit 1: PROCESADOR_LCD_REVC-Behavioral
    Info (12023): Found entity 1: PROCESADOR_LCD_REVC
Info (12021): Found 2 design units, including 1 entities, in source file lcdmodule.vhd
    Info (12022): Found design unit 1: LCDModule-Behavioral
    Info (12023): Found entity 1: LCDModule
Info (12021): Found 2 design units, including 0 entities, in source file comandos_lcd_revc.vhd
    Info (12022): Found design unit 1: COMANDOS_LCD_REVC
    Info (12022): Found design unit 2: COMANDOS_LCD_REVC-body
Info (12021): Found 2 design units, including 1 entities, in source file caracteres_especiales_revc.vhd
    Info (12022): Found design unit 1: CARACTERES_ESPECIALES_REVC-Behavioral
    Info (12023): Found entity 1: CARACTERES_ESPECIALES_REVC
Info (12021): Found 2 design units, including 1 entities, in source file aurtmodule.vhd
    Info (12022): Found design unit 1: AURTModule-behavioral
    Info (12023): Found entity 1: AURTModule
Info (12021): Found 2 design units, including 1 entities, in source file adcmodule.vhd
    Info (12022): Found design unit 1: ADCModule-ADCModule_arc
    Info (12023): Found entity 1: ADCModule
Info (12127): Elaborating entity "Pscan" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Pscan.vhd(82): object "temp" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Pscan.vhd(83): used explicit default value for signal "Derech" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pscan.vhd(83): used explicit default value for signal "Izq" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Pscan.vhd(86): used explicit default value for signal "NUMERO_PULSOS" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at Pscan.vhd(87): object "steps" assigned a value but never read
Info (12128): Elaborating entity "ADCModule" for hierarchy "ADCModule:ADC_1"
Info (12128): Elaborating entity "sel_Ksps_pll" for hierarchy "ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS"
Info (12128): Elaborating entity "altpll" for hierarchy "ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component"
Info (12133): Instantiated megafunction "ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "250000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sel_Ksps_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sel_ksps_pll_altpll.v
    Info (12023): Found entity 1: sel_Ksps_pll_altpll
Info (12128): Elaborating entity "sel_Ksps_pll_altpll" for hierarchy "ADCModule:ADC_1|sel_Ksps_pll:CLKPSBS|altpll:altpll_component|sel_Ksps_pll_altpll:auto_generated"
Info (12128): Elaborating entity "LCDModule" for hierarchy "LCDModule:LCD_2"
Warning (10873): Using initial value X (don't care) for net "INSTRUCCION[16..60]" at LCDModule.vhd(29)
Info (12128): Elaborating entity "PROCESADOR_LCD_REVC" for hierarchy "LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1"
Warning (10036): Verilog HDL or VHDL warning at PROCESADOR_LCD_REVC.vhd(48): object "VEC_S_CHAR" assigned a value but never read
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(789): signal "VECTOR_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(791): signal "VECTOR_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(793): signal "VECTOR_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(808): signal "VEC_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(809): signal "VEC_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(811): signal "VEC_POS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(812): signal "VEC_POS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(814): signal "VEC_SHIFT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(815): signal "VEC_SHIFT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(817): signal "VEC_ASCII" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(818): signal "VEC_ASCII" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(826): signal "VEC_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(827): signal "VEC_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(830): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(831): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(834): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(835): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(838): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(839): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(842): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(843): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(846): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(847): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(850): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(851): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(854): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(855): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(858): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(859): signal "VEC_C_CHAR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(862): signal "VEC_L_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(863): signal "VEC_L_RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(866): signal "DATA_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at PROCESADOR_LCD_REVC.vhd(786): inferring latch(es) for signal or variable "DATA_A", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "DATA_A[0]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[1]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[2]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[3]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[4]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[5]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[6]" at PROCESADOR_LCD_REVC.vhd(786)
Info (10041): Inferred latch for "DATA_A[7]" at PROCESADOR_LCD_REVC.vhd(786)
Info (12128): Elaborating entity "CARACTERES_ESPECIALES_REVC" for hierarchy "LCDModule:LCD_2|CARACTERES_ESPECIALES_REVC:U2"
Info (12128): Elaborating entity "PWMModule" for hierarchy "PWMModule:PWM_3"
Warning (10492): VHDL Process Statement warning at PWMModule.vhd(65): signal "pulso_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "LCDModule:LCD_2|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LCDModule:LCD_2|Mod2"
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "LCDModule:LCD_2|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_divide:Div0"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf
    Info (12023): Found entity 1: lpm_divide_gkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_divide:Div1"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_divide:Div3"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckm.tdf
    Info (12023): Found entity 1: lpm_divide_ckm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf
    Info (12023): Found entity 1: alt_u_div_s9f
Info (12130): Elaborated megafunction instantiation "LCDModule:LCD_2|lpm_divide:Div2"
Info (12133): Instantiated megafunction "LCDModule:LCD_2|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13012): Latch LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|DATA_A[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCDModule:LCD_2|PROCESADOR_LCD_REVC:U1|ESTADO.CLEAR_DISPLAY
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "PWMModule:PWM_3|vel[2]" is converted into an equivalent circuit using register "PWMModule:PWM_3|vel[2]~_emulated" and latch "PWMModule:PWM_3|vel[2]~1"
    Warning (13310): Register "PWMModule:PWM_3|vel[1]" is converted into an equivalent circuit using register "PWMModule:PWM_3|vel[1]~_emulated" and latch "PWMModule:PWM_3|vel[1]~5"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RW" is stuck at GND
    Warning (13410): Pin "BLCD[4]" is stuck at GND
    Warning (13410): Pin "BLCD[5]" is stuck at GND
    Warning (13410): Pin "BLCD[6]" is stuck at GND
    Warning (13410): Pin "BLCD[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register PWMModule:PWM_3|vel[0] will power up to Low
    Critical Warning (18010): Register ADCModule:ADC_1|cont[0] will power up to Low
    Critical Warning (18010): Register ADCModule:ADC_1|cont[31] will power up to Low
Info (17049): 72 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_21_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_22_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_23_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_16~26"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_24_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_17~30"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_25_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_18~34"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_26_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~38"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_27_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~42"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_28_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~46"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider|add_sub_29_result_int[0]~10"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~50"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~0"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[2]~18"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[1]~20"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div3|lpm_divide_ckm:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_s9f:divider|add_sub_27_result_int[0]~22"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[1]~14"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_24_result_int[0]~16"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_25_result_int[0]~16"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_19~34"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_26_result_int[0]~16"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_20~38"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_27_result_int[0]~16"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_21~42"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Div2|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_28_result_int[0]~16"
    Info (17048): Logic cell "LCDModule:LCD_2|lpm_divide:Mod2|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|op_23~46"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "phaseA"
    Warning (15610): No output dependent on input pin "phaseB"
    Warning (15610): No output dependent on input pin "plusGrSg"
    Warning (15610): No output dependent on input pin "selGrSeg"
Info (21057): Implemented 2468 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 2431 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Tue Mar 05 17:18:32 2019
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:29


