{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663524923708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663524923709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 21:15:23 2022 " "Processing started: Sun Sep 18 21:15:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663524923709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524923709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIFO_Lab_2 -c SIFO_Lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524923709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663524923957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663524923957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sifo_lab_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sifo_lab_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIFO_Lab_2 " "Found entity 1: SIFO_Lab_2" {  } { { "SIFO_Lab_2.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/SIFO_Lab_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1_mn.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_1_mn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_1_mn " "Found entity 1: Block_1_mn" {  } { { "Block_1_mn.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_1_mn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_2_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_2_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_2_D " "Found entity 1: Block_2_D" {  } { { "Block_2_D.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_2_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER1 " "Found entity 1: LPM_COUNTER1" {  } { { "LPM_COUNTER1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE1 " "Found entity 1: LPM_COMPARE1" {  } { { "LPM_COMPARE1.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare4.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE4 " "Found entity 1: LPM_COMPARE4" {  } { { "LPM_COMPARE4.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decoder_4in16.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_decoder_4in16.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_DECODER_4in16 " "Found entity 1: LPM_DECODER_4in16" {  } { { "LPM_DECODER_4in16.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_DECODER_4in16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_3_16sig.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_3_16sig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_3_16sig " "Found entity 1: Block_3_16sig" {  } { { "Block_3_16sig.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_3_16sig.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_dop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block_dop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_dop " "Found entity 1: Block_dop" {  } { { "Block_dop.bdf" "" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_dop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COUNTER8 " "Found entity 1: LPM_COUNTER8" {  } { { "LPM_COUNTER8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_compare8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_COMPARE8 " "Found entity 1: LPM_COMPARE8" {  } { { "LPM_COMPARE8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "Register_8_verilog.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/Register_8_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_dop " "Elaborating entity \"Block_dop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663524930310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE8 LPM_COMPARE8:MbiggerN " "Elaborating entity \"LPM_COMPARE8\" for hierarchy \"LPM_COMPARE8:MbiggerN\"" {  } { { "Block_dop.bdf" "MbiggerN" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_dop.bdf" { { 456 320 448 552 "MbiggerN" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component\"" {  } { { "LPM_COMPARE8.v" "LPM_COMPARE_component" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE8.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component\"" {  } { { "LPM_COMPARE8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE8.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930336 ""}  } { { "LPM_COMPARE8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COMPARE8.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663524930336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_geg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_geg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_geg " "Found entity 1: cmpr_geg" {  } { { "db/cmpr_geg.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/cmpr_geg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_geg LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component\|cmpr_geg:auto_generated " "Elaborating entity \"cmpr_geg\" for hierarchy \"LPM_COMPARE8:MbiggerN\|lpm_compare:LPM_COMPARE_component\|cmpr_geg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/fpga/quartus/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 register8:MREG " "Elaborating entity \"register8\" for hierarchy \"register8:MREG\"" {  } { { "Block_dop.bdf" "MREG" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_dop.bdf" { { 416 80 240 496 "MREG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER8 LPM_COUNTER8:COUNTER " "Elaborating entity \"LPM_COUNTER8\" for hierarchy \"LPM_COUNTER8:COUNTER\"" {  } { { "Block_dop.bdf" "COUNTER" { Schematic "D:/FPGA/Projects/SIFO_Lab_2.1/Block_dop.bdf" { { 256 392 536 352 "COUNTER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER8.v" "LPM_COUNTER_component" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER8.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component\"" {  } { { "LPM_COUNTER8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER8.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663524930442 ""}  } { { "LPM_COUNTER8.v" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/LPM_COUNTER8.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663524930442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b4i " "Found entity 1: cntr_b4i" {  } { { "db/cntr_b4i.tdf" "" { Text "D:/FPGA/Projects/SIFO_Lab_2.1/db/cntr_b4i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663524930487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b4i LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated " "Elaborating entity \"cntr_b4i\" for hierarchy \"LPM_COUNTER8:COUNTER\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/fpga/quartus/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663524930487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663524930664 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663524930664 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663524930664 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663524930664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663524930751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 18 21:15:30 2022 " "Processing ended: Sun Sep 18 21:15:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663524930751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663524930751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663524930751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663524930751 ""}
