// Seed: 4116322383
module module_0 ();
  assign id_1 = 1;
  assign module_2.type_5 = 0;
  wire id_3;
  assign module_1.type_3 = 0;
  wire id_4;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    output supply1 id_4,
    input tri id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
  tri1 id_10;
  id_11(
      1, 1
  );
  assign module_1 = {1, 1, 1 - id_10};
endmodule
module module_2 (
    output wire id_0,
    input tri id_1,
    input wire id_2,
    output logic id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wire id_7,
    output wire id_8,
    output wand id_9,
    input tri0 id_10,
    input wor id_11,
    inout supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    output uwire id_15,
    input tri id_16
);
  integer id_18;
  assign id_9 = 1'b0;
  module_0 modCall_1 ();
  always_latch @* begin : LABEL_0
    id_3 <= 1;
  end
endmodule
