Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-12-12 03:27:50	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3126	233	4	false	0	0		0	
2019-12-12 03:27:55	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3214	274	4	false	0	0		0	
2019-12-12 03:28:00	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3168	39	0	false	0	0		0	
2019-12-12 03:28:04	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2252	39	0	false	0	0		0	
2019-12-12 03:28:09	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	5852	378	6	false	0	0		0	
2019-12-12 03:28:14	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2252	39	0	false	0	0		0	
2019-12-12 03:28:19	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2202	56	1	false	0	0		0	
2019-12-12 03:28:23	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2234	56	1	false	0	0		0	
2019-12-12 03:28:28	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3358	160	0	false	0	0		0	
2019-12-12 03:28:33	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2026	202	1	false	0	0		0	
2019-12-12 03:28:37	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1864	93	1	false	0	0		0	
2019-12-12 03:28:42	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	612	9	1	false	0	0		0	
2019-12-12 03:28:47	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	626	11	1	false	0	0		0	
2019-12-12 03:28:51	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	522	9	3	false	0	0		0	
2019-12-12 03:28:56	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	654	11	1	false	0	0		0	
2019-12-12 03:29:00	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1682	232	0	false	0	0		0	
2019-12-12 03:29:05	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1848	95	0	false	0	0		0	
2019-12-12 03:29:10	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2242	208	5	false	0	0		0	
2019-12-12 03:29:14	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2546	80	5	false	0	0		0	
2019-12-12 03:29:19	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1380	76	1	false	0	0		0	
2019-12-12 03:29:24	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	5538	141	1	false	0	0		0	
2019-12-12 03:29:29	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1026	10	0	false	0	0		0	
2019-12-12 03:29:34	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3632	236	5	false	0	0		0	
2019-12-12 03:29:39	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2300	162	5	false	0	0		0	
2019-12-12 03:29:44	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2292	156	5	false	0	0		0	
2019-12-12 03:29:49	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3400	234	6	false	0	0		0	
2019-12-12 03:29:54	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3066	234	5	false	0	0		0	
2019-12-12 03:29:59	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2240	163	5	false	0	0		0	
2019-12-12 03:30:04	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2202	56	1	false	0	0		0	
2019-12-12 03:30:09	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2234	56	1	false	0	0		0	
2019-12-12 03:30:16	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3126	233	4	false	0	0		0	
2019-12-12 03:30:21	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3214	274	4	false	0	0		0	
2019-12-12 03:30:26	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3168	39	0	false	0	0		0	
2019-12-12 03:30:30	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2252	39	0	false	0	0		0	
2019-12-12 03:30:35	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	5852	378	6	false	0	0		0	
2019-12-12 03:30:40	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2252	39	0	false	0	0		0	
2019-12-12 03:30:45	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2202	56	1	false	0	0		0	
2019-12-12 03:30:50	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2234	56	1	false	0	0		0	
2019-12-12 03:30:54	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3358	160	0	false	0	0		0	
2019-12-12 03:30:59	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2026	202	1	false	0	0		0	
2019-12-12 03:31:04	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1864	93	1	false	0	0		0	
2019-12-12 03:31:09	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	612	9	1	false	0	0		0	
2019-12-12 03:31:13	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	626	11	1	false	0	0		0	
2019-12-12 03:31:18	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	522	9	3	false	0	0		0	
2019-12-12 03:31:22	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	654	11	1	false	0	0		0	
2019-12-12 03:31:27	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1682	232	0	false	0	0		0	
2019-12-12 03:31:32	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1848	95	0	false	0	0		0	
2019-12-12 03:31:37	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2242	208	5	false	0	0		0	
2019-12-12 03:31:41	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2546	80	5	false	0	0		0	
2019-12-12 03:31:46	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1380	76	1	false	0	0		0	
2019-12-12 03:31:51	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	5538	141	1	false	0	0		0	
2019-12-12 03:31:56	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1026	10	0	false	0	0		0	
2019-12-12 03:32:01	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3632	236	5	false	0	0		0	
2019-12-12 03:32:06	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2300	162	5	false	0	0		0	
2019-12-12 03:32:11	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2292	156	5	false	0	0		0	
2019-12-12 03:32:16	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3400	234	6	false	0	0		0	
2019-12-12 03:32:21	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3066	234	5	false	0	0		0	
2019-12-12 03:32:26	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2240	163	5	false	0	0		0	
2019-12-12 03:32:31	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2202	56	1	false	0	0		0	
2019-12-12 03:32:35	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2234	56	1	false	0	0		0	
2019-12-12 03:32:41	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3108	233	4	false	0	0		0	
2019-12-12 03:32:44	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3118	274	4	false	0	0		0	
2019-12-12 03:32:46	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3138	39	0	false	0	0		0	
2019-12-12 03:32:49	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2230	39	0	false	0	0		0	
2019-12-12 03:32:52	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	5902	378	6	false	0	0		0	
2019-12-12 03:32:55	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2230	39	0	false	0	0		0	
2019-12-12 03:32:58	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1968	50	1	false	0	0		0	
2019-12-12 03:33:01	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2010	52	1	false	0	0		0	
2019-12-12 03:33:04	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3372	160	0	false	0	0		0	
2019-12-12 03:33:07	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1996	202	1	false	0	0		0	
2019-12-12 03:33:10	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1854	93	1	false	0	0		0	
2019-12-12 03:33:13	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	608	9	1	false	0	0		0	
2019-12-12 03:33:15	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	626	11	1	false	0	0		0	
2019-12-12 03:33:18	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	522	9	3	false	0	0		0	
2019-12-12 03:33:21	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	654	11	1	false	0	0		0	
2019-12-12 03:33:24	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1650	232	0	false	0	0		0	
2019-12-12 03:33:27	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1840	95	0	false	0	0		0	
2019-12-12 03:33:30	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2236	208	5	false	0	0		0	
2019-12-12 03:33:33	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2554	80	5	false	0	0		0	
2019-12-12 03:33:36	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1386	76	1	false	0	0		0	
2019-12-12 03:33:39	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	5514	141	1	false	0	0		0	
2019-12-12 03:33:41	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1026	10	0	false	0	0		0	
2019-12-12 03:33:45	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3604	236	5	false	0	0		0	
2019-12-12 03:33:48	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2294	162	5	false	0	0		0	
2019-12-12 03:33:51	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2264	156	5	false	0	0		0	
2019-12-12 03:33:54	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3368	234	6	false	0	0		0	
2019-12-12 03:33:57	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	3030	234	5	false	0	0		0	
2019-12-12 03:34:00	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2222	163	5	false	0	0		0	
2019-12-12 03:34:03	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	1968	50	1	false	0	0		0	
2019-12-12 03:34:06	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.6	2010	52	1	false	0	0		0	
2019-12-12 03:34:13	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3098	233	4	false	0	0		0	
2019-12-12 03:34:17	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3064	274	4	false	0	0		0	
2019-12-12 03:34:20	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3080	39	0	false	0	0		0	
2019-12-12 03:34:24	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2194	39	0	false	0	0		0	
2019-12-12 03:34:27	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	5860	378	6	false	0	0		0	
2019-12-12 03:34:31	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2194	39	0	false	0	0		0	
2019-12-12 03:34:34	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1972	50	1	false	0	0		0	
2019-12-12 03:34:38	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2010	52	1	false	0	0		0	
2019-12-12 03:34:41	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3344	160	0	false	0	0		0	
2019-12-12 03:34:44	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1996	202	1	false	0	0		0	
2019-12-12 03:34:48	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1832	93	1	false	0	0		0	
2019-12-12 03:34:51	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	608	9	1	false	0	0		0	
2019-12-12 03:34:54	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	628	11	1	false	0	0		0	
2019-12-12 03:34:58	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	522	9	3	false	0	0		0	
2019-12-12 03:35:01	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	650	11	1	false	0	0		0	
2019-12-12 03:35:04	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1632	232	0	false	0	0		0	
2019-12-12 03:35:08	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1816	95	0	false	0	0		0	
2019-12-12 03:35:11	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2208	208	5	false	0	0		0	
2019-12-12 03:35:15	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2510	80	5	false	0	0		0	
2019-12-12 03:35:18	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1378	76	1	false	0	0		0	
2019-12-12 03:35:21	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	5450	141	1	false	0	0		0	
2019-12-12 03:35:25	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1002	10	0	false	0	0		0	
2019-12-12 03:35:28	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3568	236	5	false	0	0		0	
2019-12-12 03:35:32	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2194	162	5	false	0	0		0	
2019-12-12 03:35:36	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2164	156	5	false	0	0		0	
2019-12-12 03:35:39	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3332	234	6	false	0	0		0	
2019-12-12 03:35:43	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	3008	234	5	false	0	0		0	
2019-12-12 03:35:47	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2122	163	5	false	0	0		0	
2019-12-12 03:35:50	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	1972	50	1	false	0	0		0	
2019-12-12 03:35:53	257	257.146	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939256	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,neopixelport=portb,millis=enabled,bodact=sampled,bodpd=sampled,wiremode=both	1.8.10	2010	52	1	false	0	0		0	
