design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/leviathan/kicp/openlane/Matrix_Multiplication,Matrix_Multiplication,23_06_03_18_45,flow completed,0h18m21s0ms,0h8m56s0ms,51967.0781893004,0.81,23385.185185185182,24.32,2633.46,18942,0,0,0,0,0,0,0,50,0,-1,-1,964844,170286,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,503088046.0,0.0,33.79,35.21,7.79,12.78,-1,21192,21700,22,498,0,0,0,21600,3299,11,1108,945,2153,4501,2397,128,433,398,51,644,11016,0,11660,778376.5248,-1,-1,-1,-1,-1,-1,-1,-1,-1,24.23,25.0,40.0,25,3,1,45,153.18,153.6,0.3,0.4,sky130_fd_sc_hd,10,AREA 0
