{"version":"1.1.0","info":[["/home/sardude54/32bit-mult/radix4/rtl/counter.sv",[[[[[["counter",[[2,0],[9,6]],[[2,7],[2,14]],[],["module"]],[17,8]],[[["WIDTH",[[3,4],[3,23]],[[3,14],[3,19]],["counter"],["parameter-port","parameter"]],["clk",[[5,4],[5,20]],[[5,17],[5,20]],["counter"],["port","logic"]],["rst_n",[[6,4],[6,22]],[[6,17],[6,22]],["counter"],["port","logic"]],["en",[[7,4],[7,19]],[[7,17],[7,19]],["counter"],["port","logic"]],["count",[[8,4],[8,34]],[[8,29],[8,34]],["counter"],["port","logic"]]]]]]],null,0]],["/home/sardude54/32bit-mult/radix4/rtl/radix4_mult.sv",[[[[[["radix4_mult",[[2,0],[10,2]],[[2,7],[2,18]],[],["module"]],[61,10]],[[["CLK",[[3,4],[3,19]],[[3,16],[3,19]],["radix4_mult"],["port","logic"]],["rst_n",[[4,4],[4,21]],[[4,16],[4,21]],["radix4_mult"],["port","logic"]],["valid_in",[[5,4],[5,24]],[[5,16],[5,24]],["radix4_mult"],["port","logic"]],["A",[[6,4],[6,24]],[[6,23],[6,24]],["radix4_mult"],["port","logic"]],["B",[[7,4],[7,24]],[[7,23],[7,24]],["radix4_mult"],["port","logic"]],["valid_out",[[8,4],[8,26]],[[8,17],[8,26]],["radix4_mult"],["port","logic"]],["C",[[9,4],[9,25]],[[9,24],[9,25]],["radix4_mult"],["port","logic"]],["count",[[14,0],[14,15]],[[14,10],[14,15]],["radix4_mult"],["variable","reg"]],["group_counter",[[15,0],[20,1]],[[15,8],[15,21]],["radix4_mult"],["instance","counter"]],["idx",[[22,0],[22,15]],[[22,12],[22,15]],["radix4_mult"],["variable","logic"]],["B_ext",[[25,0],[25,17]],[[25,12],[25,17]],["radix4_mult"],["variable","wire"]],["sum",[[26,0],[26,21]],[[26,18],[26,21]],["radix4_mult"],["variable","signed"]],["a_ext",[[28,0],[28,25]],[[28,20],[28,25]],["radix4_mult"],["variable","signed"]],["term",[[29,0],[29,24]],[[29,20],[29,24]],["radix4_mult"],["variable","signed"]]]]]]],null,0]],["/home/sardude54/32bit-mult/radix4/tests/tb_radix4_mult/tb_radix4_mult.sv",[[[[[["tb_radix4_mult",[[2,0],[2,22]],[[2,7],[2,21]],[],["module"]],[68,1]],[[["CLK",[[4,0],[4,9]],[[4,6],[4,9]],["tb_radix4_mult"],["variable","logic"]],["rst_n",[[5,0],[5,11]],[[5,6],[5,11]],["tb_radix4_mult"],["variable","logic"]],["A",[[6,0],[6,21]],[[6,20],[6,21]],["tb_radix4_mult"],["variable","signed"]],["B",[[6,0],[6,24]],[[6,23],[6,24]],["tb_radix4_mult"],["variable","A"]],["C",[[7,0],[7,21]],[[7,20],[7,21]],["tb_radix4_mult"],["variable","signed"]],["valid_out",[[9,0],[9,15]],[[9,6],[9,15]],["tb_radix4_mult"],["variable","logic"]],["valid_in",[[10,0],[10,14]],[[10,6],[10,14]],["tb_radix4_mult"],["variable","logic"]],["DUT",[[12,0],[20,1]],[[12,12],[12,15]],["tb_radix4_mult"],["instance","radix4_mult"]]]]]]],null,0]]]}