{
    "top_level_hw_fn_id": 263,
    "functions": {
        "200": {
            "fn_id": 200,
            "mangled_name": "_GLOBAL__sub_I_testbench.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_testbench",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp",
                "line": 0,
                "column": 0
            }
        },
        "201": {
            "fn_id": 201,
            "mangled_name": "__cxx_global_var_init",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp",
                "line": 0,
                "column": 0
            }
        },
        "220": {
            "fn_id": 220,
            "mangled_name": "_GLOBAL__sub_I_conv1.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_conv1",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "221": {
            "fn_id": 221,
            "mangled_name": "__cxx_global_var_init.2",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "223": {
            "fn_id": 223,
            "mangled_name": "_GLOBAL__sub_I_conv2.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_conv2",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "line": 0,
                "column": 0
            }
        },
        "224": {
            "fn_id": 224,
            "mangled_name": "__cxx_global_var_init.5",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "line": 0,
                "column": 0
            }
        },
        "225": {
            "fn_id": 225,
            "mangled_name": "_GLOBAL__sub_I_conv3.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_conv3",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp",
                "line": 0,
                "column": 0
            }
        },
        "226": {
            "fn_id": 226,
            "mangled_name": "__cxx_global_var_init.8",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp",
                "line": 0,
                "column": 0
            }
        },
        "228": {
            "fn_id": 228,
            "mangled_name": "_GLOBAL__sub_I_conv4.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_conv4",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp",
                "line": 0,
                "column": 0
            }
        },
        "229": {
            "fn_id": 229,
            "mangled_name": "__cxx_global_var_init.11",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp",
                "line": 0,
                "column": 0
            }
        },
        "231": {
            "fn_id": 231,
            "mangled_name": "_GLOBAL__sub_I_conv5.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_conv5",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp",
                "line": 0,
                "column": 0
            }
        },
        "232": {
            "fn_id": 232,
            "mangled_name": "__cxx_global_var_init.14",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp",
                "line": 0,
                "column": 0
            }
        },
        "234": {
            "fn_id": 234,
            "mangled_name": "_GLOBAL__sub_I_norm1.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_norm1",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "235": {
            "fn_id": 235,
            "mangled_name": "__cxx_global_var_init.17",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "238": {
            "fn_id": 238,
            "mangled_name": "_GLOBAL__sub_I_pad1.cpp",
            "fully_qualified_name": "_GLOBAL__sub_I_pad1",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "239": {
            "fn_id": 239,
            "mangled_name": "__cxx_global_var_init.20",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "241": {
            "fn_id": 241,
            "mangled_name": "_GLOBAL__sub_I_conv1.cpp.23",
            "fully_qualified_name": "_GLOBAL__sub_I_conv1",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "242": {
            "fn_id": 242,
            "mangled_name": "_GLOBAL__sub_I_conv2.cpp.24",
            "fully_qualified_name": "_GLOBAL__sub_I_conv2",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "line": 0,
                "column": 0
            }
        },
        "243": {
            "fn_id": 243,
            "mangled_name": "_GLOBAL__sub_I_conv3.cpp.25",
            "fully_qualified_name": "_GLOBAL__sub_I_conv3",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp",
                "line": 0,
                "column": 0
            }
        },
        "244": {
            "fn_id": 244,
            "mangled_name": "_GLOBAL__sub_I_conv4.cpp.26",
            "fully_qualified_name": "_GLOBAL__sub_I_conv4",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp",
                "line": 0,
                "column": 0
            }
        },
        "245": {
            "fn_id": 245,
            "mangled_name": "_GLOBAL__sub_I_conv5.cpp.27",
            "fully_qualified_name": "_GLOBAL__sub_I_conv5",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp",
                "line": 0,
                "column": 0
            }
        },
        "246": {
            "fn_id": 246,
            "mangled_name": "_GLOBAL__sub_I_pad1.cpp.28",
            "fully_qualified_name": "_GLOBAL__sub_I_pad1",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "247": {
            "fn_id": 247,
            "mangled_name": "_GLOBAL__sub_I_norm1.cpp.29",
            "fully_qualified_name": "_GLOBAL__sub_I_norm1",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "248": {
            "fn_id": 248,
            "mangled_name": "__cxx_global_var_init.22",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "249": {
            "fn_id": 249,
            "mangled_name": "__dtor__ZStL8__ioinit.24",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "251": {
            "fn_id": 251,
            "mangled_name": "__cxx_global_var_init.18",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "252": {
            "fn_id": 252,
            "mangled_name": "__dtor__ZStL8__ioinit.20",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "253": {
            "fn_id": 253,
            "mangled_name": "__cxx_global_var_init.14.30",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.cpp",
                "line": 0,
                "column": 0
            }
        },
        "254": {
            "fn_id": 254,
            "mangled_name": "__dtor__ZStL8__ioinit.16",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "255": {
            "fn_id": 255,
            "mangled_name": "__cxx_global_var_init.10",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp",
                "line": 0,
                "column": 0
            }
        },
        "256": {
            "fn_id": 256,
            "mangled_name": "__dtor__ZStL8__ioinit.12",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "257": {
            "fn_id": 257,
            "mangled_name": "__cxx_global_var_init.6",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.cpp",
                "line": 0,
                "column": 0
            }
        },
        "258": {
            "fn_id": 258,
            "mangled_name": "__dtor__ZStL8__ioinit.8",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "259": {
            "fn_id": 259,
            "mangled_name": "__cxx_global_var_init.2.32",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "line": 0,
                "column": 0
            }
        },
        "260": {
            "fn_id": 260,
            "mangled_name": "__dtor__ZStL8__ioinit.4",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "261": {
            "fn_id": 261,
            "mangled_name": "__cxx_global_var_init.34",
            "fully_qualified_name": "__cxx_global_var_init",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.cpp",
                "line": 0,
                "column": 0
            }
        },
        "262": {
            "fn_id": 262,
            "mangled_name": "__dtor__ZStL8__ioinit",
            "fully_qualified_name": "__dtor__ZStL8__ioinit",
            "is_sys": true,
            "is_declaration": false,
            "supports_dataflow": false,
            "src_loc": {
                "file": "/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/include/c++/8.3.0/iostream",
                "line": 74,
                "column": 0
            }
        },
        "263": {
            "fn_id": 263,
            "mangled_name": "_Z5conv2PfS_S_S_",
            "fully_qualified_name": "conv2",
            "is_sys": false,
            "is_declaration": false,
            "supports_dataflow": true,
            "src_loc": {
                "file": "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "line": 30,
                "column": 1
            }
        }
    },
    "loops": {
        "153": {
            "fn_id": 263,
            "lp_id": 153,
            "label": "L7"
        },
        "154": {
            "fn_id": 263,
            "lp_id": 154,
            "label": "F2_1"
        },
        "155": {
            "fn_id": 263,
            "lp_id": 155
        },
        "156": {
            "fn_id": 263,
            "lp_id": 156,
            "label": "C2_1"
        },
        "157": {
            "fn_id": 263,
            "lp_id": 157,
            "label": "S21"
        },
        "158": {
            "fn_id": 263,
            "lp_id": 158,
            "label": "S22"
        },
        "159": {
            "fn_id": 263,
            "lp_id": 159,
            "label": "F21"
        },
        "160": {
            "fn_id": 263,
            "lp_id": 160,
            "label": "F22"
        },
        "161": {
            "fn_id": 263,
            "lp_id": 161,
            "label": "L8"
        },
        "162": {
            "fn_id": 263,
            "lp_id": 162,
            "label": "L9"
        },
        "163": {
            "fn_id": 263,
            "lp_id": 163,
            "label": "w2_2"
        },
        "164": {
            "fn_id": 263,
            "lp_id": 164,
            "label": "w2_3"
        },
        "165": {
            "fn_id": 263,
            "lp_id": 165
        },
        "166": {
            "fn_id": 263,
            "lp_id": 166
        },
        "167": {
            "fn_id": 263,
            "lp_id": 167
        },
        "168": {
            "fn_id": 263,
            "lp_id": 168
        },
        "169": {
            "fn_id": 263,
            "lp_id": 169,
            "label": "M2"
        },
        "170": {
            "fn_id": 263,
            "lp_id": 170
        },
        "171": {
            "fn_id": 263,
            "lp_id": 171,
            "label": "L2_1"
        },
        "172": {
            "fn_id": 263,
            "lp_id": 172,
            "label": "L4"
        },
        "173": {
            "fn_id": 263,
            "lp_id": 173,
            "label": "F1_1"
        },
        "174": {
            "fn_id": 263,
            "lp_id": 174
        },
        "175": {
            "fn_id": 263,
            "lp_id": 175,
            "label": "C1_1"
        },
        "176": {
            "fn_id": 263,
            "lp_id": 176,
            "label": "S11"
        },
        "177": {
            "fn_id": 263,
            "lp_id": 177,
            "label": "S12"
        },
        "178": {
            "fn_id": 263,
            "lp_id": 178,
            "label": "F11"
        },
        "179": {
            "fn_id": 263,
            "lp_id": 179,
            "label": "F12"
        },
        "180": {
            "fn_id": 263,
            "lp_id": 180,
            "label": "L5"
        },
        "181": {
            "fn_id": 263,
            "lp_id": 181,
            "label": "L6"
        },
        "182": {
            "fn_id": 263,
            "lp_id": 182,
            "label": "w1_2"
        },
        "183": {
            "fn_id": 263,
            "lp_id": 183,
            "label": "w1_3"
        },
        "184": {
            "fn_id": 263,
            "lp_id": 184
        },
        "185": {
            "fn_id": 263,
            "lp_id": 185
        },
        "186": {
            "fn_id": 263,
            "lp_id": 186
        },
        "187": {
            "fn_id": 263,
            "lp_id": 187
        },
        "188": {
            "fn_id": 263,
            "lp_id": 188,
            "label": "M1"
        },
        "189": {
            "fn_id": 263,
            "lp_id": 189
        },
        "190": {
            "fn_id": 263,
            "lp_id": 190,
            "label": "L1_1"
        }
    }
}