0.6
2019.1
May 24 2019
15:06:07
C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/HDLmodel/CB4CLED.vhd,1638765196,vhdl,,,,cb4cled,,,,,,,,
C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/HDLmodel/CB4CLED_Top.vhd,1642011104,vhdl,,,,cb4cled_top,,,,,,,,
C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/HDLmodel/singleShot.vhd,1638765550,vhdl,,,,singleshot,,,,,,,,
C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/HDLmodel/testbench/CB4CLED_Top_TB.vhd,1642009224,vhdl,,,,cb4cled_top_tb,,,,,,,,
C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
