#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 08 10:56:46 2017
# Process ID: 22636
# Log file: M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/New_INF3430_Lab4/New_INF3430_Lab4.runs/impl_1/lab4_top.vdi
# Journal file: M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/New_INF3430_Lab4/New_INF3430_Lab4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lab4_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/lab4processor_processing_system7_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/processing_system7_0/inst'
Finished Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_processing_system7_0_0/lab4processor_processing_system7_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/processing_system7_0/inst'
Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0_board.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Finished Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0_board.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Finished Parsing XDC File [m:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/INF3430_Lab4/INF3430_Lab4.srcs/sources_1/bd/lab4processor/ip/lab4processor_proc_sys_reset_0_0/lab4processor_proc_sys_reset_0_0.xdc] for cell 'lab4processor_0/lab4processor_i/proc_sys_reset_0'
Parsing XDC File [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/New_INF3430_Lab4/New_INF3430_Lab4.srcs/constrs_1/imports/constraints/constraints_lab4.xdc]
Finished Parsing XDC File [M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/New_INF3430_Lab4/New_INF3430_Lab4.srcs/constrs_1/imports/constraints/constraints_lab4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 486.859 ; gain = 287.910
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 491.047 ; gain = 1.078
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 39e10e2e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.265 . Memory (MB): peak = 959.215 ; gain = 0.004

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 8 cells.
Phase 2 Constant Propagation | Checksum: b4ff53b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 959.215 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 174 unconnected nets.
INFO: [Opt 31-11] Eliminated 157 unconnected cells.
Phase 3 Sweep | Checksum: da020abe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 959.215 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 959.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: da020abe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.765 . Memory (MB): peak = 959.215 ; gain = 0.004
Implement Debug Cores | Checksum: f926ffff
Logic Optimization | Checksum: f926ffff

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: da020abe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 969.422 ; gain = 0.000
Ending Power Optimization Task | Checksum: da020abe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 969.422 ; gain = 10.207
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 969.422 ; gain = 482.563
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 969.422 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/New_INF3430_Lab4/New_INF3430_Lab4.runs/impl_1/lab4_top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[10] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[5]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[11] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[6]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[12] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[7]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[13] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[8]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[14] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[9]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[5] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[0]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[6] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[1]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[7] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[2]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[8] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[3]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ADDRARDADDR[9] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/addra[4]) which is driven by a register (axi4pifb_0/pif_addr_i_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/ENARDEN (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/ena) which is driven by a register (axi4pifb_0/pif_memcs_str_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/RSTRAMARSTRAM (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/rsta) which is driven by a register (axi4pifb_0/pif_rst_s2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/RSTRAMB (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/rsta) which is driven by a register (axi4pifb_0/pif_rst_s2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[0] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[0]) which is driven by a register (axi4pifb_0/pif_be_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[1] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[1]) which is driven by a register (axi4pifb_0/pif_be_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[2] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[2]) which is driven by a register (axi4pifb_0/pif_be_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\ has an input control pin ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/\\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\\/WEA[3] (net: ram_lab4_0/U0/inst_blk_mem_gen/\\gnativebmg.native_blk_mem_gen\\/\\valid.cstr\\/\\ramloop[0].ram.r\\/\\prim_noinit.ram\\/wea[3]) which is driven by a register (axi4pifb_0/pif_be_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 9ab82ced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 969.422 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 969.422 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 969.422 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 25cbc3b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 969.422 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 25cbc3b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.983 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 25cbc3b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.983 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 5dc2f9de

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.998 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11875b6cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.998 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 113acbf14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 2.2.1 Place Init Design | Checksum: 1016a96cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 2.2 Build Placer Netlist Model | Checksum: 1016a96cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1016a96cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 2.3 Constrain Clocks/Macros | Checksum: 1016a96cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 2 Placer Initialization | Checksum: 1016a96cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1529eab0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1529eab0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: a1553613

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 140747dab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 140747dab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1311c35e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 14c9d0d76

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 4.6 Small Shape Detail Placement | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 4 Detail Placement | Checksum: 16d443547

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 190775fe6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 190775fe6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.609. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 5.2.2 Post Placement Optimization | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 5.2 Post Commit Optimization | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 5.5 Placer Reporting | Checksum: 21a43cea7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1cac72196

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1cac72196

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031
Ending Placer Task | Checksum: deb133ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 986.453 ; gain = 17.031
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 986.453 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 986.453 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 986.453 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 986.453 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f37e60f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1086.609 ; gain = 100.156

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10f37e60f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1088.039 ; gain = 101.586

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10f37e60f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1096.723 ; gain = 110.270
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c498b50f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1118.172 ; gain = 131.719
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.747  | TNS=0.000  | WHS=-1.102 | THS=-215.882|

Phase 2 Router Initialization | Checksum: c0ad0aa4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1118.172 ; gain = 131.719

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cfddfbec

Time (s): cpu = 00:01:09 ; elapsed = 00:00:44 . Memory (MB): peak = 1151.313 ; gain = 164.859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 157467023

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1154.762 ; gain = 168.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 158d3bd72

Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1154.762 ; gain = 168.309

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c1f318d6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.459  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c1f318d6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309
Phase 4 Rip-up And Reroute | Checksum: 1c1f318d6

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1eb31cdea

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.608  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1eb31cdea

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eb31cdea

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309
Phase 5 Delay and Skew Optimization | Checksum: 1eb31cdea

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1408aa828

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.762 ; gain = 168.309
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.608  | TNS=0.000  | WHS=-0.169 | THS=-1.112 |

Phase 6 Post Hold Fix | Checksum: 2a522d4a0

Time (s): cpu = 00:03:23 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.434452 %
  Global Horizontal Routing Utilization  = 0.560345 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 269e6aab2

Time (s): cpu = 00:03:23 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 269e6aab2

Time (s): cpu = 00:03:23 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2012d295d

Time (s): cpu = 00:03:23 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2012d295d

Time (s): cpu = 00:03:24 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.608  | TNS=0.000  | WHS=-0.103 | THS=-0.365 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2012d295d

Time (s): cpu = 00:03:24 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:24 ; elapsed = 00:02:00 . Memory (MB): peak = 1591.871 ; gain = 605.418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:25 ; elapsed = 00:02:01 . Memory (MB): peak = 1591.871 ; gain = 605.418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1591.871 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file M:/pc/Desktop/INF3430/INF3430-Lab-4/Vivado/New_INF3430_Lab4/New_INF3430_Lab4.runs/impl_1/lab4_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Nov 08 10:59:23 2017...
