<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_lab3_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_cpu_lab3" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="40786578fs"></ZoomStartTime>
      <ZoomEndTime time="41042685fs"></ZoomEndTime>
      <Cursor1Time time="41000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="183"></NameColumnWidth>
      <ValueColumnWidth column_width="199"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="44" />
   <wvobject fp_name="/sim_cpu_lab3/CPU/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/base_ram_data" type="array">
      <obj_property name="ElementShortName">base_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/base_ram_addr" type="array">
      <obj_property name="ElementShortName">base_ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/base_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">base_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/base_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">base_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/base_ram_we_n" type="logic">
      <obj_property name="ElementShortName">base_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/ext_ram_data" type="array">
      <obj_property name="ElementShortName">ext_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/ext_ram_addr" type="array">
      <obj_property name="ElementShortName">ext_ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/ext_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/ext_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/ext_ram_we_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/icache/PF_PC" type="array">
      <obj_property name="ElementShortName">PF_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PF_PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/icache/IF_PC" type="array">
      <obj_property name="ElementShortName">IF_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">IF_PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/IF_IR" type="array">
      <obj_property name="ElementShortName">IF_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">IF_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/ID_IR" type="array">
      <obj_property name="ElementShortName">ID_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ID_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/IDU/IS_IR" type="array">
      <obj_property name="ElementShortName">IS_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">IS_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/EXU/EX_IR" type="array">
      <obj_property name="ElementShortName">EX_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">EX_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/EXU/EXF_IR" type="array">
      <obj_property name="ElementShortName">EXF_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">EXF_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/LSU/AG_IR" type="array">
      <obj_property name="ElementShortName">AG_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AG_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/LSU/MEM_IR" type="array">
      <obj_property name="ElementShortName">MEM_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/LSU/LSF_IR" type="array">
      <obj_property name="ElementShortName">LSF_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">LSF_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/BRU/BR_IR" type="array">
      <obj_property name="ElementShortName">BR_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">BR_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/rxd" type="logic">
      <obj_property name="ElementShortName">rxd</obj_property>
      <obj_property name="ObjectShortName">rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/ext_uart_r/RxD_data" type="array">
      <obj_property name="ElementShortName">RxD_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">RxD_data[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/ext_uart_rx" type="array">
      <obj_property name="ElementShortName">ext_uart_rx[7:0]</obj_property>
      <obj_property name="ObjectShortName">ext_uart_rx[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/ext_uart_buffer" type="array">
      <obj_property name="ElementShortName">ext_uart_buffer[7:0]</obj_property>
      <obj_property name="ObjectShortName">ext_uart_buffer[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/ext_uart_tx" type="array">
      <obj_property name="ElementShortName">ext_uart_tx[7:0]</obj_property>
      <obj_property name="ObjectShortName">ext_uart_tx[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/ext_uart_ready" type="logic">
      <obj_property name="ElementShortName">ext_uart_ready</obj_property>
      <obj_property name="ObjectShortName">ext_uart_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/ext_uart_busy" type="logic">
      <obj_property name="ElementShortName">ext_uart_busy</obj_property>
      <obj_property name="ObjectShortName">ext_uart_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/RGF/DataReg[16]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[16][31:0]</obj_property>
      <obj_property name="ObjectShortName">[16][31:0]</obj_property>
      <obj_property name="label">s0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/RGF/DataReg[8]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[8][31:0]</obj_property>
      <obj_property name="ObjectShortName">[8][31:0]</obj_property>
      <obj_property name="label">t0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/RGF/DataReg[4]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">[4][31:0]</obj_property>
      <obj_property name="label">a0</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/issue_log/head" type="array">
      <obj_property name="ElementShortName">head[2:0]</obj_property>
      <obj_property name="ObjectShortName">head[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/issue_log/tail" type="array">
      <obj_property name="ElementShortName">tail[2:0]</obj_property>
      <obj_property name="ObjectShortName">tail[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/issue_log/cnt" type="array">
      <obj_property name="ElementShortName">cnt[2:0]</obj_property>
      <obj_property name="ObjectShortName">cnt[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/ROU/commit" type="array">
      <obj_property name="ElementShortName">commit[1:0]</obj_property>
      <obj_property name="ObjectShortName">commit[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/ROU/FID_hit" type="array">
      <obj_property name="ElementShortName">FID_hit[1:0]</obj_property>
      <obj_property name="ObjectShortName">FID_hit[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/send_cnt" type="array">
      <obj_property name="ElementShortName">send_cnt[31:0]</obj_property>
      <obj_property name="ObjectShortName">send_cnt[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/IC_stall" type="logic">
      <obj_property name="ElementShortName">IC_stall</obj_property>
      <obj_property name="ObjectShortName">IC_stall</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/start_req" type="logic">
      <obj_property name="ElementShortName">start_req</obj_property>
      <obj_property name="ObjectShortName">start_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/recv_resp" type="logic">
      <obj_property name="ElementShortName">recv_resp</obj_property>
      <obj_property name="ObjectShortName">recv_resp</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/end_resp" type="logic">
      <obj_property name="ElementShortName">end_resp</obj_property>
      <obj_property name="ObjectShortName">end_resp</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab3/CPU/SPC/write_req" type="logic">
      <obj_property name="ElementShortName">write_req</obj_property>
      <obj_property name="ObjectShortName">write_req</obj_property>
   </wvobject>
</wave_config>
