// Seed: 1553498752
module module_0 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    input id_5
);
  logic id_6;
  logic id_7;
  assign id_1 = id_4;
  assign id_1 = 1'b0;
endmodule
