{"Source Block": ["oh/elink/dv/dut_axi_elink.v@529:540@HdlStmAssign", "   \n\n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = ~elink1_rxwr_wait & (elink1_rxwr_access | elink1_rxrd_access);\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | \n\t\t\t\t   elink1_rxwr_access |\n\t\t\t\t   elink1_rxwr_wait;\n   \n"], "Clone Blocks": [["oh/elink/dv/dut_elink.v@317:327", "\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait       = emem_wait;\n    \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], ["oh/elink/dv/dut_elink.v@316:326", "   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait       = emem_wait;\n    \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n"], ["oh/elink/dv/dut_axi_elink.v@532:544", "   assign  emem_access           = ~elink1_rxwr_wait & (elink1_rxwr_access | elink1_rxrd_access);\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | \n\t\t\t\t   elink1_rxwr_access |\n\t\t\t\t   elink1_rxwr_wait;\n   \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (elink1_txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], ["oh/elink/dv/dut_elink.v@313:324", "   wire emem_wait;\n   \n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n   assign elink1_rxwr_wait       = emem_wait;\n    \n   /*ememory AUTO_TEMPLATE ( \n"], ["oh/elink/dv/dut_axi_elink.v@527:537", "\t\t .rxwr_wait\t\t(elink1_rxwr_wait),\t // Templated\n\t\t .rxrd_wait\t\t(elink1_rxrd_wait));\t // Templated\n   \n\n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = ~elink1_rxwr_wait & (elink1_rxwr_access | elink1_rxrd_access);\n   \n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | \n"], ["oh/elink/dv/dut_elink.v@311:321", "   \n\n   wire emem_wait;\n   \n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n                                                        elink1_rxrd_packet[PW-1:0];\n\n   assign elink1_rxrd_wait       = emem_wait | elink1_rxwr_access;\n"], ["oh/elink/dv/dut_elink.v@308:318", "\t\t .txi_rd_wait_n\t\t(elink0_rxo_rd_wait_n),\t // Templated\n\t\t .rxwr_wait\t\t(elink1_rxwr_wait),\t // Templated\n\t\t .rxrd_wait\t\t(elink1_rxrd_wait));\t // Templated\n   \n\n   wire emem_wait;\n   \n   //\"Arbitration\" between read/write transaction   \n   assign  emem_access           = elink1_rxwr_access |  elink1_rxrd_access;\n\n   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n"]], "Diff Content": {"Delete": [[534, "   assign  emem_packet[PW-1:0]   = elink1_rxwr_access ? elink1_rxwr_packet[PW-1:0]:\n"], [535, "                                                        elink1_rxrd_packet[PW-1:0];\n"]], "Add": [[535, "   assign  emem_packet[PW-1:0]   = emem_txwr_access ? emem_txwr_packet[PW-1:0]:\n"], [535, "                                                      emem_txrd_packet[PW-1:0];\n"]]}}