Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 20 21:35:36 2021
| Host         : DESKTOP-G87K8F8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KeyGenerator_control_sets_placed.rpt
| Design       : KeyGenerator
| Device       : xc7s50
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1511 |          926 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           74 |
| Yes          | No                    | No                     |             128 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                          | resetKey_IBUF             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | pmod/pms1/E[0]           | pmod/waitCalc0108_out     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | pmod/E[0]                | resetKey_IBUF             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | pmod/E[1]                | resetKey_IBUF             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | pmod/E[2]                | resetKey_IBUF             |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | pmod/E[4]                | resetKey_IBUF             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | pmod/E[5]                | resetKey_IBUF             |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | pmod/E[6]                | resetKey_IBUF             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | pmod/E[7]                | resetKey_IBUF             |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | pmod/E[3]                | resetKey_IBUF             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | step[0]_i_1_n_0          | resetKey_IBUF             |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                          | pmod/pms0/interMod121_out |               18 |             20 |         1.11 |
|  clk_IBUF_BUFG |                          | pmod/pms1/interMod121_out |               19 |             20 |         1.05 |
|  clk_IBUF_BUFG |                          | pmod/waitCalc0108_out     |               34 |             50 |         1.47 |
|  clk_IBUF_BUFG | pmod/pms1/step0_reg_0[0] |                           |               19 |            128 |         6.74 |
|  clk_IBUF_BUFG |                          |                           |              926 |           1511 |         1.63 |
+----------------+--------------------------+---------------------------+------------------+----------------+--------------+


