{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539186781314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539186781315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 22:53:01 2018 " "Processing started: Wed Oct 10 22:53:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539186781315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539186781315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539186781315 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539186783584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539186783639 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539186783639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539186783639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539186783670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:led " "Elaborating entity \"decoder\" for hierarchy \"decoder:led\"" {  } { { "fpga.v" "led" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539186783681 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fpga.v(14) " "Verilog HDL Case Statement warning at fpga.v(14): case item expression covers a value already covered by a previous case item" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1539186783681 "|fpga|decoder:led"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fpga.v(15) " "Verilog HDL Case Statement warning at fpga.v(15): case item expression covers a value already covered by a previous case item" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1539186783682 "|fpga|decoder:led"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fpga.v(16) " "Verilog HDL Case Statement warning at fpga.v(16): case item expression covers a value already covered by a previous case item" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1539186783682 "|fpga|decoder:led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led1 fpga.v(10) " "Verilog HDL Always Construct warning at fpga.v(10): inferring latch(es) for variable \"led1\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1539186783687 "|fpga|decoder:led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led2 fpga.v(10) " "Verilog HDL Always Construct warning at fpga.v(10): inferring latch(es) for variable \"led2\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1539186783688 "|fpga|decoder:led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led3 fpga.v(10) " "Verilog HDL Always Construct warning at fpga.v(10): inferring latch(es) for variable \"led3\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1539186783688 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[6\] fpga.v(10) " "Inferred latch for \"led3\[6\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[5\] fpga.v(10) " "Inferred latch for \"led3\[5\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[4\] fpga.v(10) " "Inferred latch for \"led3\[4\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[3\] fpga.v(10) " "Inferred latch for \"led3\[3\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[2\] fpga.v(10) " "Inferred latch for \"led3\[2\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[1\] fpga.v(10) " "Inferred latch for \"led3\[1\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3\[0\] fpga.v(10) " "Inferred latch for \"led3\[0\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[6\] fpga.v(10) " "Inferred latch for \"led2\[6\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[5\] fpga.v(10) " "Inferred latch for \"led2\[5\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[4\] fpga.v(10) " "Inferred latch for \"led2\[4\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783691 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[3\] fpga.v(10) " "Inferred latch for \"led2\[3\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[2\] fpga.v(10) " "Inferred latch for \"led2\[2\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[1\] fpga.v(10) " "Inferred latch for \"led2\[1\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2\[0\] fpga.v(10) " "Inferred latch for \"led2\[0\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[6\] fpga.v(10) " "Inferred latch for \"led1\[6\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[5\] fpga.v(10) " "Inferred latch for \"led1\[5\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[4\] fpga.v(10) " "Inferred latch for \"led1\[4\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[3\] fpga.v(10) " "Inferred latch for \"led1\[3\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[2\] fpga.v(10) " "Inferred latch for \"led1\[2\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[1\] fpga.v(10) " "Inferred latch for \"led1\[1\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1\[0\] fpga.v(10) " "Inferred latch for \"led1\[0\]\" at fpga.v(10)" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539186783692 "|fpga|decoder:led"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "E:/Workspace/GIT/Trash/fpga/fpga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539186784027 "|fpga|HEX3[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539186784027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539186784201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539186784201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539186784258 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539186784258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539186784258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539186784258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539186784303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 22:53:04 2018 " "Processing ended: Wed Oct 10 22:53:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539186784303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539186784303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539186784303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539186784303 ""}
