# networking
# 2018-02-06 02:23:16Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "\LCD:LCDPort(0)\" iocell 2 0
set_io "\LCD:LCDPort(1)\" iocell 2 1
set_io "\LCD:LCDPort(2)\" iocell 2 2
set_io "\LCD:LCDPort(3)\" iocell 2 3
set_io "\LCD:LCDPort(4)\" iocell 2 4
set_io "\LCD:LCDPort(5)\" iocell 2 5
set_io "\LCD:LCDPort(6)\" iocell 2 6
set_io "Rx(0)" iocell 12 4
set_io "IDLE(0)" iocell 6 3
set_io "COLLISION(0)" iocell 6 6
set_io "BUSY(0)" iocell 6 2
set_io "\USBUART:Dm(0)\" iocell 15 7
set_location "\USBUART:Dp\" logicalport -1 -1 15
set_io "\USBUART:Dp(0)\" iocell 15 6
set_io "NETWORK_OUT(0)" iocell 0 0
set_location "\Timer_1:TimerUDB:status_tc\" 2 1 0 0
set_location "Net_66" 0 5 0 2
set_location "Net_71" 0 5 0 0
set_location "\Timer_2:TimerUDB:status_tc\" 0 1 0 0
set_location "TimerISR" interrupt -1 -1 1
set_location "\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 2 1 6
set_location "\Timer_1:TimerUDB:rstSts:stsreg\" 2 1 4
set_location "\Timer_1:TimerUDB:sT16:timerdp:u0\" 3 1 2
set_location "\Timer_1:TimerUDB:sT16:timerdp:u1\" 2 1 2
set_location "isr_1" interrupt -1 -1 5
set_location "isr_2" interrupt -1 -1 6
set_location "\USBUART:dp_int\" interrupt -1 -1 12
set_location "\USBUART:USB\" usbcell -1 -1 0
set_location "\USBUART:ord_int\" interrupt -1 -1 25
set_location "\USBUART:ep_3\" interrupt -1 -1 4
set_location "\USBUART:ep_2\" interrupt -1 -1 3
set_location "\USBUART:ep_1\" interrupt -1 -1 2
set_location "\USBUART:ep_0\" interrupt -1 -1 24
set_location "\USBUART:bus_reset\" interrupt -1 -1 23
set_location "\USBUART:arb_int\" interrupt -1 -1 22
set_location "\USBUART:sof_int\" interrupt -1 -1 21
set_location "RxISR" interrupt -1 -1 0
set_location "\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 0 1 6
set_location "\Timer_2:TimerUDB:rstSts:stsreg\" 0 1 4
set_location "\Timer_2:TimerUDB:sT16:timerdp:u0\" 1 1 2
set_location "\Timer_2:TimerUDB:sT16:timerdp:u1\" 0 1 2
set_location "\EdgeDetect_rise:last\" 0 5 0 1
