[{"DBLP title": "Technology Scaling in FPGAs: Trends in Applications and Architectures.", "DBLP authors": ["Lesley Shannon", "Veronica Cojocaru", "Cong Nguyen Dao", "Philip Heng Wai Leong"], "year": 2015, "MAG papers": [{"PaperId": 2124463612, "PaperTitle": "technology scaling in fpgas trends in applications and architectures", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"simon fraser university": 3.0, "university of sydney": 1.0}}], "source": "ES"}, {"DBLP title": "Revisiting Serial Arithmetic: A Performance and Tradeoff Analysis for Parallel Applications on Modern FPGAs.", "DBLP authors": ["Aaron Landy", "Greg Stitt"], "year": 2015, "MAG papers": [{"PaperId": 2116462613, "PaperTitle": "revisiting serial arithmetic a performance and tradeoff analysis for parallel applications on modern fpgas", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Rapid Overlay Builder for Xilinx FPGAs.", "DBLP authors": ["Michael Xi Yue", "Dirk Koch", "Guy G. F. Lemieux"], "year": 2015, "MAG papers": [{"PaperId": 1485517334, "PaperTitle": "rapid overlay builder for xilinx fpgas", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of british columbia": 2.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Adjustable-Cost Overlays for Runtime Compilation.", "DBLP authors": ["James Coole", "Greg Stitt"], "year": 2015, "MAG papers": [{"PaperId": 2105263017, "PaperTitle": "adjustable cost overlays for runtime compilation", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Overlay Architecture Based on DSP Blocks.", "DBLP authors": ["Abhishek Kumar Jain", "Suhaib A. Fahmy", "Douglas L. Maskell"], "year": 2015, "MAG papers": [{"PaperId": 2107350738, "PaperTitle": "efficient overlay architecture based on dsp blocks", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable 10Gbps TCP/IP Stack Architecture for Reconfigurable Hardware.", "DBLP authors": ["David Sidler", "Gustavo Alonso", "Michaela Blott", "Kimon Karras", "Kees A. Vissers", "Raymond Carley"], "year": 2015, "MAG papers": [{"PaperId": 1563299586, "PaperTitle": "scalable 10gbps tcp ip stack architecture for reconfigurable hardware", "Year": 2015, "CitationCount": 46, "EstimatedCitation": 73, "Affiliations": {"eth zurich": 2.0, "xilinx": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling High Throughput and Virtualization for Traffic Classification on FPGA.", "DBLP authors": ["Yun Rock Qu", "Viktor K. Prasanna"], "year": 2015, "MAG papers": [{"PaperId": 2147233351, "PaperTitle": "enabling high throughput and virtualization for traffic classification on fpga", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs.", "DBLP authors": ["Jeremy Fowers", "Joo-Young Kim", "Doug Burger", "Scott Hauck"], "year": 2015, "MAG papers": [{"PaperId": 2147575032, "PaperTitle": "a scalable high bandwidth architecture for lossless compression on fpgas", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 99, "Affiliations": {"microsoft": 3.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Fast and Accurate Emulation of Large-Scale Network on Chip Architectures on a Single FPGA.", "DBLP authors": ["Thiem Van Chu", "Shimpei Sato", "Kenji Kise"], "year": 2015, "MAG papers": [{"PaperId": 2155008271, "PaperTitle": "enabling fast and accurate emulation of large scale network on chip architectures on a single fpga", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"tokyo institute of technology": 2.0, "japan advanced institute of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating SpMV on FPGAs by Compressing Nonzero Values.", "DBLP authors": ["Paul Grigoras", "Pavel Burovskiy", "Eddie Hung", "Wayne Luk"], "year": 2015, "MAG papers": [{"PaperId": 1537260300, "PaperTitle": "accelerating spmv on fpgas by compressing nonzero values", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Zedwulf: Power-Performance Tradeoffs of a 32-Node Zynq SoC Cluster.", "DBLP authors": ["Pradeep Moorthy", "Nachiket Kapre"], "year": 2015, "MAG papers": [{"PaperId": 2125746594, "PaperTitle": "zedwulf power performance tradeoffs of a 32 node zynq soc cluster", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Acceleration of OpenCV Saliency Computation Using Soft Vector Processors.", "DBLP authors": ["Gopalakrishna Hegde", "Nachiket Kapre"], "year": 2015, "MAG papers": [{"PaperId": 1505920636, "PaperTitle": "energy efficient acceleration of opencv saliency computation using soft vector processors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Autotuning FPGA Design Parameters for Performance and Power.", "DBLP authors": ["Azamat Mametjanov", "Prasanna Balaprakash", "Chekuri Choudary", "Paul D. Hovland", "Stefan M. Wild", "Gerald Sabin"], "year": 2015, "MAG papers": [{"PaperId": 1575549995, "PaperTitle": "autotuning fpga design parameters for performance and power", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"argonne national laboratory": 4.0}}], "source": "ES"}, {"DBLP title": "FIR Filter Based on Stochastic Computing with Reconfigurable Digital Fabric.", "DBLP authors": ["Mohammed Alawad", "Mingjie Lin"], "year": 2015, "MAG papers": [{"PaperId": 1561183706, "PaperTitle": "fir filter based on stochastic computing with reconfigurable digital fabric", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "Pipelined Genetic Propagation.", "DBLP authors": ["Liucheng Guo", "Ce Guo", "David B. Thomas", "Wayne Luk"], "year": 2015, "MAG papers": [{"PaperId": 1483823929, "PaperTitle": "pipelined genetic propagation", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA Acceleration of Recurrent Neural Network Based Language Model.", "DBLP authors": ["Sicheng Li", "Chunpeng Wu", "Hai Li", "Boxun Li", "Yu Wang", "Qinru Qiu"], "year": 2015, "MAG papers": [{"PaperId": 1492347181, "PaperTitle": "fpga acceleration of recurrent neural network based language model", "Year": 2015, "CitationCount": 81, "EstimatedCitation": 104, "Affiliations": {"university of pittsburgh": 3.0, "tsinghua university": 2.0, "syracuse university": 1.0}}], "source": "ES"}, {"DBLP title": "Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing.", "DBLP authors": ["Nachiket Kapre", "Bibin Chandrashekaran", "Harnhua Ng", "Kirvy Teo"], "year": 2015, "MAG papers": [{"PaperId": 2104705478, "PaperTitle": "driving timing convergence of fpga designs through machine learning and cloud computing", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Using Dynamic Signal-Tracing to Debug Compiler-Optimized HLS Circuits on FPGAs.", "DBLP authors": ["Jeffrey B. Goeders", "Steven J. E. Wilton"], "year": 2015, "MAG papers": [{"PaperId": 1600324942, "PaperTitle": "using dynamic signal tracing to debug compiler optimized hls circuits on fpgas", "Year": 2015, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "High-Level Debugging and Verification for FPGA-Based Multicore Architectures.", "DBLP authors": ["Oriol Arcas-Abella", "Adri\u00e1n Cristal", "Osman S. Unsal"], "year": 2015, "MAG papers": [{"PaperId": 2127655941, "PaperTitle": "high level debugging and verification for fpga based multicore architectures", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Estimating Soft Processor Soft Error Sensitivity through Fault Injection.", "DBLP authors": ["Nathan A. Harward", "Michael R. Gardiner", "Luke W. Hsiao", "Michael J. Wirthlin"], "year": 2015, "MAG papers": [{"PaperId": 1598941862, "PaperTitle": "estimating soft processor soft error sensitivity through fault injection", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"brigham young university": 4.0}}], "source": "ES"}, {"DBLP title": "Protecting against Cryptographic Trojans in FPGAs.", "DBLP authors": ["Pawel Swierczynski", "Marc Fyrbiak", "Christof Paar", "Christophe Huriaux", "Russell Tessier"], "year": 2015, "MAG papers": [{"PaperId": 1595874977, "PaperTitle": "protecting against cryptographic trojans in fpgas", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ruhr university bochum": 3.0, "university of rennes": 1.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems.", "DBLP authors": ["Alban Bourge", "Olivier Muller", "Fr\u00e9d\u00e9ric Rousseau"], "year": 2015, "MAG papers": [{"PaperId": 1506090782, "PaperTitle": "automatic high level hardware checkpoint selection for reconfigurable systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS.", "DBLP authors": ["Junyi Liu", "Samuel Bayliss", "George A. Constantinides"], "year": 2015, "MAG papers": [{"PaperId": 1508051931, "PaperTitle": "offline synthesis of online dependence testing parametric loop pipelining for hls", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "An Efficient KNN Algorithm Implemented on FPGA Based Heterogeneous Computing System Using OpenCL.", "DBLP authors": ["Yuliang Pu", "Jun Peng", "Letian Huang", "John Chen"], "year": 2015, "MAG papers": [{"PaperId": 1518139028, "PaperTitle": "an efficient knn algorithm implemented on fpga based heterogeneous computing system using opencl", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Architectures and Precision Analysis for Modelling Atmospheric Variables with Chaotic Behaviour.", "DBLP authors": ["Francis P. Russell", "Peter D. D\u00fcben", "Xinyu Niu", "Wayne Luk", "Tim N. Palmer"], "year": 2015, "MAG papers": [{"PaperId": 1576107692, "PaperTitle": "architectures and precision analysis for modelling atmospheric variables with chaotic behaviour", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"imperial college london": 3.0, "university of oxford": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and Flexible Conversion of Geohash Codes to and from Latitude/Longitude Coordinates.", "DBLP authors": ["Roger Moussalli", "Mudhakar Srivatsa", "Sameh W. Asaad"], "year": 2015, "MAG papers": [{"PaperId": 2141851664, "PaperTitle": "fast and flexible conversion of geohash codes to and from latitude longitude coordinates", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "SSketch: An Automated Framework for Streaming Sketch-Based Analysis of Big Data on FPGA.", "DBLP authors": ["Bita Darvish Rouhani", "Ebrahim M. Songhori", "Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2015, "MAG papers": [{"PaperId": 2128260507, "PaperTitle": "ssketch an automated framework for streaming sketch based analysis of big data on fpga", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"rice university": 4.0}}], "source": "ES"}, {"DBLP title": "An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures.", "DBLP authors": ["Jens Korinth", "David de la Chevallerie", "Andreas Koch"], "year": 2015, "MAG papers": [{"PaperId": 1557905688, "PaperTitle": "an open source tool flow for the composition of reconfigurable hardware thread pool architectures", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Novel High-Throughput Acceleration Engine for Read Alignment.", "DBLP authors": ["Yu-Ting Chen", "Jason Cong", "Jie Lei", "Peng Wei"], "year": 2015, "MAG papers": [{"PaperId": 1573552135, "PaperTitle": "a novel high throughput acceleration engine for read alignment", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "A Parallel and Pipelined Architecture for Accelerating Fingerprint Computation in High Throughput Data Storages.", "DBLP authors": ["Dongyang Li", "Qing Yang", "Qingbo Wang", "Cyril Guyot", "Ashwin Narasimha", "Dejan Vucinic", "Zvonimir Bandic"], "year": 2015, "MAG papers": [{"PaperId": 1526227463, "PaperTitle": "a parallel and pipelined architecture for accelerating fingerprint computation in high throughput data storages", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"western digital": 5.0, "university of rhode island": 2.0}}], "source": "ES"}, {"DBLP title": "Modular SRAM-Based Binary Content-Addressable Memories.", "DBLP authors": ["Ameer M. S. Abdelhadi", "Guy G. F. Lemieux"], "year": 2015, "MAG papers": [{"PaperId": 2135300877, "PaperTitle": "modular sram based binary content addressable memories", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "A Low-Latency, Low-Area Hardware Oblivious RAM Controller.", "DBLP authors": ["Christopher W. Fletcher", "Ling Ren", "Albert Kwon", "Marten van Dijk", "Emil Stefanov", "Dimitrios N. Serpanos", "Srinivas Devadas"], "year": 2015, "MAG papers": [{"PaperId": 2979932033, "PaperTitle": "a low latency low area hardware oblivious ram controller", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"massachusetts institute of technology": 4.0, "university of connecticut": 1.0, "university of california berkeley": 1.0, "qatar computing research institute": 1.0}}, {"PaperId": 1548777816, "PaperTitle": "a low latency low area hardware oblivious ram controller", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"massachusetts institute of technology": 4.0, "university of california berkeley": 1.0, "university of connecticut": 1.0, "qatar computing research institute": 1.0}}, {"PaperId": 3125085626, "PaperTitle": "a low latency low area hardware oblivious ram controller", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"qatar computing research institute": 1.0, "university of california berkeley": 1.0, "massachusetts institute of technology": 4.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Measuring the Accuracy of Minimum Width Transistor Area in Estimating FPGA Layout Area.", "DBLP authors": ["Farheen Fatima Khan", "Andy Ye"], "year": 2015, "MAG papers": [{"PaperId": 1590281904, "PaperTitle": "measuring the accuracy of minimum width transistor area in estimating fpga layout area", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"ryerson university": 2.0}}], "source": "ES"}, {"DBLP title": "Offset Pipelined Scheduling: Conditional Branching for CGRAs.", "DBLP authors": ["Aaron Wood", "Scott Hauck"], "year": 2015, "MAG papers": [{"PaperId": 1521033031, "PaperTitle": "offset pipelined scheduling conditional branching for cgras", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing Residue Number Reverse Converters through Bitwise Arithmetic on FPGAs.", "DBLP authors": ["Bangtian Liu", "Haohuan Fu", "Lin Gan", "Wenlai Zhao", "Guangwen Yang"], "year": 2015, "MAG papers": [{"PaperId": 1518854021, "PaperTitle": "optimizing residue number reverse converters through bitwise arithmetic on fpgas", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Multiclass Support Vector Machine Architecture for Real-Time Embedded Systems Classification.", "DBLP authors": ["Jason Kane", "Robert Hernandez", "Qing Yang"], "year": 2015, "MAG papers": [{"PaperId": 1495781765, "PaperTitle": "a reconfigurable multiclass support vector machine architecture for real time embedded systems classification", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of rhode island": 3.0}}], "source": "ES"}, {"DBLP title": "Floorplanning for Partially-Reconfigurable FPGAs via Feasible Placements Detection.", "DBLP authors": ["Marco Rabozzi", "Antonio Miele", "Marco D. Santambrogio"], "year": 2015, "MAG papers": [{"PaperId": 1594617929, "PaperTitle": "floorplanning for partially reconfigurable fpgas via feasible placements detection", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Designing Partial Bitstreams for Multiple Xilinx FPGA Partitions.", "DBLP authors": ["Victor M. Goncalves Martins", "Joao Gabriel Reis", "Hor\u00e1cio C. Neto", "Eduardo Augusto Bezerra"], "year": 2015, "MAG papers": [{"PaperId": 1543949167, "PaperTitle": "designing partial bitstreams for multiple xilinx fpga partitions", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"inesc id": 1.0}}], "source": "ES"}]