---
layout: default
title: SRC Poster - MICRO 2018
---

# ACM SRC at MICRO-51 Accepted Papers

|                                                        |  
| ----------------------------------------------------- | 
| <a href="https://katalog.uu.se/profile/?id=N15-914">Christos Sakalis</a>.<br>Ghost Loads: Side-Effect Free Speculative Memory Accesses |
|Mayank Parasar and Tushar Krishna.<br>Guaranteeing Deadlock Freedom in Arbitrary Network Topologies using Packet Swaps|
|Chao Zhang, Yuan Zeng and <a href="https://www.lehigh.edu/~xig515/Home.html">Xiaochen Guo</a>.<br>A Fine-Grained Cache with Adaptive Merged Block|
|<a href="https://sites.google.com/site/gururajshome/home">Gururaj Saileshwar</a> and <a href="http://moin.ece.gatech.edu/">Moinuddin Qureshi</a>.<br>Probabilistic Integrity for Low-Overhead Secure Memories |
| Tomoki Tajimi, Yuki Futamase, Masaki Hayashi, Ryota Shioya, <a href="http://researchmap.jp/goshima/">Masahiro Goshima</a> and Tomoaki Tsumura.<br>Speculatively Granting Conflicting Accesses on Hardware Transactional Memory |
|<a href="https://sara-ayman-metwalli.jimdosite.com/">Sara Metwalli</a> and <a href="https://sites.google.com/site/yukoharaazumi/home">Yuko Hara-Azumi</a>.<br>SEA-AC: Symbolic Execution-based Analysis towards Approximate Computing |
| Ricardo Alves, <a href="http://ditec.um.es/~aros/">Alberto Ros</a>, Stefanos Kaxiras and David Black-Schaffer.<br>Investigating the Use of the Store-Buffer as a Filter-Cache |
| Cecil Accetti, Eshton Robateau and Peilin Liu.<br>Tackling Computer Security Issues Through Lazy, Stackless Functional Programming Architectures |
| Katie Lim and David Wentzlaff.<br>Building a Heterogeneous ISA Research Platform Using the OpenPiton Framework |
| Reoma Matsuo, Ryota Shioya and Hideki Ando.<br>Improving Instruction Fetch Throughput with Dynamic Control of Pipeline Structure |
| <a href="http://www.it.uu.se/katalog/mehal217">Mehdi Alipour</a>, Rakesh Kumar, <a href="http://www.it.uu.se/katalog/steka984">Stefanos Kaxiras</a> and <a href="http://www.it.uu.se/katalog/davbl791">David Black-Schaffer</a>.<br>Minimum Out-of-Order Core |
| Behzad Salami, Osman Unsal and Adrian Cristal.<Br>UnderVolt_FNN: An Energy-Efficient and Fault-Resilient Low-Voltage FPGA-based DNN Accelerator |
|Pranav Gokhale, Jonathan Baker and <a href="http://people.cs.uchicago.edu/~ftchong/">Frederic Chong</a>.<br>Improved Quantum Circuits with Qudits and Dirty Ancillae |
|<a href="http://www.aes.tu-berlin.de/menue/team/researchers/lal_sohan/">Sohan Lal</a> and <a href="https://www.aes.tu-berlin.de/menue/team/prof_dr_ben_juurlink/">Ben Juurlink</a>.<Br>A Case for Memory Access Granularity Aware Selective Lossy Compression for GPUs |
|<a href="http://www.princeton.edu/~adif/">Adi Fuchs</a> and <a href="http://www.princeton.edu/~wentzlaf/">David Wentzlaff</a>.<br>The Interplay of Transistors and Accelerators |
| Kyosuke Tanaka, <a href="http://www.hpc.is.uec.ac.jp/yamaki_lab/">Hayato Yamaki</a>, <a href="http://www.hpc.is.uec.ac.jp/miwa_lab/">Shinobu Miwa</a> and <a href="http://www.hpc.is.uec.ac.jp/honda_lab/">Hiroki Honda</a>.<br>Optimizing Memory Hierarchy within an Internet Router for High-Throughput and Energy-Efficient Packet Processing |
|<a href="http://massemibrahim.github.io/">Mohamed Ibrahim</a>, Hongyuan Liu, Onur Kayiran and Adwait Jog.<br>Design and Analysis of Efficient Inter-core Communication in GPUs |
|Weizhe Hua, Christopher De Sa, Zhiru Zhang and G. Edward Suh.<br>Accelerating Neural Networks using Channel Gating |
|Tatsuya Hoshino and Koji Inoue.<Br>Time-Domain Neural Network with Superconducting Single-Flux-Quantum Devices |
|<a href="http://www.cs.toronto.edu/~bojian/">Bojian Zheng</a> and <a href="http://www.cs.toronto.edu/~pekhimenko/">Gennady Pekhimenko</a>.<Br>EcoRNN: Efficient Computing of LSTM RNN on GPUs |
|Hiroki Yamane, Daiki Yamakawa, Yasuhiko Nakashima, Hiroya Ikeda and Mutsumi Kimura.<Br>Development and Evaluation of Letter Reproduction System using Cellular Neural Network and Oxide Semiconductor Synapses |
|Hyoukjun Kwon and Tushar Krishna.<Br>MAESTRO: An Open-source Infrastructure for the Cost-Benefit Analysis of Dataflows within Deep Learning Accelerators |
|Koki Ishida, Masamitsu Tanaka, Takatsugu Ono and Koji Inoue.<br>Prototype Design of 30 GHz Superconducting Single-Flux-Quantum Microprocessor Towards Cryogenic General Purpose Computing |
|Ushio Jimbo, Ryota Shioya and Masahiro Goshima.<Br>Clocking Scheme That Realizes Ballistic Signal Flow |
|Yu-Shun Hsiao, Yun-Chen Lo and Ren-Shuo Liu.<br>FlexNet: Neural Networks with Inherent Inference-Time Bitwidth Flexibility |
|David Schlais, Heng Zhuo and Mikko Lipasti.<br>Configurable Tightly-Coupled FPGA-style fabric for Fine-Grained Acceleration |
{: .table .table-striped }

<!--- |Swamit Tannu and Moinuddin Qureshi.<br>A Case for Variability-Aware Policies for NISQ-Era Quantum Computers | --->
