Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 14:07:13 2024
| Host         : Niclas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: WE (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: addr[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: addr[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: addr[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: addr[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.098ns  (logic 5.619ns (37.215%)  route 9.480ns (62.785%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  addr_IBUF[0]_inst/O
                         net (fo=32, routed)          3.197     4.646    addr_IBUF[0]
    SLICE_X27Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.770 r  outp_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.770    outp_OBUF[2]_inst_i_6_n_0
    SLICE_X27Y104        MUXF7 (Prop_muxf7_I1_O)      0.217     4.987 r  outp_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.819     5.806    outp_OBUF[2]_inst_i_2_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.299     6.105 r  outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.464    11.569    outp_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.098 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.098    outp[2]
    W6                                                                r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.021ns  (logic 5.608ns (37.336%)  route 9.412ns (62.664%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  addr_IBUF[1]_inst/O
                         net (fo=32, routed)          3.253     4.701    addr_IBUF[1]
    SLICE_X27Y103        LUT6 (Prop_lut6_I2_O)        0.124     4.825 r  outp_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     4.825    outp_OBUF[0]_inst_i_6_n_0
    SLICE_X27Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     5.042 r  outp_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.293     5.335    outp_OBUF[0]_inst_i_2_n_0
    SLICE_X27Y104        LUT6 (Prop_lut6_I0_O)        0.299     5.634 r  outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.867    11.501    outp_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.021 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.021    outp[0]
    U5                                                                r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.906ns  (logic 5.593ns (37.518%)  route 9.314ns (62.482%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  addr_IBUF[0]_inst/O
                         net (fo=32, routed)          3.610     5.060    addr_IBUF[0]
    SLICE_X26Y103        LUT6 (Prop_lut6_I4_O)        0.124     5.184 r  outp_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     5.184    outp_OBUF[1]_inst_i_6_n_0
    SLICE_X26Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     5.401 r  outp_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.791     6.191    outp_OBUF[1]_inst_i_2_n_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.299     6.490 r  outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.913    11.404    outp_OBUF[1]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.906 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.906    outp[1]
    U2                                                                r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.563ns  (logic 5.201ns (35.716%)  route 9.362ns (64.284%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  addr_IBUF[0]_inst/O
                         net (fo=32, routed)          3.438     4.888    addr_IBUF[0]
    SLICE_X28Y103        LUT6 (Prop_lut6_I4_O)        0.124     5.012 r  outp_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.853     5.865    outp_OBUF[3]_inst_i_3_n_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I2_O)        0.124     5.989 r  outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.071    11.060    outp_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.563 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.563    outp[3]
    U3                                                                r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[14][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.359ns  (logic 1.457ns (27.185%)  route 3.902ns (72.815%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          3.902     5.359    inp_IBUF[1]
    SLICE_X28Y106        LDCE                                         r  memory_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[13][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.219ns  (logic 1.457ns (27.914%)  route 3.762ns (72.086%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          3.762     5.219    inp_IBUF[1]
    SLICE_X29Y105        LDCE                                         r  memory_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.086ns  (logic 1.457ns (28.644%)  route 3.629ns (71.356%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          3.629     5.086    inp_IBUF[1]
    SLICE_X28Y104        LDCE                                         r  memory_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[9][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.042ns  (logic 1.457ns (28.897%)  route 3.585ns (71.103%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          3.585     5.042    inp_IBUF[1]
    SLICE_X30Y104        LDCE                                         r  memory_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[12][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.030ns  (logic 1.457ns (28.964%)  route 3.573ns (71.036%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          3.573     5.030    inp_IBUF[1]
    SLICE_X28Y105        LDCE                                         r  memory_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.934ns  (logic 1.450ns (29.391%)  route 3.484ns (70.609%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          3.484     4.934    inp_IBUF[3]
    SLICE_X25Y104        LDCE                                         r  memory_reg[4][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[15][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.238ns  (logic 0.225ns (18.178%)  route 1.013ns (81.822%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          1.013     1.238    inp_IBUF[1]
    SLICE_X25Y105        LDCE                                         r  memory_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[15][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.244ns  (logic 0.218ns (17.540%)  route 1.026ns (82.460%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          1.026     1.244    inp_IBUF[3]
    SLICE_X25Y105        LDCE                                         r  memory_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[6][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.253ns  (logic 0.218ns (17.409%)  route 1.035ns (82.591%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          1.035     1.253    inp_IBUF[3]
    SLICE_X27Y105        LDCE                                         r  memory_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.256ns  (logic 0.218ns (17.369%)  route 1.038ns (82.631%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          1.038     1.256    inp_IBUF[3]
    SLICE_X26Y105        LDCE                                         r  memory_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[14][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.302ns  (logic 0.218ns (16.753%)  route 1.084ns (83.247%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          1.084     1.302    inp_IBUF[3]
    SLICE_X28Y106        LDCE                                         r  memory_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[13][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.339ns  (logic 0.218ns (16.292%)  route 1.121ns (83.708%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          1.121     1.339    inp_IBUF[3]
    SLICE_X29Y105        LDCE                                         r  memory_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            memory_reg[9][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.341ns  (logic 0.224ns (16.680%)  route 1.117ns (83.320%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  inp_IBUF[2]_inst/O
                         net (fo=16, routed)          1.117     1.341    inp_IBUF[2]
    SLICE_X30Y104        LDCE                                         r  memory_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            memory_reg[12][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.342ns  (logic 0.218ns (16.256%)  route 1.124ns (83.744%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  inp_IBUF[3]_inst/O
                         net (fo=16, routed)          1.124     1.342    inp_IBUF[3]
    SLICE_X28Y105        LDCE                                         r  memory_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.225ns (16.636%)  route 1.127ns (83.364%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          1.127     1.352    inp_IBUF[1]
    SLICE_X26Y105        LDCE                                         r  memory_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            memory_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.225ns (16.636%)  route 1.127ns (83.364%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  inp_IBUF[1]_inst/O
                         net (fo=16, routed)          1.127     1.352    inp_IBUF[1]
    SLICE_X27Y105        LDCE                                         r  memory_reg[6][1]/D
  -------------------------------------------------------------------    -------------------





