# RISC-V Processor
A repo for the 5th semester experiential learning project

## Organisation
### v1
Contains an RV32I core as a baseline for further optimisation
### v2
Contains a 5-stage pipelined core, based on a modified version of the design presented in Harris and Harris
### v3
Added additional SIMD instructions from the P-type extension to support robot dynamics

v2 and v3 include 3 and 4 stage pipelined versions for additional data
