{"version":"1.1.0","info":[["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/Adder1.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["cout1",[[6,4],[6,14]],[[6,9],[6,14]],["top_module"],["variable","wire"]],["add1",[[7,4],[7,52]],[[7,10],[7,14]],["top_module"],["instance","add16"]],["add2",[[8,4],[8,55]],[[8,10],[8,14]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/Adder2.v",[[[[[["top_module",[[1,0],[5,2]],[[1,7],[1,17]],[],["module"]],[30,0]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sum",[[4,4],[4,21]],[[4,18],[4,21]],["top_module"],["port","output"]],["d",[[25,4],[25,10]],[[25,9],[25,10]],["top_module"],["variable","wire"]],["a1",[[26,4],[26,46]],[[26,10],[26,12]],["top_module"],["instance","add16"]],["a2",[[27,4],[27,49]],[[27,10],[27,12]],["top_module"],["instance","add16"]]]]],[[["add1",[[31,0],[31,71]],[[31,7],[31,11]],[],["module"]],[37,9]],[[["a",[[31,14],[31,21]],[[31,20],[31,21]],["add1"],["port","input"]],["b",[[31,23],[31,30]],[[31,29],[31,30]],["add1"],["port","input"]],["cin",[[31,32],[31,41]],[[31,38],[31,41]],["add1"],["port","input"]],["sum",[[31,45],[31,55]],[[31,52],[31,55]],["add1"],["port","output"]],["cout",[[31,57],[31,68]],[[31,64],[31,68]],["add1"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_addsub.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["a",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["b",[[3,4],[3,18]],[[3,17],[3,18]],["top_module"],["port","input"]],["sub",[[4,4],[4,13]],[[4,10],[4,13]],["top_module"],["port","input"]],["sum",[[5,4],[5,21]],[[5,18],[5,21]],["top_module"],["port","output"]],["xor1",[[8,4],[8,20]],[[8,16],[8,20]],["top_module"],["variable","wire"]],["cout",[[9,4],[9,13]],[[9,9],[9,13]],["top_module"],["variable","wire"]],["a1",[[12,4],[12,51]],[[12,10],[12,12]],["top_module"],["instance","add16"]],["a2",[[13,4],[13,55]],[[13,10],[13,12]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_cseladd.v",[[[[[["top_module",[[0,0],[4,2]],[[0,7],[0,17]],[],["module"]],[24,9]],[[["a",[[1,4],[1,18]],[[1,17],[1,18]],["top_module"],["port","input"]],["b",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","input"]],["sum",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]],["sel",[[6,0],[6,8]],[[6,5],[6,8]],["top_module"],["variable","wire"]],["choose",[[7,0],[7,24]],[[7,12],[7,18]],["top_module"],["variable","wire"]],["a1",[[9,0],[9,44]],[[9,6],[9,8]],["top_module"],["instance","add16"]],["a2",[[11,0],[11,47]],[[11,6],[11,8]],["top_module"],["instance","add16"]],["a3",[[13,0],[13,47]],[[13,6],[13,8]],["top_module"],["instance","add16"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_name.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,76]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_pos.v",[[[[[["top_module",[[0,0],[7,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["c",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["d",[[4,4],[4,11]],[[4,10],[4,11]],["top_module"],["port","input"]],["out1",[[5,4],[5,15]],[[5,11],[5,15]],["top_module"],["port","output"]],["out2",[[6,4],[6,15]],[[6,11],[6,15]],["top_module"],["port","output"]],["instance1",[[8,4],[8,38]],[[8,10],[8,19]],["top_module"],["instance","mod_a"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_shift.v",[[[[[["top_module",[[1,0],[1,51]],[[1,7],[1,17]],[],["module"]],[12,0]],[[["clk",[[1,20],[1,29]],[[1,26],[1,29]],["top_module"],["port","input"]],["d",[[1,31],[1,38]],[[1,37],[1,38]],["top_module"],["port","input"]],["q",[[1,40],[1,48]],[[1,47],[1,48]],["top_module"],["port","output"]],["quit",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["variable","wire"]],["m1",[[5,4],[5,42]],[[5,11],[5,13]],["top_module"],["instance","my_dff"]],["m2",[[6,4],[6,48]],[[6,11],[6,13]],["top_module"],["instance","my_dff"]],["m3",[[7,4],[7,48]],[[7,11],[7,13]],["top_module"],["instance","my_dff"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module/module_shift8.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[22,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["d",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["sel",[[3,4],[3,19]],[[3,16],[3,19]],["top_module"],["port","input"]],["q",[[4,4],[4,18]],[[4,17],[4,18]],["top_module"],["port","output"]],["quit",[[7,4],[7,25]],[[7,15],[7,19]],["top_module"],["variable","wire"]],["m1",[[9,4],[9,43]],[[9,12],[9,14]],["top_module"],["instance","my_dff8"]],["m2",[[10,4],[10,49]],[[10,12],[10,14]],["top_module"],["instance","my_dff8"]],["m3",[[11,4],[11,49]],[[11,12],[11,14]],["top_module"],["instance","my_dff8"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/conditional.v",[[[[[["top_module",[[1,0],[3,22]],[[1,7],[1,17]],[],["module"]],[15,9]],[[["a",[[2,4],[2,17]],[[2,16],[2,17]],["top_module"],["port","input"]],["b",[[2,19],[2,20]],[[2,19],[2,20]],["top_module"],["port","a"]],["c",[[2,22],[2,23]],[[2,22],[2,23]],["top_module"],["port","b"]],["d",[[2,25],[2,26]],[[2,25],[2,26]],["top_module"],["port","c"]],["min",[[3,4],[3,20]],[[3,17],[3,20]],["top_module"],["port","output"]],["e",[[5,2],[5,14]],[[5,13],[5,14]],["top_module"],["variable","wire"]],["f",[[6,2],[6,14]],[[6,13],[6,14]],["top_module"],["variable","wire"]],["g",[[7,2],[7,14]],[[7,13],[7,14]],["top_module"],["variable","wire"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/gates100.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[11,9]],[[["in",[[1,4],[1,19]],[[1,17],[1,19]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/popcount255.v",[[[[[["top_module",[[0,0],[2,23]],[[0,7],[0,17]],[],["module"]],[17,9]],[[["in",[[1,4],[1,20]],[[1,18],[1,20]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/reduction.v",[[[[[["top_module",[[0,0],[2,19]],[[0,7],[0,17]],[],["module"]],[6,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["parity",[[2,4],[2,17]],[[2,11],[2,17]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features/vector100r.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[13,9]],[[["in",[[2,4],[2,19]],[[2,17],[2,19]],["top_module"],["port","input"]],["out",[[3,4],[3,21]],[[3,18],[3,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Always_case.v",[[[[[["top_module",[[1,0],[9,29]],[[1,7],[1,17]],[],["module"]],[24,9]],[[["sel",[[2,4],[2,19]],[[2,16],[2,19]],["top_module"],["port","input"]],["data0",[[3,4],[3,21]],[[3,16],[3,21]],["top_module"],["port","input"]],["data1",[[4,4],[4,21]],[[4,16],[4,21]],["top_module"],["port","input"]],["data2",[[5,4],[5,21]],[[5,16],[5,21]],["top_module"],["port","input"]],["data3",[[6,4],[6,21]],[[6,16],[6,21]],["top_module"],["port","input"]],["data4",[[7,4],[7,21]],[[7,16],[7,21]],["top_module"],["port","input"]],["data5",[[8,4],[8,21]],[[8,16],[8,21]],["top_module"],["port","input"]],["out",[[9,4],[9,24]],[[9,21],[9,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_case2.v",[[[[[["top_module",[[1,0],[3,28]],[[1,7],[1,17]],[],["module"]],[14,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_casez.v",[[[[[["top_module",[[1,0],[4,2]],[[1,7],[1,17]],[],["module"]],[20,9]],[[["in",[[2,4],[2,18]],[[2,16],[2,18]],["top_module"],["port","input"]],["pos",[[3,4],[3,24]],[[3,21],[3,24]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/always_nolatches.v",[[[[[["top_module",[[1,0],[6,21]],[[1,7],[1,17]],[],["module"]],[18,9]],[[["scancode",[[2,4],[2,25]],[[2,17],[2,25]],["top_module"],["port","input"]],["left",[[3,4],[3,19]],[[3,15],[3,19]],["top_module"],["port","reg"]],["down",[[4,4],[4,19]],[[4,15],[4,19]],["top_module"],["port","reg"]],["right",[[5,4],[5,20]],[[5,15],[5,20]],["top_module"],["port","reg"]],["up",[[6,4],[6,17]],[[6,15],[6,17]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Alwaysblock1.v",[[[[[["top_module",[[1,0],[6,2]],[[1,7],[1,17]],[],["module"]],[11,9]],[[["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_alwaysblock",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/Alwaysblock2.v",[[[[[["top_module",[[0,0],[6,33]],[[0,7],[0,17]],[],["module"]],[12,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["top_module"],["port","input"]],["a",[[2,4],[2,11]],[[2,10],[2,11]],["top_module"],["port","input"]],["b",[[3,4],[3,11]],[[3,10],[3,11]],["top_module"],["port","input"]],["out_assign",[[4,4],[4,26]],[[4,16],[4,26]],["top_module"],["port","wire"]],["out_always_comb",[[5,4],[5,30]],[[5,15],[5,30]],["top_module"],["port","reg"]],["out_always_ff",[[6,4],[6,28]],[[6,15],[6,28]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures/AlwaysIf.v",[[[[[["top_module",[[0,0],[5,31]],[[0,7],[0,17]],[],["module"]],[21,9]],[[["cpu_overheated",[[1,4],[1,29]],[[1,15],[1,29]],["top_module"],["port","input"]],["shut_off_computer",[[2,4],[2,32]],[[2,15],[2,32]],["top_module"],["port","reg"]],["arrived",[[3,4],[3,22]],[[3,15],[3,22]],["top_module"],["port","input"]],["gas_tank_empty",[[4,4],[4,29]],[[4,15],[4,29]],["top_module"],["port","input"]],["keep_driving",[[5,4],[5,27]],[[5,15],[5,27]],["top_module"],["port","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Gate4.v",[[[[[["top_module",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[10,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out_and",[[2,4],[2,18]],[[2,11],[2,18]],["top_module"],["port","output"]],["out_or",[[3,4],[3,17]],[[3,11],[3,17]],["top_module"],["port","output"]],["out_xor",[[4,4],[4,18]],[[4,11],[4,18]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector3.v",[[[[[["top_module",[[0,0],[2,30]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["top_module"],["port","input"]],["b",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","a"]],["c",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","b"]],["d",[[1,25],[1,26]],[[1,25],[1,26]],["top_module"],["port","c"]],["e",[[1,28],[1,29]],[[1,28],[1,29]],["top_module"],["port","d"]],["f",[[1,31],[1,32]],[[1,31],[1,32]],["top_module"],["port","e"]],["w",[[2,4],[2,18]],[[2,17],[2,18]],["top_module"],["port","output"]],["x",[[2,20],[2,21]],[[2,20],[2,21]],["top_module"],["port","w"]],["y",[[2,23],[2,24]],[[2,23],[2,24]],["top_module"],["port","x"]],["z",[[2,26],[2,27]],[[2,26],[2,27]],["top_module"],["port","y"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector4.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vector5.v",[[[[[["top_module",[[0,0],[2,24]],[[0,7],[0,17]],[],["module"]],[9,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["top_module"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["top_module"],["port","a"]],["c",[[1,16],[1,17]],[[1,16],[1,17]],["top_module"],["port","b"]],["d",[[1,19],[1,20]],[[1,19],[1,20]],["top_module"],["port","c"]],["e",[[1,22],[1,23]],[[1,22],[1,23]],["top_module"],["port","d"]],["out",[[2,4],[2,21]],[[2,18],[2,21]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors/Vectorr.v",[[[[[["top_module",[[0,0],[3,2]],[[0,7],[0,17]],[],["module"]],[7,9]],[[["in",[[1,4],[1,18]],[[1,16],[1,18]],["top_module"],["port","input"]],["out",[[2,4],[2,20]],[[2,17],[2,20]],["top_module"],["port","output"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/booth_24x24.v",[[[[[["booth_24x24",[[0,0],[20,2]],[[0,7],[0,18]],[],["module"]],[67,9]],[[["imulta_sign",[[2,2],[2,32]],[[2,21],[2,32]],["booth_24x24"],["port","wire"]],["imultb_sign",[[3,2],[3,32]],[[3,21],[3,32]],["booth_24x24"],["port","wire"]],["imulta",[[4,2],[4,27]],[[4,21],[4,27]],["booth_24x24"],["port","wire"]],["imultb",[[5,2],[5,27]],[[5,21],[5,27]],["booth_24x24"],["port","wire"]],["partial_product1",[[7,2],[7,37]],[[7,21],[7,37]],["booth_24x24"],["port","wire"]],["partial_product2",[[8,2],[8,37]],[[8,21],[8,37]],["booth_24x24"],["port","wire"]],["partial_product3",[[9,2],[9,37]],[[9,21],[9,37]],["booth_24x24"],["port","wire"]],["partial_product4",[[10,2],[10,37]],[[10,21],[10,37]],["booth_24x24"],["port","wire"]],["partial_product5",[[11,2],[11,37]],[[11,21],[11,37]],["booth_24x24"],["port","wire"]],["partial_product6",[[12,2],[12,37]],[[12,21],[12,37]],["booth_24x24"],["port","wire"]],["partial_product7",[[13,2],[13,37]],[[13,21],[13,37]],["booth_24x24"],["port","wire"]],["partial_product8",[[14,2],[14,37]],[[14,21],[14,37]],["booth_24x24"],["port","wire"]],["partial_product9",[[15,2],[15,37]],[[15,21],[15,37]],["booth_24x24"],["port","wire"]],["partial_product10",[[16,2],[16,38]],[[16,21],[16,38]],["booth_24x24"],["port","wire"]],["partial_product11",[[17,2],[17,38]],[[17,21],[17,38]],["booth_24x24"],["port","wire"]],["partial_product12",[[18,2],[18,38]],[[18,21],[18,38]],["booth_24x24"],["port","wire"]],["partial_product13",[[19,2],[19,38]],[[19,21],[19,38]],["booth_24x24"],["port","wire"]],["sig_exta",[[23,0],[23,60]],[[23,11],[23,19]],["booth_24x24"],["variable","wire"]],["sig_extb",[[24,0],[24,60]],[[24,11],[24,19]],["booth_24x24"],["variable","wire"]],["x",[[27,0],[27,39]],[[27,12],[27,13]],["booth_24x24"],["variable","wire"]],["x_c",[[28,0],[28,26]],[[28,12],[28,15]],["booth_24x24"],["variable","wire"]],["x2",[[29,0],[29,26]],[[29,12],[29,14]],["booth_24x24"],["variable","wire"]],["x_c2",[[30,0],[30,28]],[[30,12],[30,16]],["booth_24x24"],["variable","wire"]],["y",[[36,0],[36,45]],[[36,12],[36,13]],["booth_24x24"],["variable","wire"]],["pp",[[39,0],[39,20]],[[39,12],[39,14]],["booth_24x24"],["variable","wire"]],["i",[[41,0],[41,8]],[[41,7],[41,8]],["booth_24x24"],["variable","genvar"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/dependency.v",[[[[[["half_adder",[[0,0],[5,2]],[[0,7],[0,17]],[],["module"]],[9,0]],[[["a",[[1,4],[1,12]],[[1,11],[1,12]],["half_adder"],["port","input"]],["b",[[2,4],[2,12]],[[2,11],[2,12]],["half_adder"],["port","input"]],["s0",[[3,4],[3,13]],[[3,11],[3,13]],["half_adder"],["port","output"]],["c0",[[4,4],[4,13]],[[4,11],[4,13]],["half_adder"],["port","output"]]]]],[[["full_adder",[[10,0],[16,2]],[[10,7],[10,17]],[],["module"]],[20,0]],[[["a",[[11,4],[11,12]],[[11,11],[11,12]],["full_adder"],["port","input"]],["b",[[12,4],[12,12]],[[12,11],[12,12]],["full_adder"],["port","input"]],["cin",[[13,4],[13,14]],[[13,11],[13,14]],["full_adder"],["port","input"]],["s0",[[14,4],[14,13]],[[14,11],[14,13]],["full_adder"],["port","output"]],["c0",[[15,4],[15,13]],[[15,11],[15,13]],["full_adder"],["port","output"]]]]],[[["cla_adder",[[21,0],[28,2]],[[21,7],[21,16]],[],["module"]],[38,0]],[[["p",[[22,2],[22,15]],[[22,14],[22,15]],["cla_adder"],["port","input"]],["g",[[23,2],[23,15]],[[23,14],[23,15]],["cla_adder"],["port","input"]],["cin",[[24,2],[24,11]],[[24,8],[24,11]],["cla_adder"],["port","input"]],["P",[[25,2],[25,10]],[[25,9],[25,10]],["cla_adder"],["port","output"]],["G",[[26,2],[26,10]],[[26,9],[26,10]],["cla_adder"],["port","output"]],["cout",[[27,2],[27,19]],[[27,15],[27,19]],["cla_adder"],["port","output"]]]]],[[["cla_48_adder",[[39,0],[45,2]],[[39,7],[39,19]],[],["module"]],[86,9]],[[["a",[[40,2],[40,21]],[[40,20],[40,21]],["cla_48_adder"],["port","wire"]],["b",[[41,2],[41,21]],[[41,20],[41,21]],["cla_48_adder"],["port","wire"]],["cin",[[42,2],[42,16]],[[42,13],[42,16]],["cla_48_adder"],["port","wire"]],["out",[[43,2],[43,24]],[[43,21],[43,24]],["cla_48_adder"],["port","wire"]],["carry",[[44,2],[44,14]],[[44,9],[44,14]],["cla_48_adder"],["port","output"]],["p1",[[47,2],[47,22]],[[47,14],[47,16]],["cla_48_adder"],["variable","wire"]],["g1",[[48,2],[48,22]],[[48,14],[48,16]],["cla_48_adder"],["variable","wire"]],["c",[[49,2],[49,15]],[[49,14],[49,15]],["cla_48_adder"],["variable","wire"]],["p2",[[51,2],[51,16]],[[51,14],[51,16]],["cla_48_adder"],["variable","wire"]],["g2",[[52,2],[52,16]],[[52,14],[52,16]],["cla_48_adder"],["variable","wire"]],["p3",[[54,2],[54,15]],[[54,13],[54,15]],["cla_48_adder"],["variable","wire"]],["g3",[[55,2],[55,15]],[[55,13],[55,15]],["cla_48_adder"],["variable","wire"]],["cla_1",[[59,2],[59,58]],[[59,12],[59,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_2",[[60,2],[60,58]],[[60,12],[60,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_3",[[61,2],[61,61]],[[61,12],[61,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_4",[[62,2],[62,65]],[[62,12],[62,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_2_1",[[64,2],[64,71]],[[64,12],[64,19]],["cla_48_adder"],["instance","cla_adder"]],["cla_5",[[68,2],[68,65]],[[68,12],[68,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_6",[[69,2],[69,65]],[[69,12],[69,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_7",[[70,2],[70,65]],[[70,12],[70,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_8",[[71,2],[71,65]],[[71,12],[71,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_2_2",[[74,2],[74,74]],[[74,12],[74,19]],["cla_48_adder"],["instance","cla_adder"]],["cla_9",[[76,2],[76,65]],[[76,12],[76,17]],["cla_48_adder"],["instance","cla_adder"]],["cla_10",[[77,2],[77,66]],[[77,12],[77,18]],["cla_48_adder"],["instance","cla_adder"]],["cla_11",[[78,2],[78,68]],[[78,12],[78,18]],["cla_48_adder"],["instance","cla_adder"]],["cla_12",[[79,2],[79,68]],[[79,12],[79,18]],["cla_48_adder"],["instance","cla_adder"]],["cla_2_3",[[81,2],[81,76]],[[81,12],[81,19]],["cla_48_adder"],["instance","cla_adder"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/multiplier.v",[[[[[["multiplier",[[0,0],[6,2]],[[0,7],[0,17]],[],["module"]],[104,9]],[[["input_a",[[1,4],[1,24]],[[1,17],[1,24]],["multiplier"],["port","input"]],["input_b",[[2,4],[2,24]],[[2,17],[2,24]],["multiplier"],["port","input"]],["output_z",[[3,4],[3,26]],[[3,18],[3,26]],["multiplier"],["port","output"]],["clk",[[4,4],[4,13]],[[4,10],[4,13]],["multiplier"],["port","input"]],["rst",[[5,4],[5,13]],[[5,10],[5,13]],["multiplier"],["port","input"]],["a_expo_is_ff",[[8,2],[8,36]],[[8,7],[8,19]],["multiplier"],["variable","wire"]],["b_expo_is_ff",[[9,2],[9,36]],[[9,7],[9,19]],["multiplier"],["variable","wire"]],["a_expo_is_00",[[11,2],[11,37]],[[11,7],[11,19]],["multiplier"],["variable","wire"]],["b_expo_is_00",[[12,2],[12,37]],[[12,7],[12,19]],["multiplier"],["variable","wire"]],["a_frac_is_00",[[14,2],[14,37]],[[14,7],[14,19]],["multiplier"],["variable","wire"]],["b_frac_is_00",[[15,2],[15,37]],[[15,7],[15,19]],["multiplier"],["variable","wire"]],["a_is_inf",[[17,2],[17,41]],[[17,7],[17,15]],["multiplier"],["variable","wire"]],["b_is_inf",[[18,2],[18,41]],[[18,7],[18,15]],["multiplier"],["variable","wire"]],["a_is_nan",[[20,2],[20,43]],[[20,7],[20,15]],["multiplier"],["variable","wire"]],["b_is_nan",[[21,2],[21,43]],[[21,7],[21,15]],["multiplier"],["variable","wire"]],["a_is_0",[[23,2],[23,40]],[[23,7],[23,13]],["multiplier"],["variable","wire"]],["b_is_0",[[24,2],[24,40]],[[24,7],[24,13]],["multiplier"],["variable","wire"]],["s_is_inf",[[26,2],[26,33]],[[26,7],[26,15]],["multiplier"],["variable","wire"]],["s_is_nan",[[27,2],[27,69]],[[27,7],[27,15]],["multiplier"],["variable","wire"]],["exp",[[29,2],[29,68]],[[29,13],[29,16]],["multiplier"],["variable","wire"]],["partial_product",[[31,2],[31,36]],[[31,14],[31,29]],["multiplier"],["variable","wire"]],["partial_product_extend",[[32,2],[32,43]],[[32,14],[32,36]],["multiplier"],["variable","wire"]],["z_sum",[[33,2],[33,19]],[[33,14],[33,19]],["multiplier"],["variable","wire"]],["z_carry",[[34,2],[34,21]],[[34,14],[34,21]],["multiplier"],["variable","wire"]],["z_out",[[35,2],[35,18]],[[35,13],[35,18]],["multiplier"],["variable","wire"]],["temp_sum",[[37,2],[37,22]],[[37,14],[37,22]],["multiplier"],["variable","wire"]],["temp_carry",[[38,2],[38,17]],[[38,7],[38,17]],["multiplier"],["variable","wire"]],["frac_a",[[40,2],[40,52]],[[40,14],[40,20]],["multiplier"],["variable","wire"]],["frac_b",[[41,2],[41,52]],[[41,14],[41,20]],["multiplier"],["variable","wire"]],["sign",[[42,2],[42,37]],[[42,7],[42,11]],["multiplier"],["variable","wire"]],["booth",[[46,2],[49,64]],[[46,14],[46,19]],["multiplier"],["instance","booth_24x24"]],["wallace",[[66,2],[69,39]],[[66,18],[66,25]],["multiplier"],["instance","wallace_tree_24"]],["cla",[[71,2],[71,61]],[[71,15],[71,18]],["multiplier"],["instance","cla_48_adder"]],["temp_frac",[[74,2],[74,22]],[[74,13],[74,22]],["multiplier"],["variable","reg"]],["temp_exp",[[75,2],[75,20]],[[75,12],[75,20]],["multiplier"],["variable","reg"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/test_bench_tb.v",[[[[[["test_bench_tb",[[1,0],[1,21]],[[1,7],[1,20]],[],["module"]],[46,9]],[[["clk",[[2,2],[2,9]],[[2,6],[2,9]],["test_bench_tb"],["variable","reg"]],["rst",[[3,2],[3,9]],[[3,6],[3,9]],["test_bench_tb"],["variable","reg"]],["a",[[4,2],[4,14]],[[4,13],[4,14]],["test_bench_tb"],["variable","reg"]],["b",[[5,2],[5,14]],[[5,13],[5,14]],["test_bench_tb"],["variable","reg"]],["c",[[6,2],[6,14]],[[6,13],[6,14]],["test_bench_tb"],["variable","reg"]],["d",[[8,2],[8,14]],[[8,13],[8,14]],["test_bench_tb"],["variable","reg"]],["f",[[9,2],[9,14]],[[9,13],[9,14]],["test_bench_tb"],["variable","reg"]],["e",[[10,2],[10,15]],[[10,14],[10,15]],["test_bench_tb"],["variable","wire"]],["g",[[11,2],[11,8]],[[11,7],[11,8]],["test_bench_tb"],["variable","wire"]],["pp",[[14,2],[14,23]],[[14,14],[14,16]],["test_bench_tb"],["variable","wire"]],["final",[[15,2],[15,19]],[[15,14],[15,19]],["test_bench_tb"],["variable","wire"]],["out",[[16,2],[16,10]],[[16,7],[16,10]],["test_bench_tb"],["variable","wire"]],["carry",[[17,2],[17,12]],[[17,7],[17,12]],["test_bench_tb"],["variable","wire"]],["cout",[[18,2],[18,17]],[[18,13],[18,17]],["test_bench_tb"],["variable","wire"]],["m",[[44,2],[44,29]],[[44,13],[44,14]],["test_bench_tb"],["instance","multiplier"]]]]]]],null,0]],["/mnt/d/others/shulva-learning/projects/hias_arch/multiplier/wallace_tree.v",[[[[[["wallace_tree",[[0,0],[8,2]],[[0,7],[0,19]],[],["module"]],[29,0]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["wallace_tree"],["port","input"]],["rst",[[2,2],[2,11]],[[2,8],[2,11]],["wallace_tree"],["port","input"]],["a",[[3,2],[3,16]],[[3,15],[3,16]],["wallace_tree"],["port","input"]],["cin",[[4,2],[4,17]],[[4,14],[4,17]],["wallace_tree"],["port","input"]],["cout",[[5,2],[5,19]],[[5,15],[5,19]],["wallace_tree"],["port","output"]],["s",[[6,2],[6,10]],[[6,9],[6,10]],["wallace_tree"],["port","output"]],["carry",[[7,2],[7,14]],[[7,9],[7,14]],["wallace_tree"],["port","output"]],["s0",[[10,2],[10,15]],[[10,13],[10,15]],["wallace_tree"],["variable","wire"]],["l1_1",[[12,2],[12,47]],[[12,13],[12,17]],["wallace_tree"],["instance","full_adder"]],["l1_2",[[13,2],[13,47]],[[13,13],[13,17]],["wallace_tree"],["instance","full_adder"]],["l1_3",[[14,2],[14,47]],[[14,13],[14,17]],["wallace_tree"],["instance","full_adder"]],["l1_4",[[15,2],[15,49]],[[15,13],[15,17]],["wallace_tree"],["instance","full_adder"]],["l2_1",[[17,2],[17,50]],[[17,13],[17,17]],["wallace_tree"],["instance","full_adder"]],["l2_2",[[18,2],[18,52]],[[18,13],[18,17]],["wallace_tree"],["instance","full_adder"]],["l2_3",[[19,2],[19,52]],[[19,13],[19,17]],["wallace_tree"],["instance","full_adder"]],["l3_1",[[21,2],[21,50]],[[21,13],[21,17]],["wallace_tree"],["instance","full_adder"]],["l3_2",[[22,2],[22,53]],[[22,13],[22,17]],["wallace_tree"],["instance","full_adder"]],["l4",[[24,2],[24,49]],[[24,13],[24,15]],["wallace_tree"],["instance","full_adder"]],["l5",[[26,2],[26,44]],[[26,13],[26,15]],["wallace_tree"],["instance","full_adder"]]]]],[[["wallace_tree_24",[[30,0],[51,2]],[[30,7],[30,22]],[],["module"]],[67,9]],[[["clk",[[31,2],[31,11]],[[31,8],[31,11]],["wallace_tree_24"],["port","input"]],["rst",[[32,2],[32,11]],[[32,8],[32,11]],["wallace_tree_24"],["port","input"]],["pp1",[[33,2],[33,18]],[[33,15],[33,18]],["wallace_tree_24"],["port","input"]],["pp2",[[34,2],[34,18]],[[34,15],[34,18]],["wallace_tree_24"],["port","input"]],["pp3",[[35,2],[35,18]],[[35,15],[35,18]],["wallace_tree_24"],["port","input"]],["pp4",[[36,2],[36,18]],[[36,15],[36,18]],["wallace_tree_24"],["port","input"]],["pp5",[[37,2],[37,18]],[[37,15],[37,18]],["wallace_tree_24"],["port","input"]],["pp6",[[38,2],[38,18]],[[38,15],[38,18]],["wallace_tree_24"],["port","input"]],["pp7",[[39,2],[39,18]],[[39,15],[39,18]],["wallace_tree_24"],["port","input"]],["pp8",[[40,2],[40,18]],[[40,15],[40,18]],["wallace_tree_24"],["port","input"]],["pp9",[[41,2],[41,18]],[[41,15],[41,18]],["wallace_tree_24"],["port","input"]],["pp10",[[42,2],[42,19]],[[42,15],[42,19]],["wallace_tree_24"],["port","input"]],["pp11",[[43,2],[43,19]],[[43,15],[43,19]],["wallace_tree_24"],["port","input"]],["pp12",[[44,2],[44,19]],[[44,15],[44,19]],["wallace_tree_24"],["port","input"]],["pp13",[[45,2],[45,19]],[[45,15],[45,19]],["wallace_tree_24"],["port","input"]],["cin",[[47,2],[47,17]],[[47,14],[47,17]],["wallace_tree_24"],["port","input"]],["carry",[[48,2],[48,21]],[[48,16],[48,21]],["wallace_tree_24"],["port","output"]],["sum",[[49,2],[49,19]],[[49,16],[49,19]],["wallace_tree_24"],["port","output"]],["cout",[[50,2],[50,19]],[[50,15],[50,19]],["wallace_tree_24"],["port","output"]],["connect",[[53,2],[53,27]],[[53,13],[53,20]],["wallace_tree_24"],["variable","wire"]],["i",[[56,2],[56,10]],[[56,9],[56,10]],["wallace_tree_24"],["variable","genvar"]],["w_t",[[59,6],[61,46]],[[59,19],[59,22]],["wallace_tree_24"],["instance","wallace_tree"]]]]]]],null,0]]]}