
dma-reader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000777c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  0800783c  0800783c  0000883c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079dc  080079dc  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080079dc  080079dc  000089dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079e4  080079e4  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079e4  080079e4  000089e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079e8  080079e8  000089e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080079ec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  20000068  08007a54  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  08007a54  00009380  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113bc  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002841  00000000  00000000  0001a44c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fd8  00000000  00000000  0001cc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c58  00000000  00000000  0001dc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001699b  00000000  00000000  0001e8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014164  00000000  00000000  0003525b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088149  00000000  00000000  000493bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1508  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004094  00000000  00000000  000d154c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000d55e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007824 	.word	0x08007824

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08007824 	.word	0x08007824

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 8000460:	b5b0      	push	{r4, r5, r7, lr}
 8000462:	b086      	sub	sp, #24
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	b29a      	uxth	r2, r3
 8000470:	2517      	movs	r5, #23
 8000472:	197c      	adds	r4, r7, r5
 8000474:	2301      	movs	r3, #1
 8000476:	425b      	negs	r3, r3
 8000478:	68b9      	ldr	r1, [r7, #8]
 800047a:	4808      	ldr	r0, [pc, #32]	@ (800049c <_write+0x3c>)
 800047c:	f005 f942 	bl	8005704 <HAL_UART_Transmit>
 8000480:	0003      	movs	r3, r0
 8000482:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 8000484:	197b      	adds	r3, r7, r5
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d101      	bne.n	8000490 <_write+0x30>
		return len;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	e001      	b.n	8000494 <_write+0x34>
	else
		return -1;
 8000490:	2301      	movs	r3, #1
 8000492:	425b      	negs	r3, r3
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b006      	add	sp, #24
 800049a:	bdb0      	pop	{r4, r5, r7, pc}
 800049c:	2000019c 	.word	0x2000019c

080004a0 <MPU6050_WakeUp>:

uint8_t MPU6050_WakeUp(I2C_HandleTypeDef *i2c){
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b088      	sub	sp, #32
 80004a4:	af04      	add	r7, sp, #16
 80004a6:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x0;
 80004a8:	210f      	movs	r1, #15
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	2200      	movs	r2, #0
 80004ae:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Write(i2c,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,100)==HAL_OK)
 80004b0:	6878      	ldr	r0, [r7, #4]
 80004b2:	2364      	movs	r3, #100	@ 0x64
 80004b4:	9302      	str	r3, [sp, #8]
 80004b6:	2301      	movs	r3, #1
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	9300      	str	r3, [sp, #0]
 80004be:	2301      	movs	r3, #1
 80004c0:	226b      	movs	r2, #107	@ 0x6b
 80004c2:	21d0      	movs	r1, #208	@ 0xd0
 80004c4:	f001 fbc4 	bl	8001c50 <HAL_I2C_Mem_Write>
 80004c8:	1e03      	subs	r3, r0, #0
 80004ca:	d101      	bne.n	80004d0 <MPU6050_WakeUp+0x30>
		return 1;
 80004cc:	2301      	movs	r3, #1
 80004ce:	e000      	b.n	80004d2 <MPU6050_WakeUp+0x32>
	else
		return 0;
 80004d0:	2300      	movs	r3, #0
}
 80004d2:	0018      	movs	r0, r3
 80004d4:	46bd      	mov	sp, r7
 80004d6:	b004      	add	sp, #16
 80004d8:	bd80      	pop	{r7, pc}
	...

080004dc <MPU6050_Read_DMA>:

void MPU6050_Read_DMA() {
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af02      	add	r7, sp, #8
    if(HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR<<1 , REG_ACCEL_XOUT_H, 1, acc_buffer, 6)==HAL_OK)
 80004e2:	480c      	ldr	r0, [pc, #48]	@ (8000514 <MPU6050_Read_DMA+0x38>)
 80004e4:	2306      	movs	r3, #6
 80004e6:	9301      	str	r3, [sp, #4]
 80004e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000518 <MPU6050_Read_DMA+0x3c>)
 80004ea:	9300      	str	r3, [sp, #0]
 80004ec:	2301      	movs	r3, #1
 80004ee:	223b      	movs	r2, #59	@ 0x3b
 80004f0:	21d0      	movs	r1, #208	@ 0xd0
 80004f2:	f001 fcdb 	bl	8001eac <HAL_I2C_Mem_Read_DMA>
 80004f6:	1e03      	subs	r3, r0, #0
 80004f8:	d104      	bne.n	8000504 <MPU6050_Read_DMA+0x28>
    	printf("\nDMA initiation success!");
 80004fa:	4b08      	ldr	r3, [pc, #32]	@ (800051c <MPU6050_Read_DMA+0x40>)
 80004fc:	0018      	movs	r0, r3
 80004fe:	f006 fa95 	bl	8006a2c <iprintf>
    else
    	printf("\nDMA initiation failed!");

}
 8000502:	e003      	b.n	800050c <MPU6050_Read_DMA+0x30>
    	printf("\nDMA initiation failed!");
 8000504:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <MPU6050_Read_DMA+0x44>)
 8000506:	0018      	movs	r0, r3
 8000508:	f006 fa90 	bl	8006a2c <iprintf>
}
 800050c:	46c0      	nop			@ (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	20000084 	.word	0x20000084
 8000518:	20000224 	.word	0x20000224
 800051c:	0800783c 	.word	0x0800783c
 8000520:	08007858 	.word	0x08007858

08000524 <HAL_I2C_MemRxCpltCallback>:


void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
    }
    	printf("\nReading through DMA complete!");
 800052c:	4b03      	ldr	r3, [pc, #12]	@ (800053c <HAL_I2C_MemRxCpltCallback+0x18>)
 800052e:	0018      	movs	r0, r3
 8000530:	f006 fa7c 	bl	8006a2c <iprintf>
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b002      	add	sp, #8
 800053a:	bd80      	pop	{r7, pc}
 800053c:	08007870 	.word	0x08007870

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b590      	push	{r4, r7, lr}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000546:	f000 fd5b 	bl	8001000 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054a:	f000 f84d 	bl	80005e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054e:	f000 fa2d 	bl	80009ac <MX_GPIO_Init>
  MX_DMA_Init();
 8000552:	f000 fa0d 	bl	8000970 <MX_DMA_Init>
  MX_I2C1_Init();
 8000556:	f000 f8c3 	bl	80006e0 <MX_I2C1_Init>
  MX_RTC_Init();
 800055a:	f000 f901 	bl	8000760 <MX_RTC_Init>
  MX_SPI1_Init();
 800055e:	f000 f99f 	bl	80008a0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000562:	f000 f9d5 	bl	8000910 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("*****************Started MPU code***********************\n");
 8000566:	4b19      	ldr	r3, [pc, #100]	@ (80005cc <main+0x8c>)
 8000568:	0018      	movs	r0, r3
 800056a:	f006 fac5 	bl	8006af8 <puts>
  printf("Waking up the sensor now.");
 800056e:	4b18      	ldr	r3, [pc, #96]	@ (80005d0 <main+0x90>)
 8000570:	0018      	movs	r0, r3
 8000572:	f006 fa5b 	bl	8006a2c <iprintf>
    uint8_t stat = MPU6050_WakeUp(&hi2c1);
 8000576:	1dfc      	adds	r4, r7, #7
 8000578:	4b16      	ldr	r3, [pc, #88]	@ (80005d4 <main+0x94>)
 800057a:	0018      	movs	r0, r3
 800057c:	f7ff ff90 	bl	80004a0 <MPU6050_WakeUp>
 8000580:	0003      	movs	r3, r0
 8000582:	7023      	strb	r3, [r4, #0]
    if(stat==1)
 8000584:	1dfb      	adds	r3, r7, #7
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d104      	bne.n	8000596 <main+0x56>
  	  printf("\nSensor woke up!");
 800058c:	4b12      	ldr	r3, [pc, #72]	@ (80005d8 <main+0x98>)
 800058e:	0018      	movs	r0, r3
 8000590:	f006 fa4c 	bl	8006a2c <iprintf>
 8000594:	e003      	b.n	800059e <main+0x5e>
    else
  	  printf("\nFailed to wake up sensor!");
 8000596:	4b11      	ldr	r3, [pc, #68]	@ (80005dc <main+0x9c>)
 8000598:	0018      	movs	r0, r3
 800059a:	f006 fa47 	bl	8006a2c <iprintf>

    HAL_Delay(500);
 800059e:	23fa      	movs	r3, #250	@ 0xfa
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	0018      	movs	r0, r3
 80005a4:	f000 fd9c 	bl	80010e0 <HAL_Delay>
    printf("\nStarting DMA...");
 80005a8:	4b0d      	ldr	r3, [pc, #52]	@ (80005e0 <main+0xa0>)
 80005aa:	0018      	movs	r0, r3
 80005ac:	f006 fa3e 	bl	8006a2c <iprintf>
    MPU6050_Read_DMA();
 80005b0:	f7ff ff94 	bl	80004dc <MPU6050_Read_DMA>
    printf("\nDMA exited!");
 80005b4:	4b0b      	ldr	r3, [pc, #44]	@ (80005e4 <main+0xa4>)
 80005b6:	0018      	movs	r0, r3
 80005b8:	f006 fa38 	bl	8006a2c <iprintf>
//	uint8_t data = 0x0;
//  if(HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,2000)==HAL_OK)
//	  printf("\nSensor woke up!");
//  else
//	  printf("\nFailed to wake up sensor!");
    HAL_Delay(1000);
 80005bc:	23fa      	movs	r3, #250	@ 0xfa
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	0018      	movs	r0, r3
 80005c2:	f000 fd8d 	bl	80010e0 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	e7fd      	b.n	80005c6 <main+0x86>
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	08007890 	.word	0x08007890
 80005d0:	080078cc 	.word	0x080078cc
 80005d4:	20000084 	.word	0x20000084
 80005d8:	080078e8 	.word	0x080078e8
 80005dc:	080078fc 	.word	0x080078fc
 80005e0:	08007918 	.word	0x08007918
 80005e4:	0800792c 	.word	0x0800792c

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b09d      	sub	sp, #116	@ 0x74
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	2438      	movs	r4, #56	@ 0x38
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	0018      	movs	r0, r3
 80005f4:	2338      	movs	r3, #56	@ 0x38
 80005f6:	001a      	movs	r2, r3
 80005f8:	2100      	movs	r1, #0
 80005fa:	f006 fb73 	bl	8006ce4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fe:	2324      	movs	r3, #36	@ 0x24
 8000600:	18fb      	adds	r3, r7, r3
 8000602:	0018      	movs	r0, r3
 8000604:	2314      	movs	r3, #20
 8000606:	001a      	movs	r2, r3
 8000608:	2100      	movs	r1, #0
 800060a:	f006 fb6b 	bl	8006ce4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800060e:	003b      	movs	r3, r7
 8000610:	0018      	movs	r0, r3
 8000612:	2324      	movs	r3, #36	@ 0x24
 8000614:	001a      	movs	r2, r3
 8000616:	2100      	movs	r1, #0
 8000618:	f006 fb64 	bl	8006ce4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800061c:	4b2e      	ldr	r3, [pc, #184]	@ (80006d8 <SystemClock_Config+0xf0>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a2e      	ldr	r2, [pc, #184]	@ (80006dc <SystemClock_Config+0xf4>)
 8000622:	401a      	ands	r2, r3
 8000624:	4b2c      	ldr	r3, [pc, #176]	@ (80006d8 <SystemClock_Config+0xf0>)
 8000626:	2180      	movs	r1, #128	@ 0x80
 8000628:	0109      	lsls	r1, r1, #4
 800062a:	430a      	orrs	r2, r1
 800062c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800062e:	0021      	movs	r1, r4
 8000630:	187b      	adds	r3, r7, r1
 8000632:	220a      	movs	r2, #10
 8000634:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2201      	movs	r2, #1
 800063a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2210      	movs	r2, #16
 8000640:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2201      	movs	r2, #1
 8000646:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2202      	movs	r2, #2
 800064c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2200      	movs	r2, #0
 8000652:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2280      	movs	r2, #128	@ 0x80
 8000658:	0312      	lsls	r2, r2, #12
 800065a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	2280      	movs	r2, #128	@ 0x80
 8000660:	0412      	lsls	r2, r2, #16
 8000662:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	187b      	adds	r3, r7, r1
 8000666:	0018      	movs	r0, r3
 8000668:	f003 fbde 	bl	8003e28 <HAL_RCC_OscConfig>
 800066c:	1e03      	subs	r3, r0, #0
 800066e:	d001      	beq.n	8000674 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000670:	f000 fa4c 	bl	8000b0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000674:	2124      	movs	r1, #36	@ 0x24
 8000676:	187b      	adds	r3, r7, r1
 8000678:	220f      	movs	r2, #15
 800067a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2203      	movs	r2, #3
 8000680:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2101      	movs	r1, #1
 8000698:	0018      	movs	r0, r3
 800069a:	f003 ff99 	bl	80045d0 <HAL_RCC_ClockConfig>
 800069e:	1e03      	subs	r3, r0, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80006a2:	f000 fa33 	bl	8000b0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80006a6:	003b      	movs	r3, r7
 80006a8:	222a      	movs	r2, #42	@ 0x2a
 80006aa:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006ac:	003b      	movs	r3, r7
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006b2:	003b      	movs	r3, r7
 80006b4:	2200      	movs	r2, #0
 80006b6:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80006b8:	003b      	movs	r3, r7
 80006ba:	2280      	movs	r2, #128	@ 0x80
 80006bc:	0292      	lsls	r2, r2, #10
 80006be:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006c0:	003b      	movs	r3, r7
 80006c2:	0018      	movs	r0, r3
 80006c4:	f004 f988 	bl	80049d8 <HAL_RCCEx_PeriphCLKConfig>
 80006c8:	1e03      	subs	r3, r0, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80006cc:	f000 fa1e 	bl	8000b0c <Error_Handler>
  }
}
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	b01d      	add	sp, #116	@ 0x74
 80006d6:	bd90      	pop	{r4, r7, pc}
 80006d8:	40007000 	.word	0x40007000
 80006dc:	ffffe7ff 	.word	0xffffe7ff

080006e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000754 <MX_I2C1_Init+0x74>)
 80006e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000758 <MX_I2C1_Init+0x78>)
 80006e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80006ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000754 <MX_I2C1_Init+0x74>)
 80006ec:	4a1b      	ldr	r2, [pc, #108]	@ (800075c <MX_I2C1_Init+0x7c>)
 80006ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006f0:	4b18      	ldr	r3, [pc, #96]	@ (8000754 <MX_I2C1_Init+0x74>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006f6:	4b17      	ldr	r3, [pc, #92]	@ (8000754 <MX_I2C1_Init+0x74>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006fc:	4b15      	ldr	r3, [pc, #84]	@ (8000754 <MX_I2C1_Init+0x74>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000702:	4b14      	ldr	r3, [pc, #80]	@ (8000754 <MX_I2C1_Init+0x74>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000708:	4b12      	ldr	r3, [pc, #72]	@ (8000754 <MX_I2C1_Init+0x74>)
 800070a:	2200      	movs	r2, #0
 800070c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800070e:	4b11      	ldr	r3, [pc, #68]	@ (8000754 <MX_I2C1_Init+0x74>)
 8000710:	2200      	movs	r2, #0
 8000712:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000714:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <MX_I2C1_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <MX_I2C1_Init+0x74>)
 800071c:	0018      	movs	r0, r3
 800071e:	f001 f9f1 	bl	8001b04 <HAL_I2C_Init>
 8000722:	1e03      	subs	r3, r0, #0
 8000724:	d001      	beq.n	800072a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000726:	f000 f9f1 	bl	8000b0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800072a:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <MX_I2C1_Init+0x74>)
 800072c:	2100      	movs	r1, #0
 800072e:	0018      	movs	r0, r3
 8000730:	f003 fae2 	bl	8003cf8 <HAL_I2CEx_ConfigAnalogFilter>
 8000734:	1e03      	subs	r3, r0, #0
 8000736:	d001      	beq.n	800073c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000738:	f000 f9e8 	bl	8000b0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <MX_I2C1_Init+0x74>)
 800073e:	2100      	movs	r1, #0
 8000740:	0018      	movs	r0, r3
 8000742:	f003 fb25 	bl	8003d90 <HAL_I2CEx_ConfigDigitalFilter>
 8000746:	1e03      	subs	r3, r0, #0
 8000748:	d001      	beq.n	800074e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800074a:	f000 f9df 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000084 	.word	0x20000084
 8000758:	40005400 	.word	0x40005400
 800075c:	00b07cb4 	.word	0x00b07cb4

08000760 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b090      	sub	sp, #64	@ 0x40
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000766:	232c      	movs	r3, #44	@ 0x2c
 8000768:	18fb      	adds	r3, r7, r3
 800076a:	0018      	movs	r0, r3
 800076c:	2314      	movs	r3, #20
 800076e:	001a      	movs	r2, r3
 8000770:	2100      	movs	r1, #0
 8000772:	f006 fab7 	bl	8006ce4 <memset>
  RTC_DateTypeDef sDate = {0};
 8000776:	2328      	movs	r3, #40	@ 0x28
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	2200      	movs	r2, #0
 800077c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800077e:	003b      	movs	r3, r7
 8000780:	0018      	movs	r0, r3
 8000782:	2328      	movs	r3, #40	@ 0x28
 8000784:	001a      	movs	r2, r3
 8000786:	2100      	movs	r1, #0
 8000788:	f006 faac 	bl	8006ce4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800078c:	4b41      	ldr	r3, [pc, #260]	@ (8000894 <MX_RTC_Init+0x134>)
 800078e:	4a42      	ldr	r2, [pc, #264]	@ (8000898 <MX_RTC_Init+0x138>)
 8000790:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000792:	4b40      	ldr	r3, [pc, #256]	@ (8000894 <MX_RTC_Init+0x134>)
 8000794:	2200      	movs	r2, #0
 8000796:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8000798:	4b3e      	ldr	r3, [pc, #248]	@ (8000894 <MX_RTC_Init+0x134>)
 800079a:	221f      	movs	r2, #31
 800079c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 800079e:	4b3d      	ldr	r3, [pc, #244]	@ (8000894 <MX_RTC_Init+0x134>)
 80007a0:	4a3e      	ldr	r2, [pc, #248]	@ (800089c <MX_RTC_Init+0x13c>)
 80007a2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007a4:	4b3b      	ldr	r3, [pc, #236]	@ (8000894 <MX_RTC_Init+0x134>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80007aa:	4b3a      	ldr	r3, [pc, #232]	@ (8000894 <MX_RTC_Init+0x134>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007b0:	4b38      	ldr	r3, [pc, #224]	@ (8000894 <MX_RTC_Init+0x134>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007b6:	4b37      	ldr	r3, [pc, #220]	@ (8000894 <MX_RTC_Init+0x134>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007bc:	4b35      	ldr	r3, [pc, #212]	@ (8000894 <MX_RTC_Init+0x134>)
 80007be:	0018      	movs	r0, r3
 80007c0:	f004 fa66 	bl	8004c90 <HAL_RTC_Init>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80007c8:	f000 f9a0 	bl	8000b0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80007cc:	212c      	movs	r1, #44	@ 0x2c
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2200      	movs	r2, #0
 80007d8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2200      	movs	r2, #0
 80007de:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80007e6:	187b      	adds	r3, r7, r1
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80007ec:	1879      	adds	r1, r7, r1
 80007ee:	4b29      	ldr	r3, [pc, #164]	@ (8000894 <MX_RTC_Init+0x134>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	0018      	movs	r0, r3
 80007f4:	f004 fae8 	bl	8004dc8 <HAL_RTC_SetTime>
 80007f8:	1e03      	subs	r3, r0, #0
 80007fa:	d001      	beq.n	8000800 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 80007fc:	f000 f986 	bl	8000b0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000800:	2128      	movs	r1, #40	@ 0x28
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2201      	movs	r2, #1
 800080c:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2201      	movs	r2, #1
 8000812:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2200      	movs	r2, #0
 8000818:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800081a:	1879      	adds	r1, r7, r1
 800081c:	4b1d      	ldr	r3, [pc, #116]	@ (8000894 <MX_RTC_Init+0x134>)
 800081e:	2200      	movs	r2, #0
 8000820:	0018      	movs	r0, r3
 8000822:	f004 fb7b 	bl	8004f1c <HAL_RTC_SetDate>
 8000826:	1e03      	subs	r3, r0, #0
 8000828:	d001      	beq.n	800082e <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800082a:	f000 f96f 	bl	8000b0c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 800082e:	003b      	movs	r3, r7
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8000834:	003b      	movs	r3, r7
 8000836:	2200      	movs	r2, #0
 8000838:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 800083a:	003b      	movs	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000840:	003b      	movs	r3, r7
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000846:	003b      	movs	r3, r7
 8000848:	2200      	movs	r2, #0
 800084a:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800084c:	003b      	movs	r3, r7
 800084e:	2200      	movs	r2, #0
 8000850:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000852:	003b      	movs	r3, r7
 8000854:	2200      	movs	r2, #0
 8000856:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000858:	003b      	movs	r3, r7
 800085a:	22f0      	movs	r2, #240	@ 0xf0
 800085c:	0512      	lsls	r2, r2, #20
 800085e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000860:	003b      	movs	r3, r7
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8000866:	003b      	movs	r3, r7
 8000868:	2220      	movs	r2, #32
 800086a:	2101      	movs	r1, #1
 800086c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800086e:	003b      	movs	r3, r7
 8000870:	2280      	movs	r2, #128	@ 0x80
 8000872:	0052      	lsls	r2, r2, #1
 8000874:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8000876:	0039      	movs	r1, r7
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <MX_RTC_Init+0x134>)
 800087a:	2200      	movs	r2, #0
 800087c:	0018      	movs	r0, r3
 800087e:	f004 fbe1 	bl	8005044 <HAL_RTC_SetAlarm_IT>
 8000882:	1e03      	subs	r3, r0, #0
 8000884:	d001      	beq.n	800088a <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8000886:	f000 f941 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800088a:	46c0      	nop			@ (mov r8, r8)
 800088c:	46bd      	mov	sp, r7
 800088e:	b010      	add	sp, #64	@ 0x40
 8000890:	bd80      	pop	{r7, pc}
 8000892:	46c0      	nop			@ (mov r8, r8)
 8000894:	20000120 	.word	0x20000120
 8000898:	40002800 	.word	0x40002800
 800089c:	000003ff 	.word	0x000003ff

080008a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008a4:	4b18      	ldr	r3, [pc, #96]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008a6:	4a19      	ldr	r2, [pc, #100]	@ (800090c <MX_SPI1_Init+0x6c>)
 80008a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008aa:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008ac:	2282      	movs	r2, #130	@ 0x82
 80008ae:	0052      	lsls	r2, r2, #1
 80008b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008b2:	4b15      	ldr	r3, [pc, #84]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b8:	4b13      	ldr	r3, [pc, #76]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008be:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c4:	4b10      	ldr	r3, [pc, #64]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008cc:	2280      	movs	r2, #128	@ 0x80
 80008ce:	0092      	lsls	r2, r2, #2
 80008d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80008d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008d4:	2220      	movs	r2, #32
 80008d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008da:	2200      	movs	r2, #0
 80008dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008de:	4b0a      	ldr	r3, [pc, #40]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e4:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008ea:	4b07      	ldr	r3, [pc, #28]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008ec:	2207      	movs	r2, #7
 80008ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008f0:	4b05      	ldr	r3, [pc, #20]	@ (8000908 <MX_SPI1_Init+0x68>)
 80008f2:	0018      	movs	r0, r3
 80008f4:	f004 fe1e 	bl	8005534 <HAL_SPI_Init>
 80008f8:	1e03      	subs	r3, r0, #0
 80008fa:	d001      	beq.n	8000900 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008fc:	f000 f906 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000900:	46c0      	nop			@ (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	20000144 	.word	0x20000144
 800090c:	40013000 	.word	0x40013000

08000910 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000914:	4b14      	ldr	r3, [pc, #80]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000916:	4a15      	ldr	r2, [pc, #84]	@ (800096c <MX_USART2_UART_Init+0x5c>)
 8000918:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800091a:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 800091c:	22e1      	movs	r2, #225	@ 0xe1
 800091e:	0252      	lsls	r2, r2, #9
 8000920:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000922:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000928:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000936:	220c      	movs	r2, #12
 8000938:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093a:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 800093c:	2200      	movs	r2, #0
 800093e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000948:	2200      	movs	r2, #0
 800094a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 800094e:	2200      	movs	r2, #0
 8000950:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000952:	4b05      	ldr	r3, [pc, #20]	@ (8000968 <MX_USART2_UART_Init+0x58>)
 8000954:	0018      	movs	r0, r3
 8000956:	f004 fe81 	bl	800565c <HAL_UART_Init>
 800095a:	1e03      	subs	r3, r0, #0
 800095c:	d001      	beq.n	8000962 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800095e:	f000 f8d5 	bl	8000b0c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000962:	46c0      	nop			@ (mov r8, r8)
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	2000019c 	.word	0x2000019c
 800096c:	40004400 	.word	0x40004400

08000970 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000976:	4b0c      	ldr	r3, [pc, #48]	@ (80009a8 <MX_DMA_Init+0x38>)
 8000978:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800097a:	4b0b      	ldr	r3, [pc, #44]	@ (80009a8 <MX_DMA_Init+0x38>)
 800097c:	2101      	movs	r1, #1
 800097e:	430a      	orrs	r2, r1
 8000980:	631a      	str	r2, [r3, #48]	@ 0x30
 8000982:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <MX_DMA_Init+0x38>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000986:	2201      	movs	r2, #1
 8000988:	4013      	ands	r3, r2
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800098e:	2200      	movs	r2, #0
 8000990:	2100      	movs	r1, #0
 8000992:	200a      	movs	r0, #10
 8000994:	f000 fc74 	bl	8001280 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000998:	200a      	movs	r0, #10
 800099a:	f000 fc86 	bl	80012aa <HAL_NVIC_EnableIRQ>

}
 800099e:	46c0      	nop			@ (mov r8, r8)
 80009a0:	46bd      	mov	sp, r7
 80009a2:	b002      	add	sp, #8
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	40021000 	.word	0x40021000

080009ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b08b      	sub	sp, #44	@ 0x2c
 80009b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b2:	2414      	movs	r4, #20
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	0018      	movs	r0, r3
 80009b8:	2314      	movs	r3, #20
 80009ba:	001a      	movs	r2, r3
 80009bc:	2100      	movs	r1, #0
 80009be:	f006 f991 	bl	8006ce4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c2:	4b4e      	ldr	r3, [pc, #312]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009c6:	4b4d      	ldr	r3, [pc, #308]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009c8:	2101      	movs	r1, #1
 80009ca:	430a      	orrs	r2, r1
 80009cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009ce:	4b4b      	ldr	r3, [pc, #300]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009d2:	2201      	movs	r2, #1
 80009d4:	4013      	ands	r3, r2
 80009d6:	613b      	str	r3, [r7, #16]
 80009d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009da:	4b48      	ldr	r3, [pc, #288]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009de:	4b47      	ldr	r3, [pc, #284]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009e0:	2102      	movs	r1, #2
 80009e2:	430a      	orrs	r2, r1
 80009e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009e6:	4b45      	ldr	r3, [pc, #276]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009ea:	2202      	movs	r2, #2
 80009ec:	4013      	ands	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f2:	4b42      	ldr	r3, [pc, #264]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009f6:	4b41      	ldr	r3, [pc, #260]	@ (8000afc <MX_GPIO_Init+0x150>)
 80009f8:	2104      	movs	r1, #4
 80009fa:	430a      	orrs	r2, r1
 80009fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009fe:	4b3f      	ldr	r3, [pc, #252]	@ (8000afc <MX_GPIO_Init+0x150>)
 8000a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a02:	2204      	movs	r2, #4
 8000a04:	4013      	ands	r3, r2
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a0a:	4b3c      	ldr	r3, [pc, #240]	@ (8000afc <MX_GPIO_Init+0x150>)
 8000a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a0e:	4b3b      	ldr	r3, [pc, #236]	@ (8000afc <MX_GPIO_Init+0x150>)
 8000a10:	2180      	movs	r1, #128	@ 0x80
 8000a12:	430a      	orrs	r2, r1
 8000a14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a16:	4b39      	ldr	r3, [pc, #228]	@ (8000afc <MX_GPIO_Init+0x150>)
 8000a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a1a:	2280      	movs	r2, #128	@ 0x80
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8000a22:	4937      	ldr	r1, [pc, #220]	@ (8000b00 <MX_GPIO_Init+0x154>)
 8000a24:	23a0      	movs	r3, #160	@ 0xa0
 8000a26:	05db      	lsls	r3, r3, #23
 8000a28:	2200      	movs	r2, #0
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f001 f826 	bl	8001a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8000a30:	4b34      	ldr	r3, [pc, #208]	@ (8000b04 <MX_GPIO_Init+0x158>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	2107      	movs	r1, #7
 8000a36:	0018      	movs	r0, r3
 8000a38:	f001 f820 	bl	8001a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	4a30      	ldr	r2, [pc, #192]	@ (8000b00 <MX_GPIO_Init+0x154>)
 8000a40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	2201      	movs	r2, #1
 8000a46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	2202      	movs	r2, #2
 8000a52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a54:	193a      	adds	r2, r7, r4
 8000a56:	23a0      	movs	r3, #160	@ 0xa0
 8000a58:	05db      	lsls	r3, r3, #23
 8000a5a:	0011      	movs	r1, r2
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f000 fe8f 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8000a62:	0021      	movs	r1, r4
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2213      	movs	r2, #19
 8000a68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2288      	movs	r2, #136	@ 0x88
 8000a6e:	0352      	lsls	r2, r2, #13
 8000a70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a78:	000c      	movs	r4, r1
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	4a22      	ldr	r2, [pc, #136]	@ (8000b08 <MX_GPIO_Init+0x15c>)
 8000a7e:	0019      	movs	r1, r3
 8000a80:	0010      	movs	r0, r2
 8000a82:	f000 fe7d 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8000a86:	0021      	movs	r1, r4
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2280      	movs	r2, #128	@ 0x80
 8000a8c:	0192      	lsls	r2, r2, #6
 8000a8e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	2288      	movs	r2, #136	@ 0x88
 8000a94:	0352      	lsls	r2, r2, #13
 8000a96:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	000c      	movs	r4, r1
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	4a18      	ldr	r2, [pc, #96]	@ (8000b04 <MX_GPIO_Init+0x158>)
 8000aa4:	0019      	movs	r1, r3
 8000aa6:	0010      	movs	r0, r2
 8000aa8:	f000 fe6a 	bl	8001780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000aac:	0021      	movs	r1, r4
 8000aae:	187b      	adds	r3, r7, r1
 8000ab0:	2207      	movs	r2, #7
 8000ab2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	187b      	adds	r3, r7, r1
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	2202      	movs	r2, #2
 8000ac4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac6:	187b      	adds	r3, r7, r1
 8000ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8000b04 <MX_GPIO_Init+0x158>)
 8000aca:	0019      	movs	r1, r3
 8000acc:	0010      	movs	r0, r2
 8000ace:	f000 fe57 	bl	8001780 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2005      	movs	r0, #5
 8000ad8:	f000 fbd2 	bl	8001280 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000adc:	2005      	movs	r0, #5
 8000ade:	f000 fbe4 	bl	80012aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	2007      	movs	r0, #7
 8000ae8:	f000 fbca 	bl	8001280 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000aec:	2007      	movs	r0, #7
 8000aee:	f000 fbdc 	bl	80012aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b00b      	add	sp, #44	@ 0x2c
 8000af8:	bd90      	pop	{r4, r7, pc}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	40021000 	.word	0x40021000
 8000b00:	00009002 	.word	0x00009002
 8000b04:	50000800 	.word	0x50000800
 8000b08:	50000400 	.word	0x50000400

08000b0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b10:	b672      	cpsid	i
}
 8000b12:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	e7fd      	b.n	8000b14 <Error_Handler+0x8>

08000b18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <HAL_MspInit+0x24>)
 8000b1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b20:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <HAL_MspInit+0x24>)
 8000b22:	2101      	movs	r1, #1
 8000b24:	430a      	orrs	r2, r1
 8000b26:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b28:	4b04      	ldr	r3, [pc, #16]	@ (8000b3c <HAL_MspInit+0x24>)
 8000b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b2c:	4b03      	ldr	r3, [pc, #12]	@ (8000b3c <HAL_MspInit+0x24>)
 8000b2e:	2180      	movs	r1, #128	@ 0x80
 8000b30:	0549      	lsls	r1, r1, #21
 8000b32:	430a      	orrs	r2, r1
 8000b34:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	40021000 	.word	0x40021000

08000b40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b089      	sub	sp, #36	@ 0x24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b48:	240c      	movs	r4, #12
 8000b4a:	193b      	adds	r3, r7, r4
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	2314      	movs	r3, #20
 8000b50:	001a      	movs	r2, r3
 8000b52:	2100      	movs	r1, #0
 8000b54:	f006 f8c6 	bl	8006ce4 <memset>
  if(hi2c->Instance==I2C1)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a37      	ldr	r2, [pc, #220]	@ (8000c3c <HAL_I2C_MspInit+0xfc>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d167      	bne.n	8000c32 <HAL_I2C_MspInit+0xf2>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b62:	4b37      	ldr	r3, [pc, #220]	@ (8000c40 <HAL_I2C_MspInit+0x100>)
 8000b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b66:	4b36      	ldr	r3, [pc, #216]	@ (8000c40 <HAL_I2C_MspInit+0x100>)
 8000b68:	2102      	movs	r1, #2
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b6e:	4b34      	ldr	r3, [pc, #208]	@ (8000c40 <HAL_I2C_MspInit+0x100>)
 8000b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b72:	2202      	movs	r2, #2
 8000b74:	4013      	ands	r3, r2
 8000b76:	60bb      	str	r3, [r7, #8]
 8000b78:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b7a:	193b      	adds	r3, r7, r4
 8000b7c:	2280      	movs	r2, #128	@ 0x80
 8000b7e:	0092      	lsls	r2, r2, #2
 8000b80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b82:	193b      	adds	r3, r7, r4
 8000b84:	2212      	movs	r2, #18
 8000b86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	193b      	adds	r3, r7, r4
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	2203      	movs	r2, #3
 8000b92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	2204      	movs	r2, #4
 8000b98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	4a29      	ldr	r2, [pc, #164]	@ (8000c44 <HAL_I2C_MspInit+0x104>)
 8000b9e:	0019      	movs	r1, r3
 8000ba0:	0010      	movs	r0, r2
 8000ba2:	f000 fded 	bl	8001780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ba6:	0021      	movs	r1, r4
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2240      	movs	r2, #64	@ 0x40
 8000bac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bae:	187b      	adds	r3, r7, r1
 8000bb0:	2212      	movs	r2, #18
 8000bb2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2203      	movs	r2, #3
 8000bbe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c44 <HAL_I2C_MspInit+0x104>)
 8000bca:	0019      	movs	r1, r3
 8000bcc:	0010      	movs	r0, r2
 8000bce:	f000 fdd7 	bl	8001780 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c40 <HAL_I2C_MspInit+0x100>)
 8000bd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000bd6:	4b1a      	ldr	r3, [pc, #104]	@ (8000c40 <HAL_I2C_MspInit+0x100>)
 8000bd8:	2180      	movs	r1, #128	@ 0x80
 8000bda:	0389      	lsls	r1, r1, #14
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8000be0:	4b19      	ldr	r3, [pc, #100]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000be2:	4a1a      	ldr	r2, [pc, #104]	@ (8000c4c <HAL_I2C_MspInit+0x10c>)
 8000be4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000be8:	2206      	movs	r2, #6
 8000bea:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bf2:	4b15      	ldr	r3, [pc, #84]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bf8:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000bfa:	2280      	movs	r2, #128	@ 0x80
 8000bfc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bfe:	4b12      	ldr	r3, [pc, #72]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c04:	4b10      	ldr	r3, [pc, #64]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c10:	4b0d      	ldr	r3, [pc, #52]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000c16:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f000 fb63 	bl	80012e4 <HAL_DMA_Init>
 8000c1e:	1e03      	subs	r3, r0, #0
 8000c20:	d001      	beq.n	8000c26 <HAL_I2C_MspInit+0xe6>
    {
      Error_Handler();
 8000c22:	f7ff ff73 	bl	8000b0c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a07      	ldr	r2, [pc, #28]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_I2C_MspInit+0x108>)
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c32:	46c0      	nop			@ (mov r8, r8)
 8000c34:	46bd      	mov	sp, r7
 8000c36:	b009      	add	sp, #36	@ 0x24
 8000c38:	bd90      	pop	{r4, r7, pc}
 8000c3a:	46c0      	nop			@ (mov r8, r8)
 8000c3c:	40005400 	.word	0x40005400
 8000c40:	40021000 	.word	0x40021000
 8000c44:	50000400 	.word	0x50000400
 8000c48:	200000d8 	.word	0x200000d8
 8000c4c:	40020030 	.word	0x40020030

08000c50 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <HAL_RTC_MspInit+0x38>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d10e      	bne.n	8000c80 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000c62:	4b0a      	ldr	r3, [pc, #40]	@ (8000c8c <HAL_RTC_MspInit+0x3c>)
 8000c64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000c66:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <HAL_RTC_MspInit+0x3c>)
 8000c68:	2180      	movs	r1, #128	@ 0x80
 8000c6a:	02c9      	lsls	r1, r1, #11
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2100      	movs	r1, #0
 8000c74:	2002      	movs	r0, #2
 8000c76:	f000 fb03 	bl	8001280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 fb15 	bl	80012aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000c80:	46c0      	nop			@ (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b002      	add	sp, #8
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	40002800 	.word	0x40002800
 8000c8c:	40021000 	.word	0x40021000

08000c90 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b08b      	sub	sp, #44	@ 0x2c
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	2414      	movs	r4, #20
 8000c9a:	193b      	adds	r3, r7, r4
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	2314      	movs	r3, #20
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f006 f81e 	bl	8006ce4 <memset>
  if(hspi->Instance==SPI1)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a28      	ldr	r2, [pc, #160]	@ (8000d50 <HAL_SPI_MspInit+0xc0>)
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	d14a      	bne.n	8000d48 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000cb2:	4b28      	ldr	r3, [pc, #160]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000cb6:	4b27      	ldr	r3, [pc, #156]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cb8:	2180      	movs	r1, #128	@ 0x80
 8000cba:	0149      	lsls	r1, r1, #5
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cc4:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cc6:	2102      	movs	r1, #2
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ccc:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cd0:	2202      	movs	r2, #2
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000cde:	2101      	movs	r1, #1
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <HAL_SPI_MspInit+0xc4>)
 8000ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ce8:	2201      	movs	r2, #1
 8000cea:	4013      	ands	r3, r2
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8000cf0:	193b      	adds	r3, r7, r4
 8000cf2:	2208      	movs	r2, #8
 8000cf4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	2202      	movs	r2, #2
 8000cfa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	193b      	adds	r3, r7, r4
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	193b      	adds	r3, r7, r4
 8000d04:	2203      	movs	r2, #3
 8000d06:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d08:	193b      	adds	r3, r7, r4
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8000d0e:	193b      	adds	r3, r7, r4
 8000d10:	4a11      	ldr	r2, [pc, #68]	@ (8000d58 <HAL_SPI_MspInit+0xc8>)
 8000d12:	0019      	movs	r1, r3
 8000d14:	0010      	movs	r0, r2
 8000d16:	f000 fd33 	bl	8001780 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8000d1a:	0021      	movs	r1, r4
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	22c0      	movs	r2, #192	@ 0xc0
 8000d20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2202      	movs	r2, #2
 8000d26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2203      	movs	r2, #3
 8000d32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3a:	187a      	adds	r2, r7, r1
 8000d3c:	23a0      	movs	r3, #160	@ 0xa0
 8000d3e:	05db      	lsls	r3, r3, #23
 8000d40:	0011      	movs	r1, r2
 8000d42:	0018      	movs	r0, r3
 8000d44:	f000 fd1c 	bl	8001780 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000d48:	46c0      	nop			@ (mov r8, r8)
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b00b      	add	sp, #44	@ 0x2c
 8000d4e:	bd90      	pop	{r4, r7, pc}
 8000d50:	40013000 	.word	0x40013000
 8000d54:	40021000 	.word	0x40021000
 8000d58:	50000400 	.word	0x50000400

08000d5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d5c:	b590      	push	{r4, r7, lr}
 8000d5e:	b089      	sub	sp, #36	@ 0x24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	240c      	movs	r4, #12
 8000d66:	193b      	adds	r3, r7, r4
 8000d68:	0018      	movs	r0, r3
 8000d6a:	2314      	movs	r3, #20
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	2100      	movs	r1, #0
 8000d70:	f005 ffb8 	bl	8006ce4 <memset>
  if(huart->Instance==USART2)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a1c      	ldr	r2, [pc, #112]	@ (8000dec <HAL_UART_MspInit+0x90>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d131      	bne.n	8000de2 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <HAL_UART_MspInit+0x94>)
 8000d80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <HAL_UART_MspInit+0x94>)
 8000d84:	2180      	movs	r1, #128	@ 0x80
 8000d86:	0289      	lsls	r1, r1, #10
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8c:	4b18      	ldr	r3, [pc, #96]	@ (8000df0 <HAL_UART_MspInit+0x94>)
 8000d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <HAL_UART_MspInit+0x94>)
 8000d92:	2101      	movs	r1, #1
 8000d94:	430a      	orrs	r2, r1
 8000d96:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d98:	4b15      	ldr	r3, [pc, #84]	@ (8000df0 <HAL_UART_MspInit+0x94>)
 8000d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	4013      	ands	r3, r2
 8000da0:	60bb      	str	r3, [r7, #8]
 8000da2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000da4:	0021      	movs	r1, r4
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	220c      	movs	r2, #12
 8000daa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2202      	movs	r2, #2
 8000db0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2203      	movs	r2, #3
 8000dbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	2204      	movs	r2, #4
 8000dc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc4:	187a      	adds	r2, r7, r1
 8000dc6:	23a0      	movs	r3, #160	@ 0xa0
 8000dc8:	05db      	lsls	r3, r3, #23
 8000dca:	0011      	movs	r1, r2
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f000 fcd7 	bl	8001780 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	201c      	movs	r0, #28
 8000dd8:	f000 fa52 	bl	8001280 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ddc:	201c      	movs	r0, #28
 8000dde:	f000 fa64 	bl	80012aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b009      	add	sp, #36	@ 0x24
 8000de8:	bd90      	pop	{r4, r7, pc}
 8000dea:	46c0      	nop			@ (mov r8, r8)
 8000dec:	40004400 	.word	0x40004400
 8000df0:	40021000 	.word	0x40021000

08000df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df8:	46c0      	nop			@ (mov r8, r8)
 8000dfa:	e7fd      	b.n	8000df8 <NMI_Handler+0x4>

08000dfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e00:	46c0      	nop			@ (mov r8, r8)
 8000e02:	e7fd      	b.n	8000e00 <HardFault_Handler+0x4>

08000e04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e08:	46c0      	nop			@ (mov r8, r8)
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}

08000e18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e1c:	f000 f944 	bl	80010a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000e2c:	4b03      	ldr	r3, [pc, #12]	@ (8000e3c <RTC_IRQHandler+0x14>)
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f004 fa6a 	bl	8005308 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000e34:	46c0      	nop			@ (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	20000120 	.word	0x20000120

08000e40 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000e44:	2001      	movs	r0, #1
 8000e46:	f000 fe37 	bl	8001ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000e4a:	2002      	movs	r0, #2
 8000e4c:	f000 fe34 	bl	8001ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000e50:	46c0      	nop			@ (mov r8, r8)
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000e5a:	2010      	movs	r0, #16
 8000e5c:	f000 fe2c 	bl	8001ab8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000e60:	2380      	movs	r3, #128	@ 0x80
 8000e62:	019b      	lsls	r3, r3, #6
 8000e64:	0018      	movs	r0, r3
 8000e66:	f000 fe27 	bl	8001ab8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000e6a:	46c0      	nop			@ (mov r8, r8)
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000e74:	4b03      	ldr	r3, [pc, #12]	@ (8000e84 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000e76:	0018      	movs	r0, r3
 8000e78:	f000 fb99 	bl	80015ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000e7c:	46c0      	nop			@ (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	200000d8 	.word	0x200000d8

08000e88 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e8c:	4b03      	ldr	r3, [pc, #12]	@ (8000e9c <USART2_IRQHandler+0x14>)
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f004 fcd8 	bl	8005844 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e94:	46c0      	nop			@ (mov r8, r8)
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	46c0      	nop			@ (mov r8, r8)
 8000e9c:	2000019c 	.word	0x2000019c

08000ea0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
 8000eb0:	e00a      	b.n	8000ec8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000eb2:	e000      	b.n	8000eb6 <_read+0x16>
 8000eb4:	bf00      	nop
 8000eb6:	0001      	movs	r1, r0
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	1c5a      	adds	r2, r3, #1
 8000ebc:	60ba      	str	r2, [r7, #8]
 8000ebe:	b2ca      	uxtb	r2, r1
 8000ec0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	dbf0      	blt.n	8000eb2 <_read+0x12>
  }

  return len;
 8000ed0:	687b      	ldr	r3, [r7, #4]
}
 8000ed2:	0018      	movs	r0, r3
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	b006      	add	sp, #24
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <_close>:
  }
  return len;
}

int _close(int file)
{
 8000eda:	b580      	push	{r7, lr}
 8000edc:	b082      	sub	sp, #8
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	425b      	negs	r3, r3
}
 8000ee6:	0018      	movs	r0, r3
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	b002      	add	sp, #8
 8000eec:	bd80      	pop	{r7, pc}

08000eee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b082      	sub	sp, #8
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	6078      	str	r0, [r7, #4]
 8000ef6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	2280      	movs	r2, #128	@ 0x80
 8000efc:	0192      	lsls	r2, r2, #6
 8000efe:	605a      	str	r2, [r3, #4]
  return 0;
 8000f00:	2300      	movs	r3, #0
}
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b002      	add	sp, #8
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_isatty>:

int _isatty(int file)
{
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b082      	sub	sp, #8
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f12:	2301      	movs	r3, #1
}
 8000f14:	0018      	movs	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b002      	add	sp, #8
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	b004      	add	sp, #16
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f3c:	4a14      	ldr	r2, [pc, #80]	@ (8000f90 <_sbrk+0x5c>)
 8000f3e:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <_sbrk+0x60>)
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f48:	4b13      	ldr	r3, [pc, #76]	@ (8000f98 <_sbrk+0x64>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f50:	4b11      	ldr	r3, [pc, #68]	@ (8000f98 <_sbrk+0x64>)
 8000f52:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <_sbrk+0x68>)
 8000f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f56:	4b10      	ldr	r3, [pc, #64]	@ (8000f98 <_sbrk+0x64>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	18d3      	adds	r3, r2, r3
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d207      	bcs.n	8000f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f64:	f005 ff14 	bl	8006d90 <__errno>
 8000f68:	0003      	movs	r3, r0
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	425b      	negs	r3, r3
 8000f72:	e009      	b.n	8000f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <_sbrk+0x64>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f7a:	4b07      	ldr	r3, [pc, #28]	@ (8000f98 <_sbrk+0x64>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	18d2      	adds	r2, r2, r3
 8000f82:	4b05      	ldr	r3, [pc, #20]	@ (8000f98 <_sbrk+0x64>)
 8000f84:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	0018      	movs	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b006      	add	sp, #24
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20005000 	.word	0x20005000
 8000f94:	00000400 	.word	0x00000400
 8000f98:	2000022c 	.word	0x2000022c
 8000f9c:	20000380 	.word	0x20000380

08000fa0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa4:	46c0      	nop			@ (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000fac:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000fae:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fb0:	f7ff fff6 	bl	8000fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fb4:	480c      	ldr	r0, [pc, #48]	@ (8000fe8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fb6:	490d      	ldr	r1, [pc, #52]	@ (8000fec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff0 <LoopForever+0xe>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fbc:	e002      	b.n	8000fc4 <LoopCopyDataInit>

08000fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fc2:	3304      	adds	r3, #4

08000fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc8:	d3f9      	bcc.n	8000fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ff8 <LoopForever+0x16>)
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd0:	e001      	b.n	8000fd6 <LoopFillZerobss>

08000fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd4:	3204      	adds	r2, #4

08000fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd8:	d3fb      	bcc.n	8000fd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fda:	f005 fedf 	bl	8006d9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fde:	f7ff faaf 	bl	8000540 <main>

08000fe2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fe2:	e7fe      	b.n	8000fe2 <LoopForever>
   ldr   r0, =_estack
 8000fe4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fec:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ff0:	080079ec 	.word	0x080079ec
  ldr r2, =_sbss
 8000ff4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ff8:	20000380 	.word	0x20000380

08000ffc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ffc:	e7fe      	b.n	8000ffc <ADC1_COMP_IRQHandler>
	...

08001000 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	2200      	movs	r2, #0
 800100a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800100c:	4b0b      	ldr	r3, [pc, #44]	@ (800103c <HAL_Init+0x3c>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <HAL_Init+0x3c>)
 8001012:	2140      	movs	r1, #64	@ 0x40
 8001014:	430a      	orrs	r2, r1
 8001016:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001018:	2000      	movs	r0, #0
 800101a:	f000 f811 	bl	8001040 <HAL_InitTick>
 800101e:	1e03      	subs	r3, r0, #0
 8001020:	d003      	beq.n	800102a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001022:	1dfb      	adds	r3, r7, #7
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
 8001028:	e001      	b.n	800102e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800102a:	f7ff fd75 	bl	8000b18 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	781b      	ldrb	r3, [r3, #0]
}
 8001032:	0018      	movs	r0, r3
 8001034:	46bd      	mov	sp, r7
 8001036:	b002      	add	sp, #8
 8001038:	bd80      	pop	{r7, pc}
 800103a:	46c0      	nop			@ (mov r8, r8)
 800103c:	40022000 	.word	0x40022000

08001040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001040:	b590      	push	{r4, r7, lr}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001048:	4b14      	ldr	r3, [pc, #80]	@ (800109c <HAL_InitTick+0x5c>)
 800104a:	681c      	ldr	r4, [r3, #0]
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <HAL_InitTick+0x60>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	0019      	movs	r1, r3
 8001052:	23fa      	movs	r3, #250	@ 0xfa
 8001054:	0098      	lsls	r0, r3, #2
 8001056:	f7ff f861 	bl	800011c <__udivsi3>
 800105a:	0003      	movs	r3, r0
 800105c:	0019      	movs	r1, r3
 800105e:	0020      	movs	r0, r4
 8001060:	f7ff f85c 	bl	800011c <__udivsi3>
 8001064:	0003      	movs	r3, r0
 8001066:	0018      	movs	r0, r3
 8001068:	f000 f92f 	bl	80012ca <HAL_SYSTICK_Config>
 800106c:	1e03      	subs	r3, r0, #0
 800106e:	d001      	beq.n	8001074 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e00f      	b.n	8001094 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b03      	cmp	r3, #3
 8001078:	d80b      	bhi.n	8001092 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	2301      	movs	r3, #1
 800107e:	425b      	negs	r3, r3
 8001080:	2200      	movs	r2, #0
 8001082:	0018      	movs	r0, r3
 8001084:	f000 f8fc 	bl	8001280 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001088:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <HAL_InitTick+0x64>)
 800108a:	687a      	ldr	r2, [r7, #4]
 800108c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	e000      	b.n	8001094 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
}
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b003      	add	sp, #12
 800109a:	bd90      	pop	{r4, r7, pc}
 800109c:	20000000 	.word	0x20000000
 80010a0:	20000008 	.word	0x20000008
 80010a4:	20000004 	.word	0x20000004

080010a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010ac:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <HAL_IncTick+0x1c>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	001a      	movs	r2, r3
 80010b2:	4b05      	ldr	r3, [pc, #20]	@ (80010c8 <HAL_IncTick+0x20>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	18d2      	adds	r2, r2, r3
 80010b8:	4b03      	ldr	r3, [pc, #12]	@ (80010c8 <HAL_IncTick+0x20>)
 80010ba:	601a      	str	r2, [r3, #0]
}
 80010bc:	46c0      	nop			@ (mov r8, r8)
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	46c0      	nop			@ (mov r8, r8)
 80010c4:	20000008 	.word	0x20000008
 80010c8:	20000230 	.word	0x20000230

080010cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  return uwTick;
 80010d0:	4b02      	ldr	r3, [pc, #8]	@ (80010dc <HAL_GetTick+0x10>)
 80010d2:	681b      	ldr	r3, [r3, #0]
}
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			@ (mov r8, r8)
 80010dc:	20000230 	.word	0x20000230

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff fff0 	bl	80010cc <HAL_GetTick>
 80010ec:	0003      	movs	r3, r0
 80010ee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	3301      	adds	r3, #1
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	001a      	movs	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	189b      	adds	r3, r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	f7ff ffe0 	bl	80010cc <HAL_GetTick>
 800110c:	0002      	movs	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	46c0      	nop			@ (mov r8, r8)
 800111a:	46c0      	nop			@ (mov r8, r8)
 800111c:	46bd      	mov	sp, r7
 800111e:	b004      	add	sp, #16
 8001120:	bd80      	pop	{r7, pc}
 8001122:	46c0      	nop			@ (mov r8, r8)
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	0002      	movs	r2, r0
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001134:	1dfb      	adds	r3, r7, #7
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b7f      	cmp	r3, #127	@ 0x7f
 800113a:	d809      	bhi.n	8001150 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800113c:	1dfb      	adds	r3, r7, #7
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	001a      	movs	r2, r3
 8001142:	231f      	movs	r3, #31
 8001144:	401a      	ands	r2, r3
 8001146:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <__NVIC_EnableIRQ+0x30>)
 8001148:	2101      	movs	r1, #1
 800114a:	4091      	lsls	r1, r2
 800114c:	000a      	movs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
  }
}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	e000e100 	.word	0xe000e100

0800115c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	0002      	movs	r2, r0
 8001164:	6039      	str	r1, [r7, #0]
 8001166:	1dfb      	adds	r3, r7, #7
 8001168:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001170:	d828      	bhi.n	80011c4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001172:	4a2f      	ldr	r2, [pc, #188]	@ (8001230 <__NVIC_SetPriority+0xd4>)
 8001174:	1dfb      	adds	r3, r7, #7
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b25b      	sxtb	r3, r3
 800117a:	089b      	lsrs	r3, r3, #2
 800117c:	33c0      	adds	r3, #192	@ 0xc0
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	589b      	ldr	r3, [r3, r2]
 8001182:	1dfa      	adds	r2, r7, #7
 8001184:	7812      	ldrb	r2, [r2, #0]
 8001186:	0011      	movs	r1, r2
 8001188:	2203      	movs	r2, #3
 800118a:	400a      	ands	r2, r1
 800118c:	00d2      	lsls	r2, r2, #3
 800118e:	21ff      	movs	r1, #255	@ 0xff
 8001190:	4091      	lsls	r1, r2
 8001192:	000a      	movs	r2, r1
 8001194:	43d2      	mvns	r2, r2
 8001196:	401a      	ands	r2, r3
 8001198:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	019b      	lsls	r3, r3, #6
 800119e:	22ff      	movs	r2, #255	@ 0xff
 80011a0:	401a      	ands	r2, r3
 80011a2:	1dfb      	adds	r3, r7, #7
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	0018      	movs	r0, r3
 80011a8:	2303      	movs	r3, #3
 80011aa:	4003      	ands	r3, r0
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b0:	481f      	ldr	r0, [pc, #124]	@ (8001230 <__NVIC_SetPriority+0xd4>)
 80011b2:	1dfb      	adds	r3, r7, #7
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	b25b      	sxtb	r3, r3
 80011b8:	089b      	lsrs	r3, r3, #2
 80011ba:	430a      	orrs	r2, r1
 80011bc:	33c0      	adds	r3, #192	@ 0xc0
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011c2:	e031      	b.n	8001228 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001234 <__NVIC_SetPriority+0xd8>)
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	0019      	movs	r1, r3
 80011cc:	230f      	movs	r3, #15
 80011ce:	400b      	ands	r3, r1
 80011d0:	3b08      	subs	r3, #8
 80011d2:	089b      	lsrs	r3, r3, #2
 80011d4:	3306      	adds	r3, #6
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	18d3      	adds	r3, r2, r3
 80011da:	3304      	adds	r3, #4
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	1dfa      	adds	r2, r7, #7
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	0011      	movs	r1, r2
 80011e4:	2203      	movs	r2, #3
 80011e6:	400a      	ands	r2, r1
 80011e8:	00d2      	lsls	r2, r2, #3
 80011ea:	21ff      	movs	r1, #255	@ 0xff
 80011ec:	4091      	lsls	r1, r2
 80011ee:	000a      	movs	r2, r1
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	401a      	ands	r2, r3
 80011f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	019b      	lsls	r3, r3, #6
 80011fa:	22ff      	movs	r2, #255	@ 0xff
 80011fc:	401a      	ands	r2, r3
 80011fe:	1dfb      	adds	r3, r7, #7
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	0018      	movs	r0, r3
 8001204:	2303      	movs	r3, #3
 8001206:	4003      	ands	r3, r0
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800120c:	4809      	ldr	r0, [pc, #36]	@ (8001234 <__NVIC_SetPriority+0xd8>)
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	001c      	movs	r4, r3
 8001214:	230f      	movs	r3, #15
 8001216:	4023      	ands	r3, r4
 8001218:	3b08      	subs	r3, #8
 800121a:	089b      	lsrs	r3, r3, #2
 800121c:	430a      	orrs	r2, r1
 800121e:	3306      	adds	r3, #6
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	18c3      	adds	r3, r0, r3
 8001224:	3304      	adds	r3, #4
 8001226:	601a      	str	r2, [r3, #0]
}
 8001228:	46c0      	nop			@ (mov r8, r8)
 800122a:	46bd      	mov	sp, r7
 800122c:	b003      	add	sp, #12
 800122e:	bd90      	pop	{r4, r7, pc}
 8001230:	e000e100 	.word	0xe000e100
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	1e5a      	subs	r2, r3, #1
 8001244:	2380      	movs	r3, #128	@ 0x80
 8001246:	045b      	lsls	r3, r3, #17
 8001248:	429a      	cmp	r2, r3
 800124a:	d301      	bcc.n	8001250 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124c:	2301      	movs	r3, #1
 800124e:	e010      	b.n	8001272 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001250:	4b0a      	ldr	r3, [pc, #40]	@ (800127c <SysTick_Config+0x44>)
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	3a01      	subs	r2, #1
 8001256:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001258:	2301      	movs	r3, #1
 800125a:	425b      	negs	r3, r3
 800125c:	2103      	movs	r1, #3
 800125e:	0018      	movs	r0, r3
 8001260:	f7ff ff7c 	bl	800115c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001264:	4b05      	ldr	r3, [pc, #20]	@ (800127c <SysTick_Config+0x44>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126a:	4b04      	ldr	r3, [pc, #16]	@ (800127c <SysTick_Config+0x44>)
 800126c:	2207      	movs	r2, #7
 800126e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001270:	2300      	movs	r3, #0
}
 8001272:	0018      	movs	r0, r3
 8001274:	46bd      	mov	sp, r7
 8001276:	b002      	add	sp, #8
 8001278:	bd80      	pop	{r7, pc}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	e000e010 	.word	0xe000e010

08001280 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
 800128a:	210f      	movs	r1, #15
 800128c:	187b      	adds	r3, r7, r1
 800128e:	1c02      	adds	r2, r0, #0
 8001290:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	187b      	adds	r3, r7, r1
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b25b      	sxtb	r3, r3
 800129a:	0011      	movs	r1, r2
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ff5d 	bl	800115c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b004      	add	sp, #16
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b082      	sub	sp, #8
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	0002      	movs	r2, r0
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	b25b      	sxtb	r3, r3
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff ff33 	bl	8001128 <__NVIC_EnableIRQ>
}
 80012c2:	46c0      	nop			@ (mov r8, r8)
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b002      	add	sp, #8
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	0018      	movs	r0, r3
 80012d6:	f7ff ffaf 	bl	8001238 <SysTick_Config>
 80012da:	0003      	movs	r3, r0
}
 80012dc:	0018      	movs	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	b002      	add	sp, #8
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e061      	b.n	80013ba <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a32      	ldr	r2, [pc, #200]	@ (80013c4 <HAL_DMA_Init+0xe0>)
 80012fc:	4694      	mov	ip, r2
 80012fe:	4463      	add	r3, ip
 8001300:	2114      	movs	r1, #20
 8001302:	0018      	movs	r0, r3
 8001304:	f7fe ff0a 	bl	800011c <__udivsi3>
 8001308:	0003      	movs	r3, r0
 800130a:	009a      	lsls	r2, r3, #2
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a2d      	ldr	r2, [pc, #180]	@ (80013c8 <HAL_DMA_Init+0xe4>)
 8001314:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	2225      	movs	r2, #37	@ 0x25
 800131a:	2102      	movs	r1, #2
 800131c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	4a28      	ldr	r2, [pc, #160]	@ (80013cc <HAL_DMA_Init+0xe8>)
 800132a:	4013      	ands	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001336:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	691b      	ldr	r3, [r3, #16]
 800133c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001342:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800134e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6a1b      	ldr	r3, [r3, #32]
 8001354:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001356:	68fa      	ldr	r2, [r7, #12]
 8001358:	4313      	orrs	r3, r2
 800135a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	2380      	movs	r3, #128	@ 0x80
 800136a:	01db      	lsls	r3, r3, #7
 800136c:	429a      	cmp	r2, r3
 800136e:	d018      	beq.n	80013a2 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001370:	4b17      	ldr	r3, [pc, #92]	@ (80013d0 <HAL_DMA_Init+0xec>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001378:	211c      	movs	r1, #28
 800137a:	400b      	ands	r3, r1
 800137c:	210f      	movs	r1, #15
 800137e:	4099      	lsls	r1, r3
 8001380:	000b      	movs	r3, r1
 8001382:	43d9      	mvns	r1, r3
 8001384:	4b12      	ldr	r3, [pc, #72]	@ (80013d0 <HAL_DMA_Init+0xec>)
 8001386:	400a      	ands	r2, r1
 8001388:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800138a:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <HAL_DMA_Init+0xec>)
 800138c:	6819      	ldr	r1, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001396:	201c      	movs	r0, #28
 8001398:	4003      	ands	r3, r0
 800139a:	409a      	lsls	r2, r3
 800139c:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <HAL_DMA_Init+0xec>)
 800139e:	430a      	orrs	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2200      	movs	r2, #0
 80013a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2225      	movs	r2, #37	@ 0x25
 80013ac:	2101      	movs	r1, #1
 80013ae:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2224      	movs	r2, #36	@ 0x24
 80013b4:	2100      	movs	r1, #0
 80013b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	b004      	add	sp, #16
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			@ (mov r8, r8)
 80013c4:	bffdfff8 	.word	0xbffdfff8
 80013c8:	40020000 	.word	0x40020000
 80013cc:	ffff800f 	.word	0xffff800f
 80013d0:	400200a8 	.word	0x400200a8

080013d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
 80013e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013e2:	2317      	movs	r3, #23
 80013e4:	18fb      	adds	r3, r7, r3
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	2224      	movs	r2, #36	@ 0x24
 80013ee:	5c9b      	ldrb	r3, [r3, r2]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d101      	bne.n	80013f8 <HAL_DMA_Start_IT+0x24>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e04f      	b.n	8001498 <HAL_DMA_Start_IT+0xc4>
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2224      	movs	r2, #36	@ 0x24
 80013fc:	2101      	movs	r1, #1
 80013fe:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2225      	movs	r2, #37	@ 0x25
 8001404:	5c9b      	ldrb	r3, [r3, r2]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b01      	cmp	r3, #1
 800140a:	d13a      	bne.n	8001482 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2225      	movs	r2, #37	@ 0x25
 8001410:	2102      	movs	r1, #2
 8001412:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2200      	movs	r2, #0
 8001418:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2101      	movs	r1, #1
 8001426:	438a      	bics	r2, r1
 8001428:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	68b9      	ldr	r1, [r7, #8]
 8001430:	68f8      	ldr	r0, [r7, #12]
 8001432:	f000 f976 	bl	8001722 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	2b00      	cmp	r3, #0
 800143c:	d008      	beq.n	8001450 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	210e      	movs	r1, #14
 800144a:	430a      	orrs	r2, r1
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	e00f      	b.n	8001470 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2104      	movs	r1, #4
 800145c:	438a      	bics	r2, r1
 800145e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	210a      	movs	r1, #10
 800146c:	430a      	orrs	r2, r1
 800146e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2101      	movs	r1, #1
 800147c:	430a      	orrs	r2, r1
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	e007      	b.n	8001492 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2224      	movs	r2, #36	@ 0x24
 8001486:	2100      	movs	r1, #0
 8001488:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 800148a:	2317      	movs	r3, #23
 800148c:	18fb      	adds	r3, r7, r3
 800148e:	2202      	movs	r2, #2
 8001490:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8001492:	2317      	movs	r3, #23
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	781b      	ldrb	r3, [r3, #0]
}
 8001498:	0018      	movs	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	b006      	add	sp, #24
 800149e:	bd80      	pop	{r7, pc}

080014a0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014a8:	230f      	movs	r3, #15
 80014aa:	18fb      	adds	r3, r7, r3
 80014ac:	2200      	movs	r2, #0
 80014ae:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2225      	movs	r2, #37	@ 0x25
 80014b4:	5c9b      	ldrb	r3, [r3, r2]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d008      	beq.n	80014ce <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2204      	movs	r2, #4
 80014c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2224      	movs	r2, #36	@ 0x24
 80014c6:	2100      	movs	r1, #0
 80014c8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e024      	b.n	8001518 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	210e      	movs	r1, #14
 80014da:	438a      	bics	r2, r1
 80014dc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2101      	movs	r1, #1
 80014ea:	438a      	bics	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f2:	221c      	movs	r2, #28
 80014f4:	401a      	ands	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	2101      	movs	r1, #1
 80014fc:	4091      	lsls	r1, r2
 80014fe:	000a      	movs	r2, r1
 8001500:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2225      	movs	r2, #37	@ 0x25
 8001506:	2101      	movs	r1, #1
 8001508:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2224      	movs	r2, #36	@ 0x24
 800150e:	2100      	movs	r1, #0
 8001510:	5499      	strb	r1, [r3, r2]

    return status;
 8001512:	230f      	movs	r3, #15
 8001514:	18fb      	adds	r3, r7, r3
 8001516:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001518:	0018      	movs	r0, r3
 800151a:	46bd      	mov	sp, r7
 800151c:	b004      	add	sp, #16
 800151e:	bd80      	pop	{r7, pc}

08001520 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001528:	210f      	movs	r1, #15
 800152a:	187b      	adds	r3, r7, r1
 800152c:	2200      	movs	r2, #0
 800152e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2225      	movs	r2, #37	@ 0x25
 8001534:	5c9b      	ldrb	r3, [r3, r2]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d006      	beq.n	800154a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2204      	movs	r2, #4
 8001540:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001542:	187b      	adds	r3, r7, r1
 8001544:	2201      	movs	r2, #1
 8001546:	701a      	strb	r2, [r3, #0]
 8001548:	e02a      	b.n	80015a0 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	210e      	movs	r1, #14
 8001556:	438a      	bics	r2, r1
 8001558:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2101      	movs	r1, #1
 8001566:	438a      	bics	r2, r1
 8001568:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156e:	221c      	movs	r2, #28
 8001570:	401a      	ands	r2, r3
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001576:	2101      	movs	r1, #1
 8001578:	4091      	lsls	r1, r2
 800157a:	000a      	movs	r2, r1
 800157c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2225      	movs	r2, #37	@ 0x25
 8001582:	2101      	movs	r1, #1
 8001584:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2224      	movs	r2, #36	@ 0x24
 800158a:	2100      	movs	r1, #0
 800158c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001592:	2b00      	cmp	r3, #0
 8001594:	d004      	beq.n	80015a0 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800159a:	687a      	ldr	r2, [r7, #4]
 800159c:	0010      	movs	r0, r2
 800159e:	4798      	blx	r3
    }
  }
  return status;
 80015a0:	230f      	movs	r3, #15
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	781b      	ldrb	r3, [r3, #0]
}
 80015a6:	0018      	movs	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	b004      	add	sp, #16
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b084      	sub	sp, #16
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ca:	221c      	movs	r2, #28
 80015cc:	4013      	ands	r3, r2
 80015ce:	2204      	movs	r2, #4
 80015d0:	409a      	lsls	r2, r3
 80015d2:	0013      	movs	r3, r2
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	4013      	ands	r3, r2
 80015d8:	d026      	beq.n	8001628 <HAL_DMA_IRQHandler+0x7a>
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	2204      	movs	r2, #4
 80015de:	4013      	ands	r3, r2
 80015e0:	d022      	beq.n	8001628 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2220      	movs	r2, #32
 80015ea:	4013      	ands	r3, r2
 80015ec:	d107      	bne.n	80015fe <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2104      	movs	r1, #4
 80015fa:	438a      	bics	r2, r1
 80015fc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001602:	221c      	movs	r2, #28
 8001604:	401a      	ands	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	2104      	movs	r1, #4
 800160c:	4091      	lsls	r1, r2
 800160e:	000a      	movs	r2, r1
 8001610:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	2b00      	cmp	r3, #0
 8001618:	d100      	bne.n	800161c <HAL_DMA_IRQHandler+0x6e>
 800161a:	e071      	b.n	8001700 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	0010      	movs	r0, r2
 8001624:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8001626:	e06b      	b.n	8001700 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162c:	221c      	movs	r2, #28
 800162e:	4013      	ands	r3, r2
 8001630:	2202      	movs	r2, #2
 8001632:	409a      	lsls	r2, r3
 8001634:	0013      	movs	r3, r2
 8001636:	68fa      	ldr	r2, [r7, #12]
 8001638:	4013      	ands	r3, r2
 800163a:	d02d      	beq.n	8001698 <HAL_DMA_IRQHandler+0xea>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	2202      	movs	r2, #2
 8001640:	4013      	ands	r3, r2
 8001642:	d029      	beq.n	8001698 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	2220      	movs	r2, #32
 800164c:	4013      	ands	r3, r2
 800164e:	d10b      	bne.n	8001668 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	210a      	movs	r1, #10
 800165c:	438a      	bics	r2, r1
 800165e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2225      	movs	r2, #37	@ 0x25
 8001664:	2101      	movs	r1, #1
 8001666:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166c:	221c      	movs	r2, #28
 800166e:	401a      	ands	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001674:	2102      	movs	r1, #2
 8001676:	4091      	lsls	r1, r2
 8001678:	000a      	movs	r2, r1
 800167a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2224      	movs	r2, #36	@ 0x24
 8001680:	2100      	movs	r1, #0
 8001682:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001688:	2b00      	cmp	r3, #0
 800168a:	d039      	beq.n	8001700 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	0010      	movs	r0, r2
 8001694:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001696:	e033      	b.n	8001700 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169c:	221c      	movs	r2, #28
 800169e:	4013      	ands	r3, r2
 80016a0:	2208      	movs	r2, #8
 80016a2:	409a      	lsls	r2, r3
 80016a4:	0013      	movs	r3, r2
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	4013      	ands	r3, r2
 80016aa:	d02a      	beq.n	8001702 <HAL_DMA_IRQHandler+0x154>
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	2208      	movs	r2, #8
 80016b0:	4013      	ands	r3, r2
 80016b2:	d026      	beq.n	8001702 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	210e      	movs	r1, #14
 80016c0:	438a      	bics	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c8:	221c      	movs	r2, #28
 80016ca:	401a      	ands	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016d0:	2101      	movs	r1, #1
 80016d2:	4091      	lsls	r1, r2
 80016d4:	000a      	movs	r2, r1
 80016d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2225      	movs	r2, #37	@ 0x25
 80016e2:	2101      	movs	r1, #1
 80016e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2224      	movs	r2, #36	@ 0x24
 80016ea:	2100      	movs	r1, #0
 80016ec:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d005      	beq.n	8001702 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	0010      	movs	r0, r2
 80016fe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001700:	46c0      	nop			@ (mov r8, r8)
 8001702:	46c0      	nop			@ (mov r8, r8)
}
 8001704:	46bd      	mov	sp, r7
 8001706:	b004      	add	sp, #16
 8001708:	bd80      	pop	{r7, pc}

0800170a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800170a:	b580      	push	{r7, lr}
 800170c:	b082      	sub	sp, #8
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2225      	movs	r2, #37	@ 0x25
 8001716:	5c9b      	ldrb	r3, [r3, r2]
 8001718:	b2db      	uxtb	r3, r3
}
 800171a:	0018      	movs	r0, r3
 800171c:	46bd      	mov	sp, r7
 800171e:	b002      	add	sp, #8
 8001720:	bd80      	pop	{r7, pc}

08001722 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001734:	221c      	movs	r2, #28
 8001736:	401a      	ands	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173c:	2101      	movs	r1, #1
 800173e:	4091      	lsls	r1, r2
 8001740:	000a      	movs	r2, r1
 8001742:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	2b10      	cmp	r3, #16
 8001752:	d108      	bne.n	8001766 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68ba      	ldr	r2, [r7, #8]
 8001762:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001764:	e007      	b.n	8001776 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	60da      	str	r2, [r3, #12]
}
 8001776:	46c0      	nop			@ (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b004      	add	sp, #16
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800178e:	2300      	movs	r3, #0
 8001790:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001792:	2300      	movs	r3, #0
 8001794:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001796:	e155      	b.n	8001a44 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2101      	movs	r1, #1
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	4091      	lsls	r1, r2
 80017a2:	000a      	movs	r2, r1
 80017a4:	4013      	ands	r3, r2
 80017a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d100      	bne.n	80017b0 <HAL_GPIO_Init+0x30>
 80017ae:	e146      	b.n	8001a3e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2203      	movs	r2, #3
 80017b6:	4013      	ands	r3, r2
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d005      	beq.n	80017c8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	2203      	movs	r2, #3
 80017c2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d130      	bne.n	800182a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	409a      	lsls	r2, r3
 80017d6:	0013      	movs	r3, r2
 80017d8:	43da      	mvns	r2, r3
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	4013      	ands	r3, r2
 80017de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	68da      	ldr	r2, [r3, #12]
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	409a      	lsls	r2, r3
 80017ea:	0013      	movs	r3, r2
 80017ec:	693a      	ldr	r2, [r7, #16]
 80017ee:	4313      	orrs	r3, r2
 80017f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017fe:	2201      	movs	r2, #1
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	409a      	lsls	r2, r3
 8001804:	0013      	movs	r3, r2
 8001806:	43da      	mvns	r2, r3
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	4013      	ands	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	091b      	lsrs	r3, r3, #4
 8001814:	2201      	movs	r2, #1
 8001816:	401a      	ands	r2, r3
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	409a      	lsls	r2, r3
 800181c:	0013      	movs	r3, r2
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2203      	movs	r2, #3
 8001830:	4013      	ands	r3, r2
 8001832:	2b03      	cmp	r3, #3
 8001834:	d017      	beq.n	8001866 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	68db      	ldr	r3, [r3, #12]
 800183a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	2203      	movs	r2, #3
 8001842:	409a      	lsls	r2, r3
 8001844:	0013      	movs	r3, r2
 8001846:	43da      	mvns	r2, r3
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	689a      	ldr	r2, [r3, #8]
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	409a      	lsls	r2, r3
 8001858:	0013      	movs	r3, r2
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	2203      	movs	r2, #3
 800186c:	4013      	ands	r3, r2
 800186e:	2b02      	cmp	r3, #2
 8001870:	d123      	bne.n	80018ba <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	08da      	lsrs	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	3208      	adds	r2, #8
 800187a:	0092      	lsls	r2, r2, #2
 800187c:	58d3      	ldr	r3, [r2, r3]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	2207      	movs	r2, #7
 8001884:	4013      	ands	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	220f      	movs	r2, #15
 800188a:	409a      	lsls	r2, r3
 800188c:	0013      	movs	r3, r2
 800188e:	43da      	mvns	r2, r3
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	4013      	ands	r3, r2
 8001894:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	691a      	ldr	r2, [r3, #16]
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	2107      	movs	r1, #7
 800189e:	400b      	ands	r3, r1
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	409a      	lsls	r2, r3
 80018a4:	0013      	movs	r3, r2
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	08da      	lsrs	r2, r3, #3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3208      	adds	r2, #8
 80018b4:	0092      	lsls	r2, r2, #2
 80018b6:	6939      	ldr	r1, [r7, #16]
 80018b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	2203      	movs	r2, #3
 80018c6:	409a      	lsls	r2, r3
 80018c8:	0013      	movs	r3, r2
 80018ca:	43da      	mvns	r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	2203      	movs	r2, #3
 80018d8:	401a      	ands	r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	409a      	lsls	r2, r3
 80018e0:	0013      	movs	r3, r2
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	685a      	ldr	r2, [r3, #4]
 80018f2:	23c0      	movs	r3, #192	@ 0xc0
 80018f4:	029b      	lsls	r3, r3, #10
 80018f6:	4013      	ands	r3, r2
 80018f8:	d100      	bne.n	80018fc <HAL_GPIO_Init+0x17c>
 80018fa:	e0a0      	b.n	8001a3e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fc:	4b57      	ldr	r3, [pc, #348]	@ (8001a5c <HAL_GPIO_Init+0x2dc>)
 80018fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001900:	4b56      	ldr	r3, [pc, #344]	@ (8001a5c <HAL_GPIO_Init+0x2dc>)
 8001902:	2101      	movs	r1, #1
 8001904:	430a      	orrs	r2, r1
 8001906:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001908:	4a55      	ldr	r2, [pc, #340]	@ (8001a60 <HAL_GPIO_Init+0x2e0>)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	089b      	lsrs	r3, r3, #2
 800190e:	3302      	adds	r3, #2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	589b      	ldr	r3, [r3, r2]
 8001914:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	2203      	movs	r2, #3
 800191a:	4013      	ands	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	220f      	movs	r2, #15
 8001920:	409a      	lsls	r2, r3
 8001922:	0013      	movs	r3, r2
 8001924:	43da      	mvns	r2, r3
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	4013      	ands	r3, r2
 800192a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	23a0      	movs	r3, #160	@ 0xa0
 8001930:	05db      	lsls	r3, r3, #23
 8001932:	429a      	cmp	r2, r3
 8001934:	d01f      	beq.n	8001976 <HAL_GPIO_Init+0x1f6>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a4a      	ldr	r2, [pc, #296]	@ (8001a64 <HAL_GPIO_Init+0x2e4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d019      	beq.n	8001972 <HAL_GPIO_Init+0x1f2>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4a49      	ldr	r2, [pc, #292]	@ (8001a68 <HAL_GPIO_Init+0x2e8>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d013      	beq.n	800196e <HAL_GPIO_Init+0x1ee>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4a48      	ldr	r2, [pc, #288]	@ (8001a6c <HAL_GPIO_Init+0x2ec>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d00d      	beq.n	800196a <HAL_GPIO_Init+0x1ea>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a47      	ldr	r2, [pc, #284]	@ (8001a70 <HAL_GPIO_Init+0x2f0>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d007      	beq.n	8001966 <HAL_GPIO_Init+0x1e6>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a46      	ldr	r2, [pc, #280]	@ (8001a74 <HAL_GPIO_Init+0x2f4>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d101      	bne.n	8001962 <HAL_GPIO_Init+0x1e2>
 800195e:	2305      	movs	r3, #5
 8001960:	e00a      	b.n	8001978 <HAL_GPIO_Init+0x1f8>
 8001962:	2306      	movs	r3, #6
 8001964:	e008      	b.n	8001978 <HAL_GPIO_Init+0x1f8>
 8001966:	2304      	movs	r3, #4
 8001968:	e006      	b.n	8001978 <HAL_GPIO_Init+0x1f8>
 800196a:	2303      	movs	r3, #3
 800196c:	e004      	b.n	8001978 <HAL_GPIO_Init+0x1f8>
 800196e:	2302      	movs	r3, #2
 8001970:	e002      	b.n	8001978 <HAL_GPIO_Init+0x1f8>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <HAL_GPIO_Init+0x1f8>
 8001976:	2300      	movs	r3, #0
 8001978:	697a      	ldr	r2, [r7, #20]
 800197a:	2103      	movs	r1, #3
 800197c:	400a      	ands	r2, r1
 800197e:	0092      	lsls	r2, r2, #2
 8001980:	4093      	lsls	r3, r2
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001988:	4935      	ldr	r1, [pc, #212]	@ (8001a60 <HAL_GPIO_Init+0x2e0>)
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	089b      	lsrs	r3, r3, #2
 800198e:	3302      	adds	r3, #2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001996:	4b38      	ldr	r3, [pc, #224]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	43da      	mvns	r2, r3
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685a      	ldr	r2, [r3, #4]
 80019aa:	2380      	movs	r3, #128	@ 0x80
 80019ac:	035b      	lsls	r3, r3, #13
 80019ae:	4013      	ands	r3, r2
 80019b0:	d003      	beq.n	80019ba <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	43da      	mvns	r2, r3
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	4013      	ands	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	2380      	movs	r3, #128	@ 0x80
 80019d6:	039b      	lsls	r3, r3, #14
 80019d8:	4013      	ands	r3, r2
 80019da:	d003      	beq.n	80019e4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80019e4:	4b24      	ldr	r3, [pc, #144]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80019ea:	4b23      	ldr	r3, [pc, #140]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	43da      	mvns	r2, r3
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	4013      	ands	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	2380      	movs	r3, #128	@ 0x80
 8001a00:	029b      	lsls	r3, r3, #10
 8001a02:	4013      	ands	r3, r2
 8001a04:	d003      	beq.n	8001a0e <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a14:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	43da      	mvns	r2, r3
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	4013      	ands	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	2380      	movs	r3, #128	@ 0x80
 8001a2a:	025b      	lsls	r3, r3, #9
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d003      	beq.n	8001a38 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a38:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <HAL_GPIO_Init+0x2f8>)
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	3301      	adds	r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	40da      	lsrs	r2, r3
 8001a4c:	1e13      	subs	r3, r2, #0
 8001a4e:	d000      	beq.n	8001a52 <HAL_GPIO_Init+0x2d2>
 8001a50:	e6a2      	b.n	8001798 <HAL_GPIO_Init+0x18>
  }
}
 8001a52:	46c0      	nop			@ (mov r8, r8)
 8001a54:	46c0      	nop			@ (mov r8, r8)
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b006      	add	sp, #24
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40021000 	.word	0x40021000
 8001a60:	40010000 	.word	0x40010000
 8001a64:	50000400 	.word	0x50000400
 8001a68:	50000800 	.word	0x50000800
 8001a6c:	50000c00 	.word	0x50000c00
 8001a70:	50001000 	.word	0x50001000
 8001a74:	50001c00 	.word	0x50001c00
 8001a78:	40010400 	.word	0x40010400

08001a7c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	0008      	movs	r0, r1
 8001a86:	0011      	movs	r1, r2
 8001a88:	1cbb      	adds	r3, r7, #2
 8001a8a:	1c02      	adds	r2, r0, #0
 8001a8c:	801a      	strh	r2, [r3, #0]
 8001a8e:	1c7b      	adds	r3, r7, #1
 8001a90:	1c0a      	adds	r2, r1, #0
 8001a92:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a94:	1c7b      	adds	r3, r7, #1
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d004      	beq.n	8001aa6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a9c:	1cbb      	adds	r3, r7, #2
 8001a9e:	881a      	ldrh	r2, [r3, #0]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001aa4:	e003      	b.n	8001aae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001aa6:	1cbb      	adds	r3, r7, #2
 8001aa8:	881a      	ldrh	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001aae:	46c0      	nop			@ (mov r8, r8)
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	b002      	add	sp, #8
 8001ab4:	bd80      	pop	{r7, pc}
	...

08001ab8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	0002      	movs	r2, r0
 8001ac0:	1dbb      	adds	r3, r7, #6
 8001ac2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001ac4:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	1dba      	adds	r2, r7, #6
 8001aca:	8812      	ldrh	r2, [r2, #0]
 8001acc:	4013      	ands	r3, r2
 8001ace:	d008      	beq.n	8001ae2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001ad2:	1dba      	adds	r2, r7, #6
 8001ad4:	8812      	ldrh	r2, [r2, #0]
 8001ad6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ad8:	1dbb      	adds	r3, r7, #6
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	0018      	movs	r0, r3
 8001ade:	f000 f807 	bl	8001af0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	b002      	add	sp, #8
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	46c0      	nop			@ (mov r8, r8)
 8001aec:	40010400 	.word	0x40010400

08001af0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	0002      	movs	r2, r0
 8001af8:	1dbb      	adds	r3, r7, #6
 8001afa:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001afc:	46c0      	nop			@ (mov r8, r8)
 8001afe:	46bd      	mov	sp, r7
 8001b00:	b002      	add	sp, #8
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e08f      	b.n	8001c36 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2241      	movs	r2, #65	@ 0x41
 8001b1a:	5c9b      	ldrb	r3, [r3, r2]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d107      	bne.n	8001b32 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2240      	movs	r2, #64	@ 0x40
 8001b26:	2100      	movs	r1, #0
 8001b28:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	f7ff f807 	bl	8000b40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2241      	movs	r2, #65	@ 0x41
 8001b36:	2124      	movs	r1, #36	@ 0x24
 8001b38:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2101      	movs	r1, #1
 8001b46:	438a      	bics	r2, r1
 8001b48:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	493b      	ldr	r1, [pc, #236]	@ (8001c40 <HAL_I2C_Init+0x13c>)
 8001b54:	400a      	ands	r2, r1
 8001b56:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4938      	ldr	r1, [pc, #224]	@ (8001c44 <HAL_I2C_Init+0x140>)
 8001b64:	400a      	ands	r2, r1
 8001b66:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d108      	bne.n	8001b82 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689a      	ldr	r2, [r3, #8]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2180      	movs	r1, #128	@ 0x80
 8001b7a:	0209      	lsls	r1, r1, #8
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	e007      	b.n	8001b92 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689a      	ldr	r2, [r3, #8]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2184      	movs	r1, #132	@ 0x84
 8001b8c:	0209      	lsls	r1, r1, #8
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d109      	bne.n	8001bae <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2180      	movs	r1, #128	@ 0x80
 8001ba6:	0109      	lsls	r1, r1, #4
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	605a      	str	r2, [r3, #4]
 8001bac:	e007      	b.n	8001bbe <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4923      	ldr	r1, [pc, #140]	@ (8001c48 <HAL_I2C_Init+0x144>)
 8001bba:	400a      	ands	r2, r1
 8001bbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	685a      	ldr	r2, [r3, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4920      	ldr	r1, [pc, #128]	@ (8001c4c <HAL_I2C_Init+0x148>)
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	491a      	ldr	r1, [pc, #104]	@ (8001c44 <HAL_I2C_Init+0x140>)
 8001bda:	400a      	ands	r2, r1
 8001bdc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	431a      	orrs	r2, r3
 8001be8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	69d9      	ldr	r1, [r3, #28]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a1a      	ldr	r2, [r3, #32]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	430a      	orrs	r2, r1
 8001c06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2101      	movs	r1, #1
 8001c14:	430a      	orrs	r2, r1
 8001c16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2241      	movs	r2, #65	@ 0x41
 8001c22:	2120      	movs	r1, #32
 8001c24:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2242      	movs	r2, #66	@ 0x42
 8001c30:	2100      	movs	r1, #0
 8001c32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	0018      	movs	r0, r3
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	b002      	add	sp, #8
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	46c0      	nop			@ (mov r8, r8)
 8001c40:	f0ffffff 	.word	0xf0ffffff
 8001c44:	ffff7fff 	.word	0xffff7fff
 8001c48:	fffff7ff 	.word	0xfffff7ff
 8001c4c:	02008000 	.word	0x02008000

08001c50 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c50:	b590      	push	{r4, r7, lr}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af02      	add	r7, sp, #8
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	000c      	movs	r4, r1
 8001c5a:	0010      	movs	r0, r2
 8001c5c:	0019      	movs	r1, r3
 8001c5e:	230a      	movs	r3, #10
 8001c60:	18fb      	adds	r3, r7, r3
 8001c62:	1c22      	adds	r2, r4, #0
 8001c64:	801a      	strh	r2, [r3, #0]
 8001c66:	2308      	movs	r3, #8
 8001c68:	18fb      	adds	r3, r7, r3
 8001c6a:	1c02      	adds	r2, r0, #0
 8001c6c:	801a      	strh	r2, [r3, #0]
 8001c6e:	1dbb      	adds	r3, r7, #6
 8001c70:	1c0a      	adds	r2, r1, #0
 8001c72:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2241      	movs	r2, #65	@ 0x41
 8001c78:	5c9b      	ldrb	r3, [r3, r2]
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b20      	cmp	r3, #32
 8001c7e:	d000      	beq.n	8001c82 <HAL_I2C_Mem_Write+0x32>
 8001c80:	e10c      	b.n	8001e9c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d004      	beq.n	8001c92 <HAL_I2C_Mem_Write+0x42>
 8001c88:	232c      	movs	r3, #44	@ 0x2c
 8001c8a:	18fb      	adds	r3, r7, r3
 8001c8c:	881b      	ldrh	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d105      	bne.n	8001c9e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2280      	movs	r2, #128	@ 0x80
 8001c96:	0092      	lsls	r2, r2, #2
 8001c98:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e0ff      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2240      	movs	r2, #64	@ 0x40
 8001ca2:	5c9b      	ldrb	r3, [r3, r2]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d101      	bne.n	8001cac <HAL_I2C_Mem_Write+0x5c>
 8001ca8:	2302      	movs	r3, #2
 8001caa:	e0f8      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2240      	movs	r2, #64	@ 0x40
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001cb4:	f7ff fa0a 	bl	80010cc <HAL_GetTick>
 8001cb8:	0003      	movs	r3, r0
 8001cba:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001cbc:	2380      	movs	r3, #128	@ 0x80
 8001cbe:	0219      	lsls	r1, r3, #8
 8001cc0:	68f8      	ldr	r0, [r7, #12]
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	2319      	movs	r3, #25
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f001 fd13 	bl	80036f4 <I2C_WaitOnFlagUntilTimeout>
 8001cce:	1e03      	subs	r3, r0, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e0e3      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	2241      	movs	r2, #65	@ 0x41
 8001cda:	2121      	movs	r1, #33	@ 0x21
 8001cdc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2242      	movs	r2, #66	@ 0x42
 8001ce2:	2140      	movs	r1, #64	@ 0x40
 8001ce4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001cf0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	222c      	movs	r2, #44	@ 0x2c
 8001cf6:	18ba      	adds	r2, r7, r2
 8001cf8:	8812      	ldrh	r2, [r2, #0]
 8001cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d02:	1dbb      	adds	r3, r7, #6
 8001d04:	881c      	ldrh	r4, [r3, #0]
 8001d06:	2308      	movs	r3, #8
 8001d08:	18fb      	adds	r3, r7, r3
 8001d0a:	881a      	ldrh	r2, [r3, #0]
 8001d0c:	230a      	movs	r3, #10
 8001d0e:	18fb      	adds	r3, r7, r3
 8001d10:	8819      	ldrh	r1, [r3, #0]
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	9301      	str	r3, [sp, #4]
 8001d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	0023      	movs	r3, r4
 8001d1e:	f000 fe99 	bl	8002a54 <I2C_RequestMemoryWrite>
 8001d22:	1e03      	subs	r3, r0, #0
 8001d24:	d005      	beq.n	8001d32 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2240      	movs	r2, #64	@ 0x40
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e0b5      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	2bff      	cmp	r3, #255	@ 0xff
 8001d3a:	d911      	bls.n	8001d60 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	22ff      	movs	r2, #255	@ 0xff
 8001d40:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d46:	b2da      	uxtb	r2, r3
 8001d48:	2380      	movs	r3, #128	@ 0x80
 8001d4a:	045c      	lsls	r4, r3, #17
 8001d4c:	230a      	movs	r3, #10
 8001d4e:	18fb      	adds	r3, r7, r3
 8001d50:	8819      	ldrh	r1, [r3, #0]
 8001d52:	68f8      	ldr	r0, [r7, #12]
 8001d54:	2300      	movs	r3, #0
 8001d56:	9300      	str	r3, [sp, #0]
 8001d58:	0023      	movs	r3, r4
 8001d5a:	f001 fea5 	bl	8003aa8 <I2C_TransferConfig>
 8001d5e:	e012      	b.n	8001d86 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	2380      	movs	r3, #128	@ 0x80
 8001d72:	049c      	lsls	r4, r3, #18
 8001d74:	230a      	movs	r3, #10
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	8819      	ldrh	r1, [r3, #0]
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	0023      	movs	r3, r4
 8001d82:	f001 fe91 	bl	8003aa8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	f001 fd09 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d92:	1e03      	subs	r3, r0, #0
 8001d94:	d001      	beq.n	8001d9a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e081      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9e:	781a      	ldrb	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d03a      	beq.n	8001e4a <HAL_I2C_Mem_Write+0x1fa>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d136      	bne.n	8001e4a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ddc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	0013      	movs	r3, r2
 8001de6:	2200      	movs	r2, #0
 8001de8:	2180      	movs	r1, #128	@ 0x80
 8001dea:	f001 fc83 	bl	80036f4 <I2C_WaitOnFlagUntilTimeout>
 8001dee:	1e03      	subs	r3, r0, #0
 8001df0:	d001      	beq.n	8001df6 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e053      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	2bff      	cmp	r3, #255	@ 0xff
 8001dfe:	d911      	bls.n	8001e24 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	22ff      	movs	r2, #255	@ 0xff
 8001e04:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	2380      	movs	r3, #128	@ 0x80
 8001e0e:	045c      	lsls	r4, r3, #17
 8001e10:	230a      	movs	r3, #10
 8001e12:	18fb      	adds	r3, r7, r3
 8001e14:	8819      	ldrh	r1, [r3, #0]
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	2300      	movs	r3, #0
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	0023      	movs	r3, r4
 8001e1e:	f001 fe43 	bl	8003aa8 <I2C_TransferConfig>
 8001e22:	e012      	b.n	8001e4a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	049c      	lsls	r4, r3, #18
 8001e38:	230a      	movs	r3, #10
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	8819      	ldrh	r1, [r3, #0]
 8001e3e:	68f8      	ldr	r0, [r7, #12]
 8001e40:	2300      	movs	r3, #0
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	0023      	movs	r3, r4
 8001e46:	f001 fe2f 	bl	8003aa8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d198      	bne.n	8001d86 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f001 fce8 	bl	8003830 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e60:	1e03      	subs	r3, r0, #0
 8001e62:	d001      	beq.n	8001e68 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e01a      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2220      	movs	r2, #32
 8001e6e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	490b      	ldr	r1, [pc, #44]	@ (8001ea8 <HAL_I2C_Mem_Write+0x258>)
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2241      	movs	r2, #65	@ 0x41
 8001e84:	2120      	movs	r1, #32
 8001e86:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2242      	movs	r2, #66	@ 0x42
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2240      	movs	r2, #64	@ 0x40
 8001e94:	2100      	movs	r1, #0
 8001e96:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e000      	b.n	8001e9e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001e9c:	2302      	movs	r3, #2
  }
}
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	b007      	add	sp, #28
 8001ea4:	bd90      	pop	{r4, r7, pc}
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	fe00e800 	.word	0xfe00e800

08001eac <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8001eac:	b5b0      	push	{r4, r5, r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	000c      	movs	r4, r1
 8001eb6:	0010      	movs	r0, r2
 8001eb8:	0019      	movs	r1, r3
 8001eba:	230a      	movs	r3, #10
 8001ebc:	18fb      	adds	r3, r7, r3
 8001ebe:	1c22      	adds	r2, r4, #0
 8001ec0:	801a      	strh	r2, [r3, #0]
 8001ec2:	2308      	movs	r3, #8
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	1c02      	adds	r2, r0, #0
 8001ec8:	801a      	strh	r2, [r3, #0]
 8001eca:	1dbb      	adds	r3, r7, #6
 8001ecc:	1c0a      	adds	r2, r1, #0
 8001ece:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2241      	movs	r2, #65	@ 0x41
 8001ed4:	5c9b      	ldrb	r3, [r3, r2]
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b20      	cmp	r3, #32
 8001eda:	d000      	beq.n	8001ede <HAL_I2C_Mem_Read_DMA+0x32>
 8001edc:	e0d6      	b.n	800208c <HAL_I2C_Mem_Read_DMA+0x1e0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d004      	beq.n	8001eee <HAL_I2C_Mem_Read_DMA+0x42>
 8001ee4:	232c      	movs	r3, #44	@ 0x2c
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d105      	bne.n	8001efa <HAL_I2C_Mem_Read_DMA+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2280      	movs	r2, #128	@ 0x80
 8001ef2:	0092      	lsls	r2, r2, #2
 8001ef4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e0c9      	b.n	800208e <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	699a      	ldr	r2, [r3, #24]
 8001f00:	2380      	movs	r3, #128	@ 0x80
 8001f02:	021b      	lsls	r3, r3, #8
 8001f04:	401a      	ands	r2, r3
 8001f06:	2380      	movs	r3, #128	@ 0x80
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d101      	bne.n	8001f12 <HAL_I2C_Mem_Read_DMA+0x66>
    {
      return HAL_BUSY;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	e0bd      	b.n	800208e <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2240      	movs	r2, #64	@ 0x40
 8001f16:	5c9b      	ldrb	r3, [r3, r2]
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d101      	bne.n	8001f20 <HAL_I2C_Mem_Read_DMA+0x74>
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	e0b6      	b.n	800208e <HAL_I2C_Mem_Read_DMA+0x1e2>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2240      	movs	r2, #64	@ 0x40
 8001f24:	2101      	movs	r1, #1
 8001f26:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2241      	movs	r2, #65	@ 0x41
 8001f2c:	2122      	movs	r1, #34	@ 0x22
 8001f2e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2242      	movs	r2, #66	@ 0x42
 8001f34:	2140      	movs	r1, #64	@ 0x40
 8001f36:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001f42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	222c      	movs	r2, #44	@ 0x2c
 8001f48:	18ba      	adds	r2, r7, r2
 8001f4a:	8812      	ldrh	r2, [r2, #0]
 8001f4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4a51      	ldr	r2, [pc, #324]	@ (8002098 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 8001f52:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4a51      	ldr	r2, [pc, #324]	@ (800209c <HAL_I2C_Mem_Read_DMA+0x1f0>)
 8001f58:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8001f5a:	230a      	movs	r3, #10
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	881a      	ldrh	r2, [r3, #0]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	2bff      	cmp	r3, #255	@ 0xff
 8001f6c:	d903      	bls.n	8001f76 <HAL_I2C_Mem_Read_DMA+0xca>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	22ff      	movs	r2, #255	@ 0xff
 8001f72:	851a      	strh	r2, [r3, #40]	@ 0x28
 8001f74:	e004      	b.n	8001f80 <HAL_I2C_Mem_Read_DMA+0xd4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f80:	1dbb      	adds	r3, r7, #6
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d10b      	bne.n	8001fa0 <HAL_I2C_Mem_Read_DMA+0xf4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f88:	2308      	movs	r3, #8
 8001f8a:	18fb      	adds	r3, r7, r3
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	4252      	negs	r2, r2
 8001f9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f9e:	e00e      	b.n	8001fbe <HAL_I2C_Mem_Read_DMA+0x112>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fa0:	2108      	movs	r1, #8
 8001fa2:	187b      	adds	r3, r7, r1
 8001fa4:	881b      	ldrh	r3, [r3, #0]
 8001fa6:	0a1b      	lsrs	r3, r3, #8
 8001fa8:	b29b      	uxth	r3, r3
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8001fb2:	187b      	adds	r3, r7, r1
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	001a      	movs	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d023      	beq.n	800200e <HAL_I2C_Mem_Read_DMA+0x162>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fca:	4a35      	ldr	r2, [pc, #212]	@ (80020a0 <HAL_I2C_Mem_Read_DMA+0x1f4>)
 8001fcc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fd2:	4a34      	ldr	r2, [pc, #208]	@ (80020a4 <HAL_I2C_Mem_Read_DMA+0x1f8>)
 8001fd4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fda:	2200      	movs	r2, #0
 8001fdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	3324      	adds	r3, #36	@ 0x24
 8001ff0:	0019      	movs	r1, r3
 8001ff2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
                                       hi2c->XferSize);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8001ff8:	2517      	movs	r5, #23
 8001ffa:	197c      	adds	r4, r7, r5
 8001ffc:	f7ff f9ea 	bl	80013d4 <HAL_DMA_Start_IT>
 8002000:	0003      	movs	r3, r0
 8002002:	7023      	strb	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8002004:	197b      	adds	r3, r7, r5
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d12b      	bne.n	8002064 <HAL_I2C_Mem_Read_DMA+0x1b8>
 800200c:	e013      	b.n	8002036 <HAL_I2C_Mem_Read_DMA+0x18a>
      hi2c->State     = HAL_I2C_STATE_READY;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2241      	movs	r2, #65	@ 0x41
 8002012:	2120      	movs	r1, #32
 8002014:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2242      	movs	r2, #66	@ 0x42
 800201a:	2100      	movs	r1, #0
 800201c:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	2280      	movs	r2, #128	@ 0x80
 8002024:	431a      	orrs	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2240      	movs	r2, #64	@ 0x40
 800202e:	2100      	movs	r1, #0
 8002030:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e02b      	b.n	800208e <HAL_I2C_Mem_Read_DMA+0x1e2>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002036:	1dbb      	adds	r3, r7, #6
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	230a      	movs	r3, #10
 800203e:	18fb      	adds	r3, r7, r3
 8002040:	8819      	ldrh	r1, [r3, #0]
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <HAL_I2C_Mem_Read_DMA+0x1fc>)
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	2300      	movs	r3, #0
 800204a:	f001 fd2d 	bl	8003aa8 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2240      	movs	r2, #64	@ 0x40
 8002052:	2100      	movs	r1, #0
 8002054:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2101      	movs	r1, #1
 800205a:	0018      	movs	r0, r3
 800205c:	f001 fd5e 	bl	8003b1c <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8002060:	2300      	movs	r3, #0
 8002062:	e014      	b.n	800208e <HAL_I2C_Mem_Read_DMA+0x1e2>
      hi2c->State     = HAL_I2C_STATE_READY;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2241      	movs	r2, #65	@ 0x41
 8002068:	2120      	movs	r1, #32
 800206a:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2242      	movs	r2, #66	@ 0x42
 8002070:	2100      	movs	r1, #0
 8002072:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002078:	2210      	movs	r2, #16
 800207a:	431a      	orrs	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2240      	movs	r2, #64	@ 0x40
 8002084:	2100      	movs	r1, #0
 8002086:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <HAL_I2C_Mem_Read_DMA+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800208c:	2302      	movs	r3, #2
  }
}
 800208e:	0018      	movs	r0, r3
 8002090:	46bd      	mov	sp, r7
 8002092:	b006      	add	sp, #24
 8002094:	bdb0      	pop	{r4, r5, r7, pc}
 8002096:	46c0      	nop			@ (mov r8, r8)
 8002098:	ffff0000 	.word	0xffff0000
 800209c:	080025a9 	.word	0x080025a9
 80020a0:	080035c9 	.word	0x080035c9
 80020a4:	08003685 	.word	0x08003685
 80020a8:	80002000 	.word	0x80002000

080020ac <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80020b4:	46c0      	nop			@ (mov r8, r8)
 80020b6:	46bd      	mov	sp, r7
 80020b8:	b002      	add	sp, #8
 80020ba:	bd80      	pop	{r7, pc}

080020bc <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80020c4:	46c0      	nop			@ (mov r8, r8)
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b002      	add	sp, #8
 80020ca:	bd80      	pop	{r7, pc}

080020cc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80020d4:	46c0      	nop			@ (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b002      	add	sp, #8
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80020e4:	46c0      	nop			@ (mov r8, r8)
 80020e6:	46bd      	mov	sp, r7
 80020e8:	b002      	add	sp, #8
 80020ea:	bd80      	pop	{r7, pc}

080020ec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	0008      	movs	r0, r1
 80020f6:	0011      	movs	r1, r2
 80020f8:	1cfb      	adds	r3, r7, #3
 80020fa:	1c02      	adds	r2, r0, #0
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	003b      	movs	r3, r7
 8002100:	1c0a      	adds	r2, r1, #0
 8002102:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002104:	46c0      	nop			@ (mov r8, r8)
 8002106:	46bd      	mov	sp, r7
 8002108:	b002      	add	sp, #8
 800210a:	bd80      	pop	{r7, pc}

0800210c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002114:	46c0      	nop			@ (mov r8, r8)
 8002116:	46bd      	mov	sp, r7
 8002118:	b002      	add	sp, #8
 800211a:	bd80      	pop	{r7, pc}

0800211c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002124:	46c0      	nop			@ (mov r8, r8)
 8002126:	46bd      	mov	sp, r7
 8002128:	b002      	add	sp, #8
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002134:	46c0      	nop			@ (mov r8, r8)
 8002136:	46bd      	mov	sp, r7
 8002138:	b002      	add	sp, #8
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002144:	46c0      	nop			@ (mov r8, r8)
 8002146:	46bd      	mov	sp, r7
 8002148:	b002      	add	sp, #8
 800214a:	bd80      	pop	{r7, pc}

0800214c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800215c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2240      	movs	r2, #64	@ 0x40
 8002166:	5c9b      	ldrb	r3, [r3, r2]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <I2C_Slave_ISR_IT+0x24>
 800216c:	2302      	movs	r3, #2
 800216e:	e0fb      	b.n	8002368 <I2C_Slave_ISR_IT+0x21c>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2240      	movs	r2, #64	@ 0x40
 8002174:	2101      	movs	r1, #1
 8002176:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	095b      	lsrs	r3, r3, #5
 800217c:	001a      	movs	r2, r3
 800217e:	2301      	movs	r3, #1
 8002180:	4013      	ands	r3, r2
 8002182:	d00c      	beq.n	800219e <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	001a      	movs	r2, r3
 800218a:	2301      	movs	r3, #1
 800218c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800218e:	d006      	beq.n	800219e <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	0011      	movs	r1, r2
 8002196:	0018      	movs	r0, r3
 8002198:	f000 fede 	bl	8002f58 <I2C_ITSlaveCplt>
 800219c:	e0df      	b.n	800235e <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	091b      	lsrs	r3, r3, #4
 80021a2:	001a      	movs	r2, r3
 80021a4:	2301      	movs	r3, #1
 80021a6:	4013      	ands	r3, r2
 80021a8:	d054      	beq.n	8002254 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	091b      	lsrs	r3, r3, #4
 80021ae:	001a      	movs	r2, r3
 80021b0:	2301      	movs	r3, #1
 80021b2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80021b4:	d04e      	beq.n	8002254 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d12d      	bne.n	800221c <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2241      	movs	r2, #65	@ 0x41
 80021c4:	5c9b      	ldrb	r3, [r3, r2]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b28      	cmp	r3, #40	@ 0x28
 80021ca:	d10b      	bne.n	80021e4 <I2C_Slave_ISR_IT+0x98>
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	2380      	movs	r3, #128	@ 0x80
 80021d0:	049b      	lsls	r3, r3, #18
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d106      	bne.n	80021e4 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	0011      	movs	r1, r2
 80021dc:	0018      	movs	r0, r3
 80021de:	f001 f84b 	bl	8003278 <I2C_ITListenCplt>
 80021e2:	e036      	b.n	8002252 <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2241      	movs	r2, #65	@ 0x41
 80021e8:	5c9b      	ldrb	r3, [r3, r2]
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b29      	cmp	r3, #41	@ 0x29
 80021ee:	d110      	bne.n	8002212 <I2C_Slave_ISR_IT+0xc6>
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	4a5f      	ldr	r2, [pc, #380]	@ (8002370 <I2C_Slave_ISR_IT+0x224>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d00c      	beq.n	8002212 <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2210      	movs	r2, #16
 80021fe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	0018      	movs	r0, r3
 8002204:	f001 f9bd 	bl	8003582 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	0018      	movs	r0, r3
 800220c:	f000 fd6c 	bl	8002ce8 <I2C_ITSlaveSeqCplt>
 8002210:	e01f      	b.n	8002252 <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2210      	movs	r2, #16
 8002218:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800221a:	e09d      	b.n	8002358 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2210      	movs	r2, #16
 8002222:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002228:	2204      	movs	r2, #4
 800222a:	431a      	orrs	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d005      	beq.n	8002242 <I2C_Slave_ISR_IT+0xf6>
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	2380      	movs	r3, #128	@ 0x80
 800223a:	045b      	lsls	r3, r3, #17
 800223c:	429a      	cmp	r2, r3
 800223e:	d000      	beq.n	8002242 <I2C_Slave_ISR_IT+0xf6>
 8002240:	e08a      	b.n	8002358 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	0011      	movs	r1, r2
 800224a:	0018      	movs	r0, r3
 800224c:	f001 f86e 	bl	800332c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002250:	e082      	b.n	8002358 <I2C_Slave_ISR_IT+0x20c>
 8002252:	e081      	b.n	8002358 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	089b      	lsrs	r3, r3, #2
 8002258:	001a      	movs	r2, r3
 800225a:	2301      	movs	r3, #1
 800225c:	4013      	ands	r3, r2
 800225e:	d031      	beq.n	80022c4 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	089b      	lsrs	r3, r3, #2
 8002264:	001a      	movs	r2, r3
 8002266:	2301      	movs	r3, #1
 8002268:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800226a:	d02b      	beq.n	80022c4 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d018      	beq.n	80022a8 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	1c5a      	adds	r2, r3, #1
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002292:	3b01      	subs	r3, #1
 8002294:	b29a      	uxth	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800229e:	b29b      	uxth	r3, r3
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d154      	bne.n	800235c <I2C_Slave_ISR_IT+0x210>
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	4a2e      	ldr	r2, [pc, #184]	@ (8002370 <I2C_Slave_ISR_IT+0x224>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d050      	beq.n	800235c <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	0018      	movs	r0, r3
 80022be:	f000 fd13 	bl	8002ce8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80022c2:	e04b      	b.n	800235c <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	08db      	lsrs	r3, r3, #3
 80022c8:	001a      	movs	r2, r3
 80022ca:	2301      	movs	r3, #1
 80022cc:	4013      	ands	r3, r2
 80022ce:	d00c      	beq.n	80022ea <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	08db      	lsrs	r3, r3, #3
 80022d4:	001a      	movs	r2, r3
 80022d6:	2301      	movs	r3, #1
 80022d8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80022da:	d006      	beq.n	80022ea <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	0011      	movs	r1, r2
 80022e2:	0018      	movs	r0, r3
 80022e4:	f000 fc1a 	bl	8002b1c <I2C_ITAddrCplt>
 80022e8:	e039      	b.n	800235e <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	085b      	lsrs	r3, r3, #1
 80022ee:	001a      	movs	r2, r3
 80022f0:	2301      	movs	r3, #1
 80022f2:	4013      	ands	r3, r2
 80022f4:	d033      	beq.n	800235e <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	085b      	lsrs	r3, r3, #1
 80022fa:	001a      	movs	r2, r3
 80022fc:	2301      	movs	r3, #1
 80022fe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002300:	d02d      	beq.n	800235e <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002306:	b29b      	uxth	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	d018      	beq.n	800233e <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002310:	781a      	ldrb	r2, [r3, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002326:	b29b      	uxth	r3, r3
 8002328:	3b01      	subs	r3, #1
 800232a:	b29a      	uxth	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002334:	3b01      	subs	r3, #1
 8002336:	b29a      	uxth	r2, r3
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800233c:	e00f      	b.n	800235e <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	2380      	movs	r3, #128	@ 0x80
 8002342:	045b      	lsls	r3, r3, #17
 8002344:	429a      	cmp	r2, r3
 8002346:	d002      	beq.n	800234e <I2C_Slave_ISR_IT+0x202>
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d107      	bne.n	800235e <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	0018      	movs	r0, r3
 8002352:	f000 fcc9 	bl	8002ce8 <I2C_ITSlaveSeqCplt>
 8002356:	e002      	b.n	800235e <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8002358:	46c0      	nop			@ (mov r8, r8)
 800235a:	e000      	b.n	800235e <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 800235c:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2240      	movs	r2, #64	@ 0x40
 8002362:	2100      	movs	r1, #0
 8002364:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	0018      	movs	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	b006      	add	sp, #24
 800236e:	bd80      	pop	{r7, pc}
 8002370:	ffff0000 	.word	0xffff0000

08002374 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002374:	b590      	push	{r4, r7, lr}
 8002376:	b089      	sub	sp, #36	@ 0x24
 8002378:	af02      	add	r7, sp, #8
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2240      	movs	r2, #64	@ 0x40
 8002384:	5c9b      	ldrb	r3, [r3, r2]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <I2C_Master_ISR_DMA+0x1a>
 800238a:	2302      	movs	r3, #2
 800238c:	e105      	b.n	800259a <I2C_Master_ISR_DMA+0x226>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2240      	movs	r2, #64	@ 0x40
 8002392:	2101      	movs	r1, #1
 8002394:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	091b      	lsrs	r3, r3, #4
 800239a:	001a      	movs	r2, r3
 800239c:	2301      	movs	r3, #1
 800239e:	4013      	ands	r3, r2
 80023a0:	d019      	beq.n	80023d6 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	091b      	lsrs	r3, r3, #4
 80023a6:	001a      	movs	r2, r3
 80023a8:	2301      	movs	r3, #1
 80023aa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80023ac:	d013      	beq.n	80023d6 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	2210      	movs	r2, #16
 80023b4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	2204      	movs	r2, #4
 80023bc:	431a      	orrs	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2120      	movs	r1, #32
 80023c6:	0018      	movs	r0, r3
 80023c8:	f001 fba8 	bl	8003b1c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	0018      	movs	r0, r3
 80023d0:	f001 f8d7 	bl	8003582 <I2C_Flush_TXDR>
 80023d4:	e0dc      	b.n	8002590 <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	09db      	lsrs	r3, r3, #7
 80023da:	001a      	movs	r2, r3
 80023dc:	2301      	movs	r3, #1
 80023de:	4013      	ands	r3, r2
 80023e0:	d100      	bne.n	80023e4 <I2C_Master_ISR_DMA+0x70>
 80023e2:	e08c      	b.n	80024fe <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	099b      	lsrs	r3, r3, #6
 80023e8:	001a      	movs	r2, r3
 80023ea:	2301      	movs	r3, #1
 80023ec:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80023ee:	d100      	bne.n	80023f2 <I2C_Master_ISR_DMA+0x7e>
 80023f0:	e085      	b.n	80024fe <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2140      	movs	r1, #64	@ 0x40
 80023fe:	438a      	bics	r2, r1
 8002400:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002406:	b29b      	uxth	r3, r3
 8002408:	2b00      	cmp	r3, #0
 800240a:	d063      	beq.n	80024d4 <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	b29a      	uxth	r2, r3
 8002414:	2312      	movs	r3, #18
 8002416:	18fb      	adds	r3, r7, r3
 8002418:	0592      	lsls	r2, r2, #22
 800241a:	0d92      	lsrs	r2, r2, #22
 800241c:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002422:	b29b      	uxth	r3, r3
 8002424:	2bff      	cmp	r3, #255	@ 0xff
 8002426:	d914      	bls.n	8002452 <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	0c1b      	lsrs	r3, r3, #16
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2201      	movs	r2, #1
 8002434:	4013      	ands	r3, r2
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b01      	cmp	r3, #1
 800243a:	d103      	bne.n	8002444 <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2201      	movs	r2, #1
 8002440:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002442:	e002      	b.n	800244a <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	22ff      	movs	r2, #255	@ 0xff
 8002448:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 800244a:	2380      	movs	r3, #128	@ 0x80
 800244c:	045b      	lsls	r3, r3, #17
 800244e:	617b      	str	r3, [r7, #20]
 8002450:	e010      	b.n	8002474 <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002456:	b29a      	uxth	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002460:	4a50      	ldr	r2, [pc, #320]	@ (80025a4 <I2C_Master_ISR_DMA+0x230>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d003      	beq.n	800246e <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	e002      	b.n	8002474 <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800246e:	2380      	movs	r3, #128	@ 0x80
 8002470:	049b      	lsls	r3, r3, #18
 8002472:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002478:	b2da      	uxtb	r2, r3
 800247a:	697c      	ldr	r4, [r7, #20]
 800247c:	2312      	movs	r3, #18
 800247e:	18fb      	adds	r3, r7, r3
 8002480:	8819      	ldrh	r1, [r3, #0]
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	2300      	movs	r3, #0
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	0023      	movs	r3, r4
 800248a:	f001 fb0d 	bl	8003aa8 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002492:	b29a      	uxth	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2241      	movs	r2, #65	@ 0x41
 80024a4:	5c9b      	ldrb	r3, [r3, r2]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b22      	cmp	r3, #34	@ 0x22
 80024aa:	d109      	bne.n	80024c0 <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2180      	movs	r1, #128	@ 0x80
 80024b8:	0209      	lsls	r1, r1, #8
 80024ba:	430a      	orrs	r2, r1
 80024bc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80024be:	e067      	b.n	8002590 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2180      	movs	r1, #128	@ 0x80
 80024cc:	01c9      	lsls	r1, r1, #7
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80024d2:	e05d      	b.n	8002590 <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	2380      	movs	r3, #128	@ 0x80
 80024dc:	049b      	lsls	r3, r3, #18
 80024de:	401a      	ands	r2, r3
 80024e0:	2380      	movs	r3, #128	@ 0x80
 80024e2:	049b      	lsls	r3, r3, #18
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d004      	beq.n	80024f2 <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	0018      	movs	r0, r3
 80024ec:	f000 fbba 	bl	8002c64 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80024f0:	e04e      	b.n	8002590 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2140      	movs	r1, #64	@ 0x40
 80024f6:	0018      	movs	r0, r3
 80024f8:	f000 ff18 	bl	800332c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80024fc:	e048      	b.n	8002590 <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	099b      	lsrs	r3, r3, #6
 8002502:	001a      	movs	r2, r3
 8002504:	2301      	movs	r3, #1
 8002506:	4013      	ands	r3, r2
 8002508:	d02e      	beq.n	8002568 <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	099b      	lsrs	r3, r3, #6
 800250e:	001a      	movs	r2, r3
 8002510:	2301      	movs	r3, #1
 8002512:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002514:	d028      	beq.n	8002568 <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800251a:	b29b      	uxth	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d11d      	bne.n	800255c <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685a      	ldr	r2, [r3, #4]
 8002526:	2380      	movs	r3, #128	@ 0x80
 8002528:	049b      	lsls	r3, r3, #18
 800252a:	401a      	ands	r2, r3
 800252c:	2380      	movs	r3, #128	@ 0x80
 800252e:	049b      	lsls	r3, r3, #18
 8002530:	429a      	cmp	r2, r3
 8002532:	d02c      	beq.n	800258e <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002538:	4a1a      	ldr	r2, [pc, #104]	@ (80025a4 <I2C_Master_ISR_DMA+0x230>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d109      	bne.n	8002552 <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2180      	movs	r1, #128	@ 0x80
 800254a:	01c9      	lsls	r1, r1, #7
 800254c:	430a      	orrs	r2, r1
 800254e:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002550:	e01d      	b.n	800258e <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	0018      	movs	r0, r3
 8002556:	f000 fb85 	bl	8002c64 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800255a:	e018      	b.n	800258e <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2140      	movs	r1, #64	@ 0x40
 8002560:	0018      	movs	r0, r3
 8002562:	f000 fee3 	bl	800332c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002566:	e012      	b.n	800258e <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	095b      	lsrs	r3, r3, #5
 800256c:	001a      	movs	r2, r3
 800256e:	2301      	movs	r3, #1
 8002570:	4013      	ands	r3, r2
 8002572:	d00d      	beq.n	8002590 <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	001a      	movs	r2, r3
 800257a:	2301      	movs	r3, #1
 800257c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800257e:	d007      	beq.n	8002590 <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002580:	68ba      	ldr	r2, [r7, #8]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	0011      	movs	r1, r2
 8002586:	0018      	movs	r0, r3
 8002588:	f000 fc14 	bl	8002db4 <I2C_ITMasterCplt>
 800258c:	e000      	b.n	8002590 <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 800258e:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2240      	movs	r2, #64	@ 0x40
 8002594:	2100      	movs	r1, #0
 8002596:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	0018      	movs	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	b007      	add	sp, #28
 80025a0:	bd90      	pop	{r4, r7, pc}
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	ffff0000 	.word	0xffff0000

080025a8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80025a8:	b590      	push	{r4, r7, lr}
 80025aa:	b089      	sub	sp, #36	@ 0x24
 80025ac:	af02      	add	r7, sp, #8
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80025b4:	4ba9      	ldr	r3, [pc, #676]	@ (800285c <I2C_Mem_ISR_DMA+0x2b4>)
 80025b6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2240      	movs	r2, #64	@ 0x40
 80025bc:	5c9b      	ldrb	r3, [r3, r2]
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <I2C_Mem_ISR_DMA+0x1e>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e146      	b.n	8002854 <I2C_Mem_ISR_DMA+0x2ac>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2240      	movs	r2, #64	@ 0x40
 80025ca:	2101      	movs	r1, #1
 80025cc:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	091b      	lsrs	r3, r3, #4
 80025d2:	001a      	movs	r2, r3
 80025d4:	2301      	movs	r3, #1
 80025d6:	4013      	ands	r3, r2
 80025d8:	d019      	beq.n	800260e <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	091b      	lsrs	r3, r3, #4
 80025de:	001a      	movs	r2, r3
 80025e0:	2301      	movs	r3, #1
 80025e2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80025e4:	d013      	beq.n	800260e <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2210      	movs	r2, #16
 80025ec:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f2:	2204      	movs	r2, #4
 80025f4:	431a      	orrs	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2120      	movs	r1, #32
 80025fe:	0018      	movs	r0, r3
 8002600:	f001 fa8c 	bl	8003b1c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	0018      	movs	r0, r3
 8002608:	f000 ffbb 	bl	8003582 <I2C_Flush_TXDR>
 800260c:	e11d      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	085b      	lsrs	r3, r3, #1
 8002612:	001a      	movs	r2, r3
 8002614:	2301      	movs	r3, #1
 8002616:	4013      	ands	r3, r2
 8002618:	d00f      	beq.n	800263a <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	085b      	lsrs	r3, r3, #1
 800261e:	001a      	movs	r2, r3
 8002620:	2301      	movs	r3, #1
 8002622:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002624:	d009      	beq.n	800263a <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800262e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2201      	movs	r2, #1
 8002634:	4252      	negs	r2, r2
 8002636:	651a      	str	r2, [r3, #80]	@ 0x50
 8002638:	e107      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	09db      	lsrs	r3, r3, #7
 800263e:	001a      	movs	r2, r3
 8002640:	2301      	movs	r3, #1
 8002642:	4013      	ands	r3, r2
 8002644:	d100      	bne.n	8002648 <I2C_Mem_ISR_DMA+0xa0>
 8002646:	e074      	b.n	8002732 <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	099b      	lsrs	r3, r3, #6
 800264c:	001a      	movs	r2, r3
 800264e:	2301      	movs	r3, #1
 8002650:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002652:	d100      	bne.n	8002656 <I2C_Mem_ISR_DMA+0xae>
 8002654:	e06d      	b.n	8002732 <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2101      	movs	r1, #1
 800265a:	0018      	movs	r0, r3
 800265c:	f001 fae8 	bl	8003c30 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2110      	movs	r1, #16
 8002664:	0018      	movs	r0, r3
 8002666:	f001 fa59 	bl	8003b1c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800266e:	b29b      	uxth	r3, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	d058      	beq.n	8002726 <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002678:	b29b      	uxth	r3, r3
 800267a:	2bff      	cmp	r3, #255	@ 0xff
 800267c:	d91e      	bls.n	80026bc <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	0c1b      	lsrs	r3, r3, #16
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2201      	movs	r2, #1
 800268a:	4013      	ands	r3, r2
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b01      	cmp	r3, #1
 8002690:	d103      	bne.n	800269a <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002698:	e002      	b.n	80026a0 <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	22ff      	movs	r2, #255	@ 0xff
 800269e:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026a4:	b299      	uxth	r1, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	045b      	lsls	r3, r3, #17
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	2400      	movs	r4, #0
 80026b4:	9400      	str	r4, [sp, #0]
 80026b6:	f001 f9f7 	bl	8003aa8 <I2C_TransferConfig>
 80026ba:	e011      	b.n	80026e0 <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ca:	b299      	uxth	r1, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	2380      	movs	r3, #128	@ 0x80
 80026d4:	049b      	lsls	r3, r3, #18
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	2400      	movs	r4, #0
 80026da:	9400      	str	r4, [sp, #0]
 80026dc:	f001 f9e4 	bl	8003aa8 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	b29a      	uxth	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2241      	movs	r2, #65	@ 0x41
 80026f6:	5c9b      	ldrb	r3, [r3, r2]
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b22      	cmp	r3, #34	@ 0x22
 80026fc:	d109      	bne.n	8002712 <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2180      	movs	r1, #128	@ 0x80
 800270a:	0209      	lsls	r1, r1, #8
 800270c:	430a      	orrs	r2, r1
 800270e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002710:	e09b      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2180      	movs	r1, #128	@ 0x80
 800271e:	01c9      	lsls	r1, r1, #7
 8002720:	430a      	orrs	r2, r1
 8002722:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002724:	e091      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2140      	movs	r1, #64	@ 0x40
 800272a:	0018      	movs	r0, r3
 800272c:	f000 fdfe 	bl	800332c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8002730:	e08b      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	099b      	lsrs	r3, r3, #6
 8002736:	001a      	movs	r2, r3
 8002738:	2301      	movs	r3, #1
 800273a:	4013      	ands	r3, r2
 800273c:	d100      	bne.n	8002740 <I2C_Mem_ISR_DMA+0x198>
 800273e:	e072      	b.n	8002826 <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	099b      	lsrs	r3, r3, #6
 8002744:	001a      	movs	r2, r3
 8002746:	2301      	movs	r3, #1
 8002748:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800274a:	d06c      	beq.n	8002826 <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2101      	movs	r1, #1
 8002750:	0018      	movs	r0, r3
 8002752:	f001 fa6d 	bl	8003c30 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2110      	movs	r1, #16
 800275a:	0018      	movs	r0, r3
 800275c:	f001 f9de 	bl	8003b1c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2241      	movs	r2, #65	@ 0x41
 8002764:	5c9b      	ldrb	r3, [r3, r2]
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b22      	cmp	r3, #34	@ 0x22
 800276a:	d101      	bne.n	8002770 <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 800276c:	4b3c      	ldr	r3, [pc, #240]	@ (8002860 <I2C_Mem_ISR_DMA+0x2b8>)
 800276e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002774:	b29b      	uxth	r3, r3
 8002776:	2bff      	cmp	r3, #255	@ 0xff
 8002778:	d91f      	bls.n	80027ba <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	0c1b      	lsrs	r3, r3, #16
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2201      	movs	r2, #1
 8002786:	4013      	ands	r3, r2
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b01      	cmp	r3, #1
 800278c:	d103      	bne.n	8002796 <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2201      	movs	r2, #1
 8002792:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002794:	e002      	b.n	800279c <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	22ff      	movs	r2, #255	@ 0xff
 800279a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027a0:	b299      	uxth	r1, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	2380      	movs	r3, #128	@ 0x80
 80027aa:	045c      	lsls	r4, r3, #17
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	0023      	movs	r3, r4
 80027b4:	f001 f978 	bl	8003aa8 <I2C_TransferConfig>
 80027b8:	e012      	b.n	80027e0 <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027be:	b29a      	uxth	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c8:	b299      	uxth	r1, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	2380      	movs	r3, #128	@ 0x80
 80027d2:	049c      	lsls	r4, r3, #18
 80027d4:	68f8      	ldr	r0, [r7, #12]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	0023      	movs	r3, r4
 80027dc:	f001 f964 	bl	8003aa8 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2241      	movs	r2, #65	@ 0x41
 80027f6:	5c9b      	ldrb	r3, [r3, r2]
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b22      	cmp	r3, #34	@ 0x22
 80027fc:	d109      	bne.n	8002812 <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2180      	movs	r1, #128	@ 0x80
 800280a:	0209      	lsls	r1, r1, #8
 800280c:	430a      	orrs	r2, r1
 800280e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002810:	e01b      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2180      	movs	r1, #128	@ 0x80
 800281e:	01c9      	lsls	r1, r1, #7
 8002820:	430a      	orrs	r2, r1
 8002822:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002824:	e011      	b.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	095b      	lsrs	r3, r3, #5
 800282a:	001a      	movs	r2, r3
 800282c:	2301      	movs	r3, #1
 800282e:	4013      	ands	r3, r2
 8002830:	d00b      	beq.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	095b      	lsrs	r3, r3, #5
 8002836:	001a      	movs	r2, r3
 8002838:	2301      	movs	r3, #1
 800283a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800283c:	d005      	beq.n	800284a <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	0011      	movs	r1, r2
 8002844:	0018      	movs	r0, r3
 8002846:	f000 fab5 	bl	8002db4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2240      	movs	r2, #64	@ 0x40
 800284e:	2100      	movs	r1, #0
 8002850:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	0018      	movs	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	b007      	add	sp, #28
 800285a:	bd90      	pop	{r4, r7, pc}
 800285c:	80002000 	.word	0x80002000
 8002860:	80002400 	.word	0x80002400

08002864 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b088      	sub	sp, #32
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002874:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2240      	movs	r2, #64	@ 0x40
 800287e:	5c9b      	ldrb	r3, [r3, r2]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <I2C_Slave_ISR_DMA+0x24>
 8002884:	2302      	movs	r3, #2
 8002886:	e0de      	b.n	8002a46 <I2C_Slave_ISR_DMA+0x1e2>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2240      	movs	r2, #64	@ 0x40
 800288c:	2101      	movs	r1, #1
 800288e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	001a      	movs	r2, r3
 8002896:	2301      	movs	r3, #1
 8002898:	4013      	ands	r3, r2
 800289a:	d00c      	beq.n	80028b6 <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	095b      	lsrs	r3, r3, #5
 80028a0:	001a      	movs	r2, r3
 80028a2:	2301      	movs	r3, #1
 80028a4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80028a6:	d006      	beq.n	80028b6 <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80028a8:	68ba      	ldr	r2, [r7, #8]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	0011      	movs	r1, r2
 80028ae:	0018      	movs	r0, r3
 80028b0:	f000 fb52 	bl	8002f58 <I2C_ITSlaveCplt>
 80028b4:	e0c2      	b.n	8002a3c <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	091b      	lsrs	r3, r3, #4
 80028ba:	001a      	movs	r2, r3
 80028bc:	2301      	movs	r3, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	d100      	bne.n	80028c4 <I2C_Slave_ISR_DMA+0x60>
 80028c2:	e0a9      	b.n	8002a18 <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	001a      	movs	r2, r3
 80028ca:	2301      	movs	r3, #1
 80028cc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80028ce:	d100      	bne.n	80028d2 <I2C_Slave_ISR_DMA+0x6e>
 80028d0:	e0a2      	b.n	8002a18 <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	0b9b      	lsrs	r3, r3, #14
 80028d6:	001a      	movs	r2, r3
 80028d8:	2301      	movs	r3, #1
 80028da:	4013      	ands	r3, r2
 80028dc:	d106      	bne.n	80028ec <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	0bdb      	lsrs	r3, r3, #15
 80028e2:	001a      	movs	r2, r3
 80028e4:	2301      	movs	r3, #1
 80028e6:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80028e8:	d100      	bne.n	80028ec <I2C_Slave_ISR_DMA+0x88>
 80028ea:	e08e      	b.n	8002a0a <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d00d      	beq.n	8002910 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	0bdb      	lsrs	r3, r3, #15
 80028f8:	001a      	movs	r2, r3
 80028fa:	2301      	movs	r3, #1
 80028fc:	4013      	ands	r3, r2
 80028fe:	d007      	beq.n	8002910 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 800290c:	2301      	movs	r3, #1
 800290e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002914:	2b00      	cmp	r3, #0
 8002916:	d00d      	beq.n	8002934 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	0b9b      	lsrs	r3, r3, #14
 800291c:	001a      	movs	r2, r3
 800291e:	2301      	movs	r3, #1
 8002920:	4013      	ands	r3, r2
 8002922:	d007      	beq.n	8002934 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8002930:	2301      	movs	r3, #1
 8002932:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d12d      	bne.n	8002996 <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2241      	movs	r2, #65	@ 0x41
 800293e:	5c9b      	ldrb	r3, [r3, r2]
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b28      	cmp	r3, #40	@ 0x28
 8002944:	d10b      	bne.n	800295e <I2C_Slave_ISR_DMA+0xfa>
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	049b      	lsls	r3, r3, #18
 800294c:	429a      	cmp	r2, r3
 800294e:	d106      	bne.n	800295e <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	0011      	movs	r1, r2
 8002956:	0018      	movs	r0, r3
 8002958:	f000 fc8e 	bl	8003278 <I2C_ITListenCplt>
 800295c:	e054      	b.n	8002a08 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2241      	movs	r2, #65	@ 0x41
 8002962:	5c9b      	ldrb	r3, [r3, r2]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b29      	cmp	r3, #41	@ 0x29
 8002968:	d110      	bne.n	800298c <I2C_Slave_ISR_DMA+0x128>
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	4a38      	ldr	r2, [pc, #224]	@ (8002a50 <I2C_Slave_ISR_DMA+0x1ec>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d00c      	beq.n	800298c <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2210      	movs	r2, #16
 8002978:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	0018      	movs	r0, r3
 800297e:	f000 fe00 	bl	8003582 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	0018      	movs	r0, r3
 8002986:	f000 f9af 	bl	8002ce8 <I2C_ITSlaveSeqCplt>
 800298a:	e03d      	b.n	8002a08 <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2210      	movs	r2, #16
 8002992:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002994:	e03e      	b.n	8002a14 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2210      	movs	r2, #16
 800299c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	2204      	movs	r2, #4
 80029a4:	431a      	orrs	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80029aa:	2317      	movs	r3, #23
 80029ac:	18fb      	adds	r3, r7, r3
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	2141      	movs	r1, #65	@ 0x41
 80029b2:	5c52      	ldrb	r2, [r2, r1]
 80029b4:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <I2C_Slave_ISR_DMA+0x162>
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	2380      	movs	r3, #128	@ 0x80
 80029c0:	045b      	lsls	r3, r3, #17
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d126      	bne.n	8002a14 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80029c6:	2217      	movs	r2, #23
 80029c8:	18bb      	adds	r3, r7, r2
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b21      	cmp	r3, #33	@ 0x21
 80029ce:	d003      	beq.n	80029d8 <I2C_Slave_ISR_DMA+0x174>
 80029d0:	18bb      	adds	r3, r7, r2
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b29      	cmp	r3, #41	@ 0x29
 80029d6:	d103      	bne.n	80029e0 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2221      	movs	r2, #33	@ 0x21
 80029dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80029de:	e00b      	b.n	80029f8 <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80029e0:	2217      	movs	r2, #23
 80029e2:	18bb      	adds	r3, r7, r2
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b22      	cmp	r3, #34	@ 0x22
 80029e8:	d003      	beq.n	80029f2 <I2C_Slave_ISR_DMA+0x18e>
 80029ea:	18bb      	adds	r3, r7, r2
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80029f0:	d102      	bne.n	80029f8 <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2222      	movs	r2, #34	@ 0x22
 80029f6:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	0011      	movs	r1, r2
 8002a00:	0018      	movs	r0, r3
 8002a02:	f000 fc93 	bl	800332c <I2C_ITError>
      if (treatdmanack == 1U)
 8002a06:	e005      	b.n	8002a14 <I2C_Slave_ISR_DMA+0x1b0>
 8002a08:	e004      	b.n	8002a14 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2210      	movs	r2, #16
 8002a10:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a12:	e013      	b.n	8002a3c <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8002a14:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a16:	e011      	b.n	8002a3c <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	08db      	lsrs	r3, r3, #3
 8002a1c:	001a      	movs	r2, r3
 8002a1e:	2301      	movs	r3, #1
 8002a20:	4013      	ands	r3, r2
 8002a22:	d00b      	beq.n	8002a3c <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	08db      	lsrs	r3, r3, #3
 8002a28:	001a      	movs	r2, r3
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002a2e:	d005      	beq.n	8002a3c <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	0011      	movs	r1, r2
 8002a36:	0018      	movs	r0, r3
 8002a38:	f000 f870 	bl	8002b1c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2240      	movs	r2, #64	@ 0x40
 8002a40:	2100      	movs	r1, #0
 8002a42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b008      	add	sp, #32
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	ffff0000 	.word	0xffff0000

08002a54 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002a54:	b5b0      	push	{r4, r5, r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	000c      	movs	r4, r1
 8002a5e:	0010      	movs	r0, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	250a      	movs	r5, #10
 8002a64:	197b      	adds	r3, r7, r5
 8002a66:	1c22      	adds	r2, r4, #0
 8002a68:	801a      	strh	r2, [r3, #0]
 8002a6a:	2308      	movs	r3, #8
 8002a6c:	18fb      	adds	r3, r7, r3
 8002a6e:	1c02      	adds	r2, r0, #0
 8002a70:	801a      	strh	r2, [r3, #0]
 8002a72:	1dbb      	adds	r3, r7, #6
 8002a74:	1c0a      	adds	r2, r1, #0
 8002a76:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002a78:	1dbb      	adds	r3, r7, #6
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	2380      	movs	r3, #128	@ 0x80
 8002a80:	045c      	lsls	r4, r3, #17
 8002a82:	197b      	adds	r3, r7, r5
 8002a84:	8819      	ldrh	r1, [r3, #0]
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <I2C_RequestMemoryWrite+0xc4>)
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	0023      	movs	r3, r4
 8002a8e:	f001 f80b 	bl	8003aa8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a94:	6a39      	ldr	r1, [r7, #32]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 fe83 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a9e:	1e03      	subs	r3, r0, #0
 8002aa0:	d001      	beq.n	8002aa6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e033      	b.n	8002b0e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002aa6:	1dbb      	adds	r3, r7, #6
 8002aa8:	881b      	ldrh	r3, [r3, #0]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d107      	bne.n	8002abe <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002aae:	2308      	movs	r3, #8
 8002ab0:	18fb      	adds	r3, r7, r3
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	629a      	str	r2, [r3, #40]	@ 0x28
 8002abc:	e019      	b.n	8002af2 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002abe:	2308      	movs	r3, #8
 8002ac0:	18fb      	adds	r3, r7, r3
 8002ac2:	881b      	ldrh	r3, [r3, #0]
 8002ac4:	0a1b      	lsrs	r3, r3, #8
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	b2da      	uxtb	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ad2:	6a39      	ldr	r1, [r7, #32]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	f000 fe64 	bl	80037a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002adc:	1e03      	subs	r3, r0, #0
 8002ade:	d001      	beq.n	8002ae4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e014      	b.n	8002b0e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ae4:	2308      	movs	r3, #8
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002af2:	6a3a      	ldr	r2, [r7, #32]
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	0013      	movs	r3, r2
 8002afc:	2200      	movs	r2, #0
 8002afe:	2180      	movs	r1, #128	@ 0x80
 8002b00:	f000 fdf8 	bl	80036f4 <I2C_WaitOnFlagUntilTimeout>
 8002b04:	1e03      	subs	r3, r0, #0
 8002b06:	d001      	beq.n	8002b0c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	0018      	movs	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	b004      	add	sp, #16
 8002b14:	bdb0      	pop	{r4, r5, r7, pc}
 8002b16:	46c0      	nop			@ (mov r8, r8)
 8002b18:	80002000 	.word	0x80002000

08002b1c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002b1c:	b5b0      	push	{r4, r5, r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2241      	movs	r2, #65	@ 0x41
 8002b2a:	5c9b      	ldrb	r3, [r3, r2]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	001a      	movs	r2, r3
 8002b30:	2328      	movs	r3, #40	@ 0x28
 8002b32:	4013      	ands	r3, r2
 8002b34:	2b28      	cmp	r3, #40	@ 0x28
 8002b36:	d000      	beq.n	8002b3a <I2C_ITAddrCplt+0x1e>
 8002b38:	e088      	b.n	8002c4c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	0c1b      	lsrs	r3, r3, #16
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	250f      	movs	r5, #15
 8002b46:	197b      	adds	r3, r7, r5
 8002b48:	2101      	movs	r1, #1
 8002b4a:	400a      	ands	r2, r1
 8002b4c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	0c1b      	lsrs	r3, r3, #16
 8002b56:	b29a      	uxth	r2, r3
 8002b58:	200c      	movs	r0, #12
 8002b5a:	183b      	adds	r3, r7, r0
 8002b5c:	21fe      	movs	r1, #254	@ 0xfe
 8002b5e:	400a      	ands	r2, r1
 8002b60:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	240a      	movs	r4, #10
 8002b6c:	193b      	adds	r3, r7, r4
 8002b6e:	0592      	lsls	r2, r2, #22
 8002b70:	0d92      	lsrs	r2, r2, #22
 8002b72:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	b29a      	uxth	r2, r3
 8002b7c:	2308      	movs	r3, #8
 8002b7e:	18fb      	adds	r3, r7, r3
 8002b80:	21fe      	movs	r1, #254	@ 0xfe
 8002b82:	400a      	ands	r2, r1
 8002b84:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d148      	bne.n	8002c20 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002b8e:	0021      	movs	r1, r4
 8002b90:	187b      	adds	r3, r7, r1
 8002b92:	881b      	ldrh	r3, [r3, #0]
 8002b94:	09db      	lsrs	r3, r3, #7
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	183b      	adds	r3, r7, r0
 8002b9a:	881b      	ldrh	r3, [r3, #0]
 8002b9c:	4053      	eors	r3, r2
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	001a      	movs	r2, r3
 8002ba2:	2306      	movs	r3, #6
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	d120      	bne.n	8002bea <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	187a      	adds	r2, r7, r1
 8002bac:	8812      	ldrh	r2, [r2, #0]
 8002bae:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d14c      	bne.n	8002c5c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2208      	movs	r2, #8
 8002bce:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2240      	movs	r2, #64	@ 0x40
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002bd8:	183b      	adds	r3, r7, r0
 8002bda:	881a      	ldrh	r2, [r3, #0]
 8002bdc:	197b      	adds	r3, r7, r5
 8002bde:	7819      	ldrb	r1, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	0018      	movs	r0, r3
 8002be4:	f7ff fa82 	bl	80020ec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002be8:	e038      	b.n	8002c5c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002bea:	240c      	movs	r4, #12
 8002bec:	193b      	adds	r3, r7, r4
 8002bee:	2208      	movs	r2, #8
 8002bf0:	18ba      	adds	r2, r7, r2
 8002bf2:	8812      	ldrh	r2, [r2, #0]
 8002bf4:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002bf6:	2380      	movs	r3, #128	@ 0x80
 8002bf8:	021a      	lsls	r2, r3, #8
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	0011      	movs	r1, r2
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f001 f816 	bl	8003c30 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2240      	movs	r2, #64	@ 0x40
 8002c08:	2100      	movs	r1, #0
 8002c0a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002c0c:	193b      	adds	r3, r7, r4
 8002c0e:	881a      	ldrh	r2, [r3, #0]
 8002c10:	230f      	movs	r3, #15
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	7819      	ldrb	r1, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f7ff fa67 	bl	80020ec <HAL_I2C_AddrCallback>
}
 8002c1e:	e01d      	b.n	8002c5c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002c20:	2380      	movs	r3, #128	@ 0x80
 8002c22:	021a      	lsls	r2, r3, #8
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	0011      	movs	r1, r2
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f001 f801 	bl	8003c30 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2240      	movs	r2, #64	@ 0x40
 8002c32:	2100      	movs	r1, #0
 8002c34:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002c36:	230c      	movs	r3, #12
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	881a      	ldrh	r2, [r3, #0]
 8002c3c:	230f      	movs	r3, #15
 8002c3e:	18fb      	adds	r3, r7, r3
 8002c40:	7819      	ldrb	r1, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	0018      	movs	r0, r3
 8002c46:	f7ff fa51 	bl	80020ec <HAL_I2C_AddrCallback>
}
 8002c4a:	e007      	b.n	8002c5c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2208      	movs	r2, #8
 8002c52:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2240      	movs	r2, #64	@ 0x40
 8002c58:	2100      	movs	r1, #0
 8002c5a:	5499      	strb	r1, [r3, r2]
}
 8002c5c:	46c0      	nop			@ (mov r8, r8)
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	b004      	add	sp, #16
 8002c62:	bdb0      	pop	{r4, r5, r7, pc}

08002c64 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2242      	movs	r2, #66	@ 0x42
 8002c70:	2100      	movs	r1, #0
 8002c72:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2241      	movs	r2, #65	@ 0x41
 8002c78:	5c9b      	ldrb	r3, [r3, r2]
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b21      	cmp	r3, #33	@ 0x21
 8002c7e:	d117      	bne.n	8002cb0 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2241      	movs	r2, #65	@ 0x41
 8002c84:	2120      	movs	r1, #32
 8002c86:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2211      	movs	r2, #17
 8002c8c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2101      	movs	r1, #1
 8002c98:	0018      	movs	r0, r3
 8002c9a:	f000 ffc9 	bl	8003c30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2240      	movs	r2, #64	@ 0x40
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f7ff f9ff 	bl	80020ac <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002cae:	e016      	b.n	8002cde <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2241      	movs	r2, #65	@ 0x41
 8002cb4:	2120      	movs	r1, #32
 8002cb6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2212      	movs	r2, #18
 8002cbc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	0018      	movs	r0, r3
 8002cca:	f000 ffb1 	bl	8003c30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2240      	movs	r2, #64	@ 0x40
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	0018      	movs	r0, r3
 8002cda:	f7ff f9ef 	bl	80020bc <HAL_I2C_MasterRxCpltCallback>
}
 8002cde:	46c0      	nop			@ (mov r8, r8)
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	b002      	add	sp, #8
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2242      	movs	r2, #66	@ 0x42
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	0b9b      	lsrs	r3, r3, #14
 8002d04:	001a      	movs	r2, r3
 8002d06:	2301      	movs	r3, #1
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d008      	beq.n	8002d1e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4925      	ldr	r1, [pc, #148]	@ (8002dac <I2C_ITSlaveSeqCplt+0xc4>)
 8002d18:	400a      	ands	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]
 8002d1c:	e00d      	b.n	8002d3a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	0bdb      	lsrs	r3, r3, #15
 8002d22:	001a      	movs	r2, r3
 8002d24:	2301      	movs	r3, #1
 8002d26:	4013      	ands	r3, r2
 8002d28:	d007      	beq.n	8002d3a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	491e      	ldr	r1, [pc, #120]	@ (8002db0 <I2C_ITSlaveSeqCplt+0xc8>)
 8002d36:	400a      	ands	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2241      	movs	r2, #65	@ 0x41
 8002d3e:	5c9b      	ldrb	r3, [r3, r2]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b29      	cmp	r3, #41	@ 0x29
 8002d44:	d114      	bne.n	8002d70 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2241      	movs	r2, #65	@ 0x41
 8002d4a:	2128      	movs	r1, #40	@ 0x28
 8002d4c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2221      	movs	r2, #33	@ 0x21
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2101      	movs	r1, #1
 8002d58:	0018      	movs	r0, r3
 8002d5a:	f000 ff69 	bl	8003c30 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2240      	movs	r2, #64	@ 0x40
 8002d62:	2100      	movs	r1, #0
 8002d64:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	0018      	movs	r0, r3
 8002d6a:	f7ff f9af 	bl	80020cc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002d6e:	e019      	b.n	8002da4 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2241      	movs	r2, #65	@ 0x41
 8002d74:	5c9b      	ldrb	r3, [r3, r2]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d7a:	d113      	bne.n	8002da4 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2241      	movs	r2, #65	@ 0x41
 8002d80:	2128      	movs	r1, #40	@ 0x28
 8002d82:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2222      	movs	r2, #34	@ 0x22
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2102      	movs	r1, #2
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f000 ff4e 	bl	8003c30 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2240      	movs	r2, #64	@ 0x40
 8002d98:	2100      	movs	r1, #0
 8002d9a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f7ff f99c 	bl	80020dc <HAL_I2C_SlaveRxCpltCallback>
}
 8002da4:	46c0      	nop			@ (mov r8, r8)
 8002da6:	46bd      	mov	sp, r7
 8002da8:	b004      	add	sp, #16
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	ffffbfff 	.word	0xffffbfff
 8002db0:	ffff7fff 	.word	0xffff7fff

08002db4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2241      	movs	r2, #65	@ 0x41
 8002dce:	5c9b      	ldrb	r3, [r3, r2]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b21      	cmp	r3, #33	@ 0x21
 8002dd4:	d108      	bne.n	8002de8 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2101      	movs	r1, #1
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f000 ff28 	bl	8003c30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2211      	movs	r2, #17
 8002de4:	631a      	str	r2, [r3, #48]	@ 0x30
 8002de6:	e00d      	b.n	8002e04 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2241      	movs	r2, #65	@ 0x41
 8002dec:	5c9b      	ldrb	r3, [r3, r2]
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	2b22      	cmp	r3, #34	@ 0x22
 8002df2:	d107      	bne.n	8002e04 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2102      	movs	r1, #2
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f000 ff19 	bl	8003c30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2212      	movs	r2, #18
 8002e02:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4950      	ldr	r1, [pc, #320]	@ (8002f50 <I2C_ITMasterCplt+0x19c>)
 8002e10:	400a      	ands	r2, r1
 8002e12:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a4d      	ldr	r2, [pc, #308]	@ (8002f54 <I2C_ITMasterCplt+0x1a0>)
 8002e1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	091b      	lsrs	r3, r3, #4
 8002e24:	001a      	movs	r2, r3
 8002e26:	2301      	movs	r3, #1
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d009      	beq.n	8002e40 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2210      	movs	r2, #16
 8002e32:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e38:	2204      	movs	r2, #4
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2241      	movs	r2, #65	@ 0x41
 8002e44:	5c9b      	ldrb	r3, [r3, r2]
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b60      	cmp	r3, #96	@ 0x60
 8002e4a:	d10b      	bne.n	8002e64 <I2C_ITMasterCplt+0xb0>
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	089b      	lsrs	r3, r3, #2
 8002e50:	001a      	movs	r2, r3
 8002e52:	2301      	movs	r3, #1
 8002e54:	4013      	ands	r3, r2
 8002e56:	d005      	beq.n	8002e64 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002e62:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	0018      	movs	r0, r3
 8002e68:	f000 fb8b 	bl	8003582 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e70:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2241      	movs	r2, #65	@ 0x41
 8002e76:	5c9b      	ldrb	r3, [r3, r2]
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	2b60      	cmp	r3, #96	@ 0x60
 8002e7c:	d002      	beq.n	8002e84 <I2C_ITMasterCplt+0xd0>
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d007      	beq.n	8002e94 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	0011      	movs	r1, r2
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f000 fa4d 	bl	800332c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002e92:	e058      	b.n	8002f46 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2241      	movs	r2, #65	@ 0x41
 8002e98:	5c9b      	ldrb	r3, [r3, r2]
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b21      	cmp	r3, #33	@ 0x21
 8002e9e:	d126      	bne.n	8002eee <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2241      	movs	r2, #65	@ 0x41
 8002ea4:	2120      	movs	r1, #32
 8002ea6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2242      	movs	r2, #66	@ 0x42
 8002eb2:	5c9b      	ldrb	r3, [r3, r2]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b40      	cmp	r3, #64	@ 0x40
 8002eb8:	d10c      	bne.n	8002ed4 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2242      	movs	r2, #66	@ 0x42
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2240      	movs	r2, #64	@ 0x40
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f7ff f925 	bl	800211c <HAL_I2C_MemTxCpltCallback>
}
 8002ed2:	e038      	b.n	8002f46 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2242      	movs	r2, #66	@ 0x42
 8002ed8:	2100      	movs	r1, #0
 8002eda:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2240      	movs	r2, #64	@ 0x40
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f7ff f8e0 	bl	80020ac <HAL_I2C_MasterTxCpltCallback>
}
 8002eec:	e02b      	b.n	8002f46 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2241      	movs	r2, #65	@ 0x41
 8002ef2:	5c9b      	ldrb	r3, [r3, r2]
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b22      	cmp	r3, #34	@ 0x22
 8002ef8:	d125      	bne.n	8002f46 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2241      	movs	r2, #65	@ 0x41
 8002efe:	2120      	movs	r1, #32
 8002f00:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2242      	movs	r2, #66	@ 0x42
 8002f0c:	5c9b      	ldrb	r3, [r3, r2]
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b40      	cmp	r3, #64	@ 0x40
 8002f12:	d10c      	bne.n	8002f2e <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2242      	movs	r2, #66	@ 0x42
 8002f18:	2100      	movs	r1, #0
 8002f1a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2240      	movs	r2, #64	@ 0x40
 8002f20:	2100      	movs	r1, #0
 8002f22:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	0018      	movs	r0, r3
 8002f28:	f7fd fafc 	bl	8000524 <HAL_I2C_MemRxCpltCallback>
}
 8002f2c:	e00b      	b.n	8002f46 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2242      	movs	r2, #66	@ 0x42
 8002f32:	2100      	movs	r1, #0
 8002f34:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2240      	movs	r2, #64	@ 0x40
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	0018      	movs	r0, r3
 8002f42:	f7ff f8bb 	bl	80020bc <HAL_I2C_MasterRxCpltCallback>
}
 8002f46:	46c0      	nop			@ (mov r8, r8)
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b006      	add	sp, #24
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	fe00e800 	.word	0xfe00e800
 8002f54:	ffff0000 	.word	0xffff0000

08002f58 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f72:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002f74:	200b      	movs	r0, #11
 8002f76:	183b      	adds	r3, r7, r0
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	2141      	movs	r1, #65	@ 0x41
 8002f7c:	5c52      	ldrb	r2, [r2, r1]
 8002f7e:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2220      	movs	r2, #32
 8002f86:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002f88:	183b      	adds	r3, r7, r0
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b21      	cmp	r3, #33	@ 0x21
 8002f8e:	d003      	beq.n	8002f98 <I2C_ITSlaveCplt+0x40>
 8002f90:	183b      	adds	r3, r7, r0
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b29      	cmp	r3, #41	@ 0x29
 8002f96:	d109      	bne.n	8002fac <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002f98:	4ab0      	ldr	r2, [pc, #704]	@ (800325c <I2C_ITSlaveCplt+0x304>)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	0011      	movs	r1, r2
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f000 fe46 	bl	8003c30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2221      	movs	r2, #33	@ 0x21
 8002fa8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002faa:	e020      	b.n	8002fee <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002fac:	220b      	movs	r2, #11
 8002fae:	18bb      	adds	r3, r7, r2
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	2b22      	cmp	r3, #34	@ 0x22
 8002fb4:	d003      	beq.n	8002fbe <I2C_ITSlaveCplt+0x66>
 8002fb6:	18bb      	adds	r3, r7, r2
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	2b2a      	cmp	r3, #42	@ 0x2a
 8002fbc:	d109      	bne.n	8002fd2 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002fbe:	4aa8      	ldr	r2, [pc, #672]	@ (8003260 <I2C_ITSlaveCplt+0x308>)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	0011      	movs	r1, r2
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 fe33 	bl	8003c30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2222      	movs	r2, #34	@ 0x22
 8002fce:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fd0:	e00d      	b.n	8002fee <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8002fd2:	230b      	movs	r3, #11
 8002fd4:	18fb      	adds	r3, r7, r3
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	2b28      	cmp	r3, #40	@ 0x28
 8002fda:	d108      	bne.n	8002fee <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8002fdc:	4aa1      	ldr	r2, [pc, #644]	@ (8003264 <I2C_ITSlaveCplt+0x30c>)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	0011      	movs	r1, r2
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f000 fe24 	bl	8003c30 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2180      	movs	r1, #128	@ 0x80
 8002ffa:	0209      	lsls	r1, r1, #8
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4997      	ldr	r1, [pc, #604]	@ (8003268 <I2C_ITSlaveCplt+0x310>)
 800300c:	400a      	ands	r2, r1
 800300e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	0018      	movs	r0, r3
 8003014:	f000 fab5 	bl	8003582 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	0b9b      	lsrs	r3, r3, #14
 800301c:	001a      	movs	r2, r3
 800301e:	2301      	movs	r3, #1
 8003020:	4013      	ands	r3, r2
 8003022:	d013      	beq.n	800304c <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	498f      	ldr	r1, [pc, #572]	@ (800326c <I2C_ITSlaveCplt+0x314>)
 8003030:	400a      	ands	r2, r1
 8003032:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003038:	2b00      	cmp	r3, #0
 800303a:	d020      	beq.n	800307e <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	b29a      	uxth	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800304a:	e018      	b.n	800307e <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	0bdb      	lsrs	r3, r3, #15
 8003050:	001a      	movs	r2, r3
 8003052:	2301      	movs	r3, #1
 8003054:	4013      	ands	r3, r2
 8003056:	d012      	beq.n	800307e <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4983      	ldr	r1, [pc, #524]	@ (8003270 <I2C_ITSlaveCplt+0x318>)
 8003064:	400a      	ands	r2, r1
 8003066:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306c:	2b00      	cmp	r3, #0
 800306e:	d006      	beq.n	800307e <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	b29a      	uxth	r2, r3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	089b      	lsrs	r3, r3, #2
 8003082:	001a      	movs	r2, r3
 8003084:	2301      	movs	r3, #1
 8003086:	4013      	ands	r3, r2
 8003088:	d020      	beq.n	80030cc <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2204      	movs	r2, #4
 800308e:	4393      	bics	r3, r2
 8003090:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00c      	beq.n	80030cc <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b6:	3b01      	subs	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	3b01      	subs	r3, #1
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	2204      	movs	r2, #4
 80030dc:	431a      	orrs	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	091b      	lsrs	r3, r3, #4
 80030e6:	001a      	movs	r2, r3
 80030e8:	2301      	movs	r3, #1
 80030ea:	4013      	ands	r3, r2
 80030ec:	d051      	beq.n	8003192 <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	091b      	lsrs	r3, r3, #4
 80030f2:	001a      	movs	r2, r3
 80030f4:	2301      	movs	r3, #1
 80030f6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80030f8:	d04b      	beq.n	8003192 <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030fe:	b29b      	uxth	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	d12d      	bne.n	8003160 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2241      	movs	r2, #65	@ 0x41
 8003108:	5c9b      	ldrb	r3, [r3, r2]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b28      	cmp	r3, #40	@ 0x28
 800310e:	d10b      	bne.n	8003128 <I2C_ITSlaveCplt+0x1d0>
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	2380      	movs	r3, #128	@ 0x80
 8003114:	049b      	lsls	r3, r3, #18
 8003116:	429a      	cmp	r2, r3
 8003118:	d106      	bne.n	8003128 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	0011      	movs	r1, r2
 8003120:	0018      	movs	r0, r3
 8003122:	f000 f8a9 	bl	8003278 <I2C_ITListenCplt>
 8003126:	e034      	b.n	8003192 <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2241      	movs	r2, #65	@ 0x41
 800312c:	5c9b      	ldrb	r3, [r3, r2]
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b29      	cmp	r3, #41	@ 0x29
 8003132:	d110      	bne.n	8003156 <I2C_ITSlaveCplt+0x1fe>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4a4f      	ldr	r2, [pc, #316]	@ (8003274 <I2C_ITSlaveCplt+0x31c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d00c      	beq.n	8003156 <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2210      	movs	r2, #16
 8003142:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	0018      	movs	r0, r3
 8003148:	f000 fa1b 	bl	8003582 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	0018      	movs	r0, r3
 8003150:	f7ff fdca 	bl	8002ce8 <I2C_ITSlaveSeqCplt>
 8003154:	e01d      	b.n	8003192 <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2210      	movs	r2, #16
 800315c:	61da      	str	r2, [r3, #28]
 800315e:	e018      	b.n	8003192 <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2210      	movs	r2, #16
 8003166:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316c:	2204      	movs	r2, #4
 800316e:	431a      	orrs	r2, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d004      	beq.n	8003184 <I2C_ITSlaveCplt+0x22c>
 800317a:	68fa      	ldr	r2, [r7, #12]
 800317c:	2380      	movs	r3, #128	@ 0x80
 800317e:	045b      	lsls	r3, r3, #17
 8003180:	429a      	cmp	r2, r3
 8003182:	d106      	bne.n	8003192 <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	0011      	movs	r1, r2
 800318c:	0018      	movs	r0, r3
 800318e:	f000 f8cd 	bl	800332c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2242      	movs	r2, #66	@ 0x42
 8003196:	2100      	movs	r1, #0
 8003198:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d013      	beq.n	80031d0 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	0011      	movs	r1, r2
 80031b0:	0018      	movs	r0, r3
 80031b2:	f000 f8bb 	bl	800332c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2241      	movs	r2, #65	@ 0x41
 80031ba:	5c9b      	ldrb	r3, [r3, r2]
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b28      	cmp	r3, #40	@ 0x28
 80031c0:	d147      	bne.n	8003252 <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	0011      	movs	r1, r2
 80031c8:	0018      	movs	r0, r3
 80031ca:	f000 f855 	bl	8003278 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80031ce:	e040      	b.n	8003252 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d4:	4a27      	ldr	r2, [pc, #156]	@ (8003274 <I2C_ITSlaveCplt+0x31c>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d016      	beq.n	8003208 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	0018      	movs	r0, r3
 80031de:	f7ff fd83 	bl	8002ce8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a23      	ldr	r2, [pc, #140]	@ (8003274 <I2C_ITSlaveCplt+0x31c>)
 80031e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2241      	movs	r2, #65	@ 0x41
 80031ec:	2120      	movs	r1, #32
 80031ee:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2240      	movs	r2, #64	@ 0x40
 80031fa:	2100      	movs	r1, #0
 80031fc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	0018      	movs	r0, r3
 8003202:	f7fe ff83 	bl	800210c <HAL_I2C_ListenCpltCallback>
}
 8003206:	e024      	b.n	8003252 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2241      	movs	r2, #65	@ 0x41
 800320c:	5c9b      	ldrb	r3, [r3, r2]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b22      	cmp	r3, #34	@ 0x22
 8003212:	d10f      	bne.n	8003234 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2241      	movs	r2, #65	@ 0x41
 8003218:	2120      	movs	r1, #32
 800321a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2240      	movs	r2, #64	@ 0x40
 8003226:	2100      	movs	r1, #0
 8003228:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	0018      	movs	r0, r3
 800322e:	f7fe ff55 	bl	80020dc <HAL_I2C_SlaveRxCpltCallback>
}
 8003232:	e00e      	b.n	8003252 <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2241      	movs	r2, #65	@ 0x41
 8003238:	2120      	movs	r1, #32
 800323a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2240      	movs	r2, #64	@ 0x40
 8003246:	2100      	movs	r1, #0
 8003248:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	0018      	movs	r0, r3
 800324e:	f7fe ff3d 	bl	80020cc <HAL_I2C_SlaveTxCpltCallback>
}
 8003252:	46c0      	nop			@ (mov r8, r8)
 8003254:	46bd      	mov	sp, r7
 8003256:	b006      	add	sp, #24
 8003258:	bd80      	pop	{r7, pc}
 800325a:	46c0      	nop			@ (mov r8, r8)
 800325c:	00008001 	.word	0x00008001
 8003260:	00008002 	.word	0x00008002
 8003264:	00008003 	.word	0x00008003
 8003268:	fe00e800 	.word	0xfe00e800
 800326c:	ffffbfff 	.word	0xffffbfff
 8003270:	ffff7fff 	.word	0xffff7fff
 8003274:	ffff0000 	.word	0xffff0000

08003278 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a27      	ldr	r2, [pc, #156]	@ (8003324 <I2C_ITListenCplt+0xac>)
 8003286:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2241      	movs	r2, #65	@ 0x41
 8003292:	2120      	movs	r1, #32
 8003294:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2242      	movs	r2, #66	@ 0x42
 800329a:	2100      	movs	r1, #0
 800329c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	001a      	movs	r2, r3
 80032aa:	2301      	movs	r3, #1
 80032ac:	4013      	ands	r3, r2
 80032ae:	d022      	beq.n	80032f6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d012      	beq.n	80032f6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	2204      	movs	r2, #4
 80032f0:	431a      	orrs	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80032f6:	4a0c      	ldr	r2, [pc, #48]	@ (8003328 <I2C_ITListenCplt+0xb0>)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	0011      	movs	r1, r2
 80032fc:	0018      	movs	r0, r3
 80032fe:	f000 fc97 	bl	8003c30 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2210      	movs	r2, #16
 8003308:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2240      	movs	r2, #64	@ 0x40
 800330e:	2100      	movs	r1, #0
 8003310:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	0018      	movs	r0, r3
 8003316:	f7fe fef9 	bl	800210c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800331a:	46c0      	nop			@ (mov r8, r8)
 800331c:	46bd      	mov	sp, r7
 800331e:	b002      	add	sp, #8
 8003320:	bd80      	pop	{r7, pc}
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	ffff0000 	.word	0xffff0000
 8003328:	00008003 	.word	0x00008003

0800332c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003336:	200f      	movs	r0, #15
 8003338:	183b      	adds	r3, r7, r0
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	2141      	movs	r1, #65	@ 0x41
 800333e:	5c52      	ldrb	r2, [r2, r1]
 8003340:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2242      	movs	r2, #66	@ 0x42
 8003346:	2100      	movs	r1, #0
 8003348:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a72      	ldr	r2, [pc, #456]	@ (8003518 <I2C_ITError+0x1ec>)
 800334e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	431a      	orrs	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003362:	183b      	adds	r3, r7, r0
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	2b28      	cmp	r3, #40	@ 0x28
 8003368:	d007      	beq.n	800337a <I2C_ITError+0x4e>
 800336a:	183b      	adds	r3, r7, r0
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b29      	cmp	r3, #41	@ 0x29
 8003370:	d003      	beq.n	800337a <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003372:	183b      	adds	r3, r7, r0
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	2b2a      	cmp	r3, #42	@ 0x2a
 8003378:	d10c      	bne.n	8003394 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2103      	movs	r1, #3
 800337e:	0018      	movs	r0, r3
 8003380:	f000 fc56 	bl	8003c30 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2241      	movs	r2, #65	@ 0x41
 8003388:	2128      	movs	r1, #40	@ 0x28
 800338a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a63      	ldr	r2, [pc, #396]	@ (800351c <I2C_ITError+0x1f0>)
 8003390:	635a      	str	r2, [r3, #52]	@ 0x34
 8003392:	e032      	b.n	80033fa <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003394:	4a62      	ldr	r2, [pc, #392]	@ (8003520 <I2C_ITError+0x1f4>)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	0011      	movs	r1, r2
 800339a:	0018      	movs	r0, r3
 800339c:	f000 fc48 	bl	8003c30 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	0018      	movs	r0, r3
 80033a4:	f000 f8ed 	bl	8003582 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2241      	movs	r2, #65	@ 0x41
 80033ac:	5c9b      	ldrb	r3, [r3, r2]
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b60      	cmp	r3, #96	@ 0x60
 80033b2:	d01f      	beq.n	80033f4 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2241      	movs	r2, #65	@ 0x41
 80033b8:	2120      	movs	r1, #32
 80033ba:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	2220      	movs	r2, #32
 80033c4:	4013      	ands	r3, r2
 80033c6:	2b20      	cmp	r3, #32
 80033c8:	d114      	bne.n	80033f4 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	2210      	movs	r2, #16
 80033d2:	4013      	ands	r3, r2
 80033d4:	2b10      	cmp	r3, #16
 80033d6:	d109      	bne.n	80033ec <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2210      	movs	r2, #16
 80033de:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e4:	2204      	movs	r2, #4
 80033e6:	431a      	orrs	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2220      	movs	r2, #32
 80033f2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003404:	2b00      	cmp	r3, #0
 8003406:	d03b      	beq.n	8003480 <I2C_ITError+0x154>
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b11      	cmp	r3, #17
 800340c:	d002      	beq.n	8003414 <I2C_ITError+0xe8>
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	2b21      	cmp	r3, #33	@ 0x21
 8003412:	d135      	bne.n	8003480 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	2380      	movs	r3, #128	@ 0x80
 800341c:	01db      	lsls	r3, r3, #7
 800341e:	401a      	ands	r2, r3
 8003420:	2380      	movs	r3, #128	@ 0x80
 8003422:	01db      	lsls	r3, r3, #7
 8003424:	429a      	cmp	r2, r3
 8003426:	d107      	bne.n	8003438 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	493c      	ldr	r1, [pc, #240]	@ (8003524 <I2C_ITError+0x1f8>)
 8003434:	400a      	ands	r2, r1
 8003436:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800343c:	0018      	movs	r0, r3
 800343e:	f7fe f964 	bl	800170a <HAL_DMA_GetState>
 8003442:	0003      	movs	r3, r0
 8003444:	2b01      	cmp	r3, #1
 8003446:	d016      	beq.n	8003476 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800344c:	4a36      	ldr	r2, [pc, #216]	@ (8003528 <I2C_ITError+0x1fc>)
 800344e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2240      	movs	r2, #64	@ 0x40
 8003454:	2100      	movs	r1, #0
 8003456:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345c:	0018      	movs	r0, r3
 800345e:	f7fe f85f 	bl	8001520 <HAL_DMA_Abort_IT>
 8003462:	1e03      	subs	r3, r0, #0
 8003464:	d051      	beq.n	800350a <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	0018      	movs	r0, r3
 8003472:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003474:	e049      	b.n	800350a <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	0018      	movs	r0, r3
 800347a:	f000 f859 	bl	8003530 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800347e:	e044      	b.n	800350a <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003484:	2b00      	cmp	r3, #0
 8003486:	d03b      	beq.n	8003500 <I2C_ITError+0x1d4>
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	2b12      	cmp	r3, #18
 800348c:	d002      	beq.n	8003494 <I2C_ITError+0x168>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	2b22      	cmp	r3, #34	@ 0x22
 8003492:	d135      	bne.n	8003500 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	2380      	movs	r3, #128	@ 0x80
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	401a      	ands	r2, r3
 80034a0:	2380      	movs	r3, #128	@ 0x80
 80034a2:	021b      	lsls	r3, r3, #8
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d107      	bne.n	80034b8 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	491e      	ldr	r1, [pc, #120]	@ (800352c <I2C_ITError+0x200>)
 80034b4:	400a      	ands	r2, r1
 80034b6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034bc:	0018      	movs	r0, r3
 80034be:	f7fe f924 	bl	800170a <HAL_DMA_GetState>
 80034c2:	0003      	movs	r3, r0
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d016      	beq.n	80034f6 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034cc:	4a16      	ldr	r2, [pc, #88]	@ (8003528 <I2C_ITError+0x1fc>)
 80034ce:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2240      	movs	r2, #64	@ 0x40
 80034d4:	2100      	movs	r1, #0
 80034d6:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034dc:	0018      	movs	r0, r3
 80034de:	f7fe f81f 	bl	8001520 <HAL_DMA_Abort_IT>
 80034e2:	1e03      	subs	r3, r0, #0
 80034e4:	d013      	beq.n	800350e <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f0:	0018      	movs	r0, r3
 80034f2:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034f4:	e00b      	b.n	800350e <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	0018      	movs	r0, r3
 80034fa:	f000 f819 	bl	8003530 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034fe:	e006      	b.n	800350e <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	0018      	movs	r0, r3
 8003504:	f000 f814 	bl	8003530 <I2C_TreatErrorCallback>
  }
}
 8003508:	e002      	b.n	8003510 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800350a:	46c0      	nop			@ (mov r8, r8)
 800350c:	e000      	b.n	8003510 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800350e:	46c0      	nop			@ (mov r8, r8)
}
 8003510:	46c0      	nop			@ (mov r8, r8)
 8003512:	46bd      	mov	sp, r7
 8003514:	b004      	add	sp, #16
 8003516:	bd80      	pop	{r7, pc}
 8003518:	ffff0000 	.word	0xffff0000
 800351c:	0800214d 	.word	0x0800214d
 8003520:	00008003 	.word	0x00008003
 8003524:	ffffbfff 	.word	0xffffbfff
 8003528:	080036b7 	.word	0x080036b7
 800352c:	ffff7fff 	.word	0xffff7fff

08003530 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2241      	movs	r2, #65	@ 0x41
 800353c:	5c9b      	ldrb	r3, [r3, r2]
 800353e:	b2db      	uxtb	r3, r3
 8003540:	2b60      	cmp	r3, #96	@ 0x60
 8003542:	d10f      	bne.n	8003564 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2241      	movs	r2, #65	@ 0x41
 8003548:	2120      	movs	r1, #32
 800354a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2240      	movs	r2, #64	@ 0x40
 8003556:	2100      	movs	r1, #0
 8003558:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	0018      	movs	r0, r3
 800355e:	f7fe fded 	bl	800213c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003562:	e00a      	b.n	800357a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2240      	movs	r2, #64	@ 0x40
 800356e:	2100      	movs	r1, #0
 8003570:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	0018      	movs	r0, r3
 8003576:	f7fe fdd9 	bl	800212c <HAL_I2C_ErrorCallback>
}
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	46bd      	mov	sp, r7
 800357e:	b002      	add	sp, #8
 8003580:	bd80      	pop	{r7, pc}

08003582 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b082      	sub	sp, #8
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	2202      	movs	r2, #2
 8003592:	4013      	ands	r3, r2
 8003594:	2b02      	cmp	r3, #2
 8003596:	d103      	bne.n	80035a0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2200      	movs	r2, #0
 800359e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	2201      	movs	r2, #1
 80035a8:	4013      	ands	r3, r2
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d007      	beq.n	80035be <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	699a      	ldr	r2, [r3, #24]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2101      	movs	r1, #1
 80035ba:	430a      	orrs	r2, r1
 80035bc:	619a      	str	r2, [r3, #24]
  }
}
 80035be:	46c0      	nop			@ (mov r8, r8)
 80035c0:	46bd      	mov	sp, r7
 80035c2:	b002      	add	sp, #8
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b084      	sub	sp, #16
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d4:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4927      	ldr	r1, [pc, #156]	@ (8003680 <I2C_DMAMasterReceiveCplt+0xb8>)
 80035e2:	400a      	ands	r2, r1
 80035e4:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d105      	bne.n	80035fc <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2120      	movs	r1, #32
 80035f4:	0018      	movs	r0, r3
 80035f6:	f000 fa91 	bl	8003b1c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80035fa:	e03c      	b.n	8003676 <I2C_DMAMasterReceiveCplt+0xae>
    hi2c->pBuffPtr += hi2c->XferSize;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	68fa      	ldr	r2, [r7, #12]
 8003602:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8003604:	189a      	adds	r2, r3, r2
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800360e:	b29b      	uxth	r3, r3
 8003610:	2bff      	cmp	r3, #255	@ 0xff
 8003612:	d911      	bls.n	8003638 <I2C_DMAMasterReceiveCplt+0x70>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	0c1b      	lsrs	r3, r3, #16
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2201      	movs	r2, #1
 8003620:	4013      	ands	r3, r2
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b01      	cmp	r3, #1
 8003626:	d103      	bne.n	8003630 <I2C_DMAMasterReceiveCplt+0x68>
        hi2c->XferSize = 1U;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2201      	movs	r2, #1
 800362c:	851a      	strh	r2, [r3, #40]	@ 0x28
 800362e:	e008      	b.n	8003642 <I2C_DMAMasterReceiveCplt+0x7a>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	22ff      	movs	r2, #255	@ 0xff
 8003634:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003636:	e004      	b.n	8003642 <I2C_DMAMasterReceiveCplt+0x7a>
      hi2c->XferSize = hi2c->XferCount;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800363c:	b29a      	uxth	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	3324      	adds	r3, #36	@ 0x24
 800364c:	0019      	movs	r1, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8003658:	f7fd febc 	bl	80013d4 <HAL_DMA_Start_IT>
 800365c:	1e03      	subs	r3, r0, #0
 800365e:	d005      	beq.n	800366c <I2C_DMAMasterReceiveCplt+0xa4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2110      	movs	r1, #16
 8003664:	0018      	movs	r0, r3
 8003666:	f7ff fe61 	bl	800332c <I2C_ITError>
}
 800366a:	e004      	b.n	8003676 <I2C_DMAMasterReceiveCplt+0xae>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2140      	movs	r1, #64	@ 0x40
 8003670:	0018      	movs	r0, r3
 8003672:	f000 fa53 	bl	8003b1c <I2C_Enable_IRQ>
}
 8003676:	46c0      	nop			@ (mov r8, r8)
 8003678:	46bd      	mov	sp, r7
 800367a:	b004      	add	sp, #16
 800367c:	bd80      	pop	{r7, pc}
 800367e:	46c0      	nop			@ (mov r8, r8)
 8003680:	ffff7fff 	.word	0xffff7fff

08003684 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003690:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2180      	movs	r1, #128	@ 0x80
 800369e:	0209      	lsls	r1, r1, #8
 80036a0:	430a      	orrs	r2, r1
 80036a2:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2110      	movs	r1, #16
 80036a8:	0018      	movs	r0, r3
 80036aa:	f7ff fe3f 	bl	800332c <I2C_ITError>
}
 80036ae:	46c0      	nop			@ (mov r8, r8)
 80036b0:	46bd      	mov	sp, r7
 80036b2:	b004      	add	sp, #16
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b084      	sub	sp, #16
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d003      	beq.n	80036d4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d0:	2200      	movs	r2, #0
 80036d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e0:	2200      	movs	r2, #0
 80036e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	0018      	movs	r0, r3
 80036e8:	f7ff ff22 	bl	8003530 <I2C_TreatErrorCallback>
}
 80036ec:	46c0      	nop			@ (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b004      	add	sp, #16
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	1dfb      	adds	r3, r7, #7
 8003702:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003704:	e03a      	b.n	800377c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	6839      	ldr	r1, [r7, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	0018      	movs	r0, r3
 800370e:	f000 f8d3 	bl	80038b8 <I2C_IsErrorOccurred>
 8003712:	1e03      	subs	r3, r0, #0
 8003714:	d001      	beq.n	800371a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e040      	b.n	800379c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	3301      	adds	r3, #1
 800371e:	d02d      	beq.n	800377c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003720:	f7fd fcd4 	bl	80010cc <HAL_GetTick>
 8003724:	0002      	movs	r2, r0
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d302      	bcc.n	8003736 <I2C_WaitOnFlagUntilTimeout+0x42>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d122      	bne.n	800377c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	4013      	ands	r3, r2
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	425a      	negs	r2, r3
 8003746:	4153      	adcs	r3, r2
 8003748:	b2db      	uxtb	r3, r3
 800374a:	001a      	movs	r2, r3
 800374c:	1dfb      	adds	r3, r7, #7
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	429a      	cmp	r2, r3
 8003752:	d113      	bne.n	800377c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003758:	2220      	movs	r2, #32
 800375a:	431a      	orrs	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2241      	movs	r2, #65	@ 0x41
 8003764:	2120      	movs	r1, #32
 8003766:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2242      	movs	r2, #66	@ 0x42
 800376c:	2100      	movs	r1, #0
 800376e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2240      	movs	r2, #64	@ 0x40
 8003774:	2100      	movs	r1, #0
 8003776:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e00f      	b.n	800379c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	4013      	ands	r3, r2
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	425a      	negs	r2, r3
 800378c:	4153      	adcs	r3, r2
 800378e:	b2db      	uxtb	r3, r3
 8003790:	001a      	movs	r2, r3
 8003792:	1dfb      	adds	r3, r7, #7
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	429a      	cmp	r2, r3
 8003798:	d0b5      	beq.n	8003706 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800379a:	2300      	movs	r3, #0
}
 800379c:	0018      	movs	r0, r3
 800379e:	46bd      	mov	sp, r7
 80037a0:	b004      	add	sp, #16
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037b0:	e032      	b.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	68b9      	ldr	r1, [r7, #8]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	0018      	movs	r0, r3
 80037ba:	f000 f87d 	bl	80038b8 <I2C_IsErrorOccurred>
 80037be:	1e03      	subs	r3, r0, #0
 80037c0:	d001      	beq.n	80037c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e030      	b.n	8003828 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	3301      	adds	r3, #1
 80037ca:	d025      	beq.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037cc:	f7fd fc7e 	bl	80010cc <HAL_GetTick>
 80037d0:	0002      	movs	r2, r0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d302      	bcc.n	80037e2 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d11a      	bne.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	2202      	movs	r2, #2
 80037ea:	4013      	ands	r3, r2
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d013      	beq.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f4:	2220      	movs	r2, #32
 80037f6:	431a      	orrs	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2241      	movs	r2, #65	@ 0x41
 8003800:	2120      	movs	r1, #32
 8003802:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2242      	movs	r2, #66	@ 0x42
 8003808:	2100      	movs	r1, #0
 800380a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2240      	movs	r2, #64	@ 0x40
 8003810:	2100      	movs	r1, #0
 8003812:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e007      	b.n	8003828 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	2202      	movs	r2, #2
 8003820:	4013      	ands	r3, r2
 8003822:	2b02      	cmp	r3, #2
 8003824:	d1c5      	bne.n	80037b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	0018      	movs	r0, r3
 800382a:	46bd      	mov	sp, r7
 800382c:	b004      	add	sp, #16
 800382e:	bd80      	pop	{r7, pc}

08003830 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800383c:	e02f      	b.n	800389e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	68b9      	ldr	r1, [r7, #8]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	0018      	movs	r0, r3
 8003846:	f000 f837 	bl	80038b8 <I2C_IsErrorOccurred>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d001      	beq.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e02d      	b.n	80038ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003852:	f7fd fc3b 	bl	80010cc <HAL_GetTick>
 8003856:	0002      	movs	r2, r0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	429a      	cmp	r2, r3
 8003860:	d302      	bcc.n	8003868 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d11a      	bne.n	800389e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	2220      	movs	r2, #32
 8003870:	4013      	ands	r3, r2
 8003872:	2b20      	cmp	r3, #32
 8003874:	d013      	beq.n	800389e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	2220      	movs	r2, #32
 800387c:	431a      	orrs	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2241      	movs	r2, #65	@ 0x41
 8003886:	2120      	movs	r1, #32
 8003888:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2242      	movs	r2, #66	@ 0x42
 800388e:	2100      	movs	r1, #0
 8003890:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2240      	movs	r2, #64	@ 0x40
 8003896:	2100      	movs	r1, #0
 8003898:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e007      	b.n	80038ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	2220      	movs	r2, #32
 80038a6:	4013      	ands	r3, r2
 80038a8:	2b20      	cmp	r3, #32
 80038aa:	d1c8      	bne.n	800383e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	0018      	movs	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	b004      	add	sp, #16
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b08a      	sub	sp, #40	@ 0x28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038c4:	2327      	movs	r3, #39	@ 0x27
 80038c6:	18fb      	adds	r3, r7, r3
 80038c8:	2200      	movs	r2, #0
 80038ca:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80038d4:	2300      	movs	r3, #0
 80038d6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	2210      	movs	r2, #16
 80038e0:	4013      	ands	r3, r2
 80038e2:	d100      	bne.n	80038e6 <I2C_IsErrorOccurred+0x2e>
 80038e4:	e079      	b.n	80039da <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2210      	movs	r2, #16
 80038ec:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038ee:	e057      	b.n	80039a0 <I2C_IsErrorOccurred+0xe8>
 80038f0:	2227      	movs	r2, #39	@ 0x27
 80038f2:	18bb      	adds	r3, r7, r2
 80038f4:	18ba      	adds	r2, r7, r2
 80038f6:	7812      	ldrb	r2, [r2, #0]
 80038f8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	3301      	adds	r3, #1
 80038fe:	d04f      	beq.n	80039a0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003900:	f7fd fbe4 	bl	80010cc <HAL_GetTick>
 8003904:	0002      	movs	r2, r0
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	429a      	cmp	r2, r3
 800390e:	d302      	bcc.n	8003916 <I2C_IsErrorOccurred+0x5e>
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d144      	bne.n	80039a0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	2380      	movs	r3, #128	@ 0x80
 800391e:	01db      	lsls	r3, r3, #7
 8003920:	4013      	ands	r3, r2
 8003922:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003924:	2013      	movs	r0, #19
 8003926:	183b      	adds	r3, r7, r0
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	2142      	movs	r1, #66	@ 0x42
 800392c:	5c52      	ldrb	r2, [r2, r1]
 800392e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699a      	ldr	r2, [r3, #24]
 8003936:	2380      	movs	r3, #128	@ 0x80
 8003938:	021b      	lsls	r3, r3, #8
 800393a:	401a      	ands	r2, r3
 800393c:	2380      	movs	r3, #128	@ 0x80
 800393e:	021b      	lsls	r3, r3, #8
 8003940:	429a      	cmp	r2, r3
 8003942:	d126      	bne.n	8003992 <I2C_IsErrorOccurred+0xda>
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	2380      	movs	r3, #128	@ 0x80
 8003948:	01db      	lsls	r3, r3, #7
 800394a:	429a      	cmp	r2, r3
 800394c:	d021      	beq.n	8003992 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800394e:	183b      	adds	r3, r7, r0
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b20      	cmp	r3, #32
 8003954:	d01d      	beq.n	8003992 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2180      	movs	r1, #128	@ 0x80
 8003962:	01c9      	lsls	r1, r1, #7
 8003964:	430a      	orrs	r2, r1
 8003966:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003968:	f7fd fbb0 	bl	80010cc <HAL_GetTick>
 800396c:	0003      	movs	r3, r0
 800396e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003970:	e00f      	b.n	8003992 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003972:	f7fd fbab 	bl	80010cc <HAL_GetTick>
 8003976:	0002      	movs	r2, r0
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	2b19      	cmp	r3, #25
 800397e:	d908      	bls.n	8003992 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003980:	6a3b      	ldr	r3, [r7, #32]
 8003982:	2220      	movs	r2, #32
 8003984:	4313      	orrs	r3, r2
 8003986:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003988:	2327      	movs	r3, #39	@ 0x27
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	2201      	movs	r2, #1
 800398e:	701a      	strb	r2, [r3, #0]

              break;
 8003990:	e006      	b.n	80039a0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	2220      	movs	r2, #32
 800399a:	4013      	ands	r3, r2
 800399c:	2b20      	cmp	r3, #32
 800399e:	d1e8      	bne.n	8003972 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	2220      	movs	r2, #32
 80039a8:	4013      	ands	r3, r2
 80039aa:	2b20      	cmp	r3, #32
 80039ac:	d004      	beq.n	80039b8 <I2C_IsErrorOccurred+0x100>
 80039ae:	2327      	movs	r3, #39	@ 0x27
 80039b0:	18fb      	adds	r3, r7, r3
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d09b      	beq.n	80038f0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039b8:	2327      	movs	r3, #39	@ 0x27
 80039ba:	18fb      	adds	r3, r7, r3
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d103      	bne.n	80039ca <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2220      	movs	r2, #32
 80039c8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	2204      	movs	r2, #4
 80039ce:	4313      	orrs	r3, r2
 80039d0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80039d2:	2327      	movs	r3, #39	@ 0x27
 80039d4:	18fb      	adds	r3, r7, r3
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80039e2:	69ba      	ldr	r2, [r7, #24]
 80039e4:	2380      	movs	r3, #128	@ 0x80
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	4013      	ands	r3, r2
 80039ea:	d00c      	beq.n	8003a06 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80039ec:	6a3b      	ldr	r3, [r7, #32]
 80039ee:	2201      	movs	r2, #1
 80039f0:	4313      	orrs	r3, r2
 80039f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2280      	movs	r2, #128	@ 0x80
 80039fa:	0052      	lsls	r2, r2, #1
 80039fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039fe:	2327      	movs	r3, #39	@ 0x27
 8003a00:	18fb      	adds	r3, r7, r3
 8003a02:	2201      	movs	r2, #1
 8003a04:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a06:	69ba      	ldr	r2, [r7, #24]
 8003a08:	2380      	movs	r3, #128	@ 0x80
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	d00c      	beq.n	8003a2a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	2208      	movs	r2, #8
 8003a14:	4313      	orrs	r3, r2
 8003a16:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2280      	movs	r2, #128	@ 0x80
 8003a1e:	00d2      	lsls	r2, r2, #3
 8003a20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a22:	2327      	movs	r3, #39	@ 0x27
 8003a24:	18fb      	adds	r3, r7, r3
 8003a26:	2201      	movs	r2, #1
 8003a28:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	2380      	movs	r3, #128	@ 0x80
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	4013      	ands	r3, r2
 8003a32:	d00c      	beq.n	8003a4e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	2202      	movs	r2, #2
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2280      	movs	r2, #128	@ 0x80
 8003a42:	0092      	lsls	r2, r2, #2
 8003a44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a46:	2327      	movs	r3, #39	@ 0x27
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003a4e:	2327      	movs	r3, #39	@ 0x27
 8003a50:	18fb      	adds	r3, r7, r3
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d01d      	beq.n	8003a94 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	0018      	movs	r0, r3
 8003a5c:	f7ff fd91 	bl	8003582 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	490e      	ldr	r1, [pc, #56]	@ (8003aa4 <I2C_IsErrorOccurred+0x1ec>)
 8003a6c:	400a      	ands	r2, r1
 8003a6e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	431a      	orrs	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2241      	movs	r2, #65	@ 0x41
 8003a80:	2120      	movs	r1, #32
 8003a82:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2242      	movs	r2, #66	@ 0x42
 8003a88:	2100      	movs	r1, #0
 8003a8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2240      	movs	r2, #64	@ 0x40
 8003a90:	2100      	movs	r1, #0
 8003a92:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003a94:	2327      	movs	r3, #39	@ 0x27
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	781b      	ldrb	r3, [r3, #0]
}
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	b00a      	add	sp, #40	@ 0x28
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	46c0      	nop			@ (mov r8, r8)
 8003aa4:	fe00e800 	.word	0xfe00e800

08003aa8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003aa8:	b590      	push	{r4, r7, lr}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	0008      	movs	r0, r1
 8003ab2:	0011      	movs	r1, r2
 8003ab4:	607b      	str	r3, [r7, #4]
 8003ab6:	240a      	movs	r4, #10
 8003ab8:	193b      	adds	r3, r7, r4
 8003aba:	1c02      	adds	r2, r0, #0
 8003abc:	801a      	strh	r2, [r3, #0]
 8003abe:	2009      	movs	r0, #9
 8003ac0:	183b      	adds	r3, r7, r0
 8003ac2:	1c0a      	adds	r2, r1, #0
 8003ac4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ac6:	193b      	adds	r3, r7, r4
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	059b      	lsls	r3, r3, #22
 8003acc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ace:	183b      	adds	r3, r7, r0
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	0419      	lsls	r1, r3, #16
 8003ad4:	23ff      	movs	r3, #255	@ 0xff
 8003ad6:	041b      	lsls	r3, r3, #16
 8003ad8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ada:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	085b      	lsrs	r3, r3, #1
 8003ae8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003af2:	0d51      	lsrs	r1, r2, #21
 8003af4:	2280      	movs	r2, #128	@ 0x80
 8003af6:	00d2      	lsls	r2, r2, #3
 8003af8:	400a      	ands	r2, r1
 8003afa:	4907      	ldr	r1, [pc, #28]	@ (8003b18 <I2C_TransferConfig+0x70>)
 8003afc:	430a      	orrs	r2, r1
 8003afe:	43d2      	mvns	r2, r2
 8003b00:	401a      	ands	r2, r3
 8003b02:	0011      	movs	r1, r2
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b0e:	46c0      	nop			@ (mov r8, r8)
 8003b10:	46bd      	mov	sp, r7
 8003b12:	b007      	add	sp, #28
 8003b14:	bd90      	pop	{r4, r7, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	03ff63ff 	.word	0x03ff63ff

08003b1c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	000a      	movs	r2, r1
 8003b26:	1cbb      	adds	r3, r7, #2
 8003b28:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b32:	4b3c      	ldr	r3, [pc, #240]	@ (8003c24 <I2C_Enable_IRQ+0x108>)
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d035      	beq.n	8003ba4 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8003b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c28 <I2C_Enable_IRQ+0x10c>)
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d030      	beq.n	8003ba4 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003b46:	4b39      	ldr	r3, [pc, #228]	@ (8003c2c <I2C_Enable_IRQ+0x110>)
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d02b      	beq.n	8003ba4 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003b4c:	1cbb      	adds	r3, r7, #2
 8003b4e:	2200      	movs	r2, #0
 8003b50:	5e9b      	ldrsh	r3, [r3, r2]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	da03      	bge.n	8003b5e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	22b8      	movs	r2, #184	@ 0xb8
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003b5e:	1cbb      	adds	r3, r7, #2
 8003b60:	881b      	ldrh	r3, [r3, #0]
 8003b62:	2201      	movs	r2, #1
 8003b64:	4013      	ands	r3, r2
 8003b66:	d003      	beq.n	8003b70 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	22f2      	movs	r2, #242	@ 0xf2
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003b70:	1cbb      	adds	r3, r7, #2
 8003b72:	881b      	ldrh	r3, [r3, #0]
 8003b74:	2202      	movs	r2, #2
 8003b76:	4013      	ands	r3, r2
 8003b78:	d003      	beq.n	8003b82 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	22f4      	movs	r2, #244	@ 0xf4
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003b82:	1cbb      	adds	r3, r7, #2
 8003b84:	881b      	ldrh	r3, [r3, #0]
 8003b86:	2b10      	cmp	r3, #16
 8003b88:	d103      	bne.n	8003b92 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2290      	movs	r2, #144	@ 0x90
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003b92:	1cbb      	adds	r3, r7, #2
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	d137      	bne.n	8003c0a <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003ba2:	e032      	b.n	8003c0a <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003ba4:	1cbb      	adds	r3, r7, #2
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	5e9b      	ldrsh	r3, [r3, r2]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	da03      	bge.n	8003bb6 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	22b8      	movs	r2, #184	@ 0xb8
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003bb6:	1cbb      	adds	r3, r7, #2
 8003bb8:	881b      	ldrh	r3, [r3, #0]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	d003      	beq.n	8003bc8 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	22f2      	movs	r2, #242	@ 0xf2
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003bc8:	1cbb      	adds	r3, r7, #2
 8003bca:	881b      	ldrh	r3, [r3, #0]
 8003bcc:	2202      	movs	r2, #2
 8003bce:	4013      	ands	r3, r2
 8003bd0:	d003      	beq.n	8003bda <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	22f4      	movs	r2, #244	@ 0xf4
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003bda:	1cbb      	adds	r3, r7, #2
 8003bdc:	881b      	ldrh	r3, [r3, #0]
 8003bde:	2b10      	cmp	r3, #16
 8003be0:	d103      	bne.n	8003bea <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2290      	movs	r2, #144	@ 0x90
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003bea:	1cbb      	adds	r3, r7, #2
 8003bec:	881b      	ldrh	r3, [r3, #0]
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	d103      	bne.n	8003bfa <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2260      	movs	r2, #96	@ 0x60
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003bfa:	1cbb      	adds	r3, r7, #2
 8003bfc:	881b      	ldrh	r3, [r3, #0]
 8003bfe:	2b40      	cmp	r3, #64	@ 0x40
 8003c00:	d103      	bne.n	8003c0a <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2240      	movs	r2, #64	@ 0x40
 8003c06:	4313      	orrs	r3, r2
 8003c08:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	6819      	ldr	r1, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	601a      	str	r2, [r3, #0]
}
 8003c1a:	46c0      	nop			@ (mov r8, r8)
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	b004      	add	sp, #16
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	46c0      	nop			@ (mov r8, r8)
 8003c24:	08002375 	.word	0x08002375
 8003c28:	08002865 	.word	0x08002865
 8003c2c:	080025a9 	.word	0x080025a9

08003c30 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	000a      	movs	r2, r1
 8003c3a:	1cbb      	adds	r3, r7, #2
 8003c3c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003c42:	1cbb      	adds	r3, r7, #2
 8003c44:	881b      	ldrh	r3, [r3, #0]
 8003c46:	2201      	movs	r2, #1
 8003c48:	4013      	ands	r3, r2
 8003c4a:	d010      	beq.n	8003c6e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2242      	movs	r2, #66	@ 0x42
 8003c50:	4313      	orrs	r3, r2
 8003c52:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2241      	movs	r2, #65	@ 0x41
 8003c58:	5c9b      	ldrb	r3, [r3, r2]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	001a      	movs	r2, r3
 8003c5e:	2328      	movs	r3, #40	@ 0x28
 8003c60:	4013      	ands	r3, r2
 8003c62:	2b28      	cmp	r3, #40	@ 0x28
 8003c64:	d003      	beq.n	8003c6e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	22b0      	movs	r2, #176	@ 0xb0
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003c6e:	1cbb      	adds	r3, r7, #2
 8003c70:	881b      	ldrh	r3, [r3, #0]
 8003c72:	2202      	movs	r2, #2
 8003c74:	4013      	ands	r3, r2
 8003c76:	d010      	beq.n	8003c9a <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2244      	movs	r2, #68	@ 0x44
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2241      	movs	r2, #65	@ 0x41
 8003c84:	5c9b      	ldrb	r3, [r3, r2]
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	001a      	movs	r2, r3
 8003c8a:	2328      	movs	r3, #40	@ 0x28
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	2b28      	cmp	r3, #40	@ 0x28
 8003c90:	d003      	beq.n	8003c9a <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	22b0      	movs	r2, #176	@ 0xb0
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003c9a:	1cbb      	adds	r3, r7, #2
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	5e9b      	ldrsh	r3, [r3, r2]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	da03      	bge.n	8003cac <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	22b8      	movs	r2, #184	@ 0xb8
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003cac:	1cbb      	adds	r3, r7, #2
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	2b10      	cmp	r3, #16
 8003cb2:	d103      	bne.n	8003cbc <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2290      	movs	r2, #144	@ 0x90
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003cbc:	1cbb      	adds	r3, r7, #2
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	2b20      	cmp	r3, #32
 8003cc2:	d103      	bne.n	8003ccc <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003ccc:	1cbb      	adds	r3, r7, #2
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	2b40      	cmp	r3, #64	@ 0x40
 8003cd2:	d103      	bne.n	8003cdc <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2240      	movs	r2, #64	@ 0x40
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	43d9      	mvns	r1, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	400a      	ands	r2, r1
 8003cec:	601a      	str	r2, [r3, #0]
}
 8003cee:	46c0      	nop			@ (mov r8, r8)
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	b004      	add	sp, #16
 8003cf4:	bd80      	pop	{r7, pc}
	...

08003cf8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2241      	movs	r2, #65	@ 0x41
 8003d06:	5c9b      	ldrb	r3, [r3, r2]
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b20      	cmp	r3, #32
 8003d0c:	d138      	bne.n	8003d80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2240      	movs	r2, #64	@ 0x40
 8003d12:	5c9b      	ldrb	r3, [r3, r2]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d101      	bne.n	8003d1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d18:	2302      	movs	r3, #2
 8003d1a:	e032      	b.n	8003d82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2240      	movs	r2, #64	@ 0x40
 8003d20:	2101      	movs	r1, #1
 8003d22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2241      	movs	r2, #65	@ 0x41
 8003d28:	2124      	movs	r1, #36	@ 0x24
 8003d2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2101      	movs	r1, #1
 8003d38:	438a      	bics	r2, r1
 8003d3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4911      	ldr	r1, [pc, #68]	@ (8003d8c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003d48:	400a      	ands	r2, r1
 8003d4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6819      	ldr	r1, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2101      	movs	r1, #1
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2241      	movs	r2, #65	@ 0x41
 8003d70:	2120      	movs	r1, #32
 8003d72:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2240      	movs	r2, #64	@ 0x40
 8003d78:	2100      	movs	r1, #0
 8003d7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	e000      	b.n	8003d82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d80:	2302      	movs	r3, #2
  }
}
 8003d82:	0018      	movs	r0, r3
 8003d84:	46bd      	mov	sp, r7
 8003d86:	b002      	add	sp, #8
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	ffffefff 	.word	0xffffefff

08003d90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2241      	movs	r2, #65	@ 0x41
 8003d9e:	5c9b      	ldrb	r3, [r3, r2]
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d139      	bne.n	8003e1a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2240      	movs	r2, #64	@ 0x40
 8003daa:	5c9b      	ldrb	r3, [r3, r2]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e033      	b.n	8003e1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2240      	movs	r2, #64	@ 0x40
 8003db8:	2101      	movs	r1, #1
 8003dba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2241      	movs	r2, #65	@ 0x41
 8003dc0:	2124      	movs	r1, #36	@ 0x24
 8003dc2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2101      	movs	r1, #1
 8003dd0:	438a      	bics	r2, r1
 8003dd2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4a11      	ldr	r2, [pc, #68]	@ (8003e24 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	021b      	lsls	r3, r3, #8
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2101      	movs	r1, #1
 8003e02:	430a      	orrs	r2, r1
 8003e04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2241      	movs	r2, #65	@ 0x41
 8003e0a:	2120      	movs	r1, #32
 8003e0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2240      	movs	r2, #64	@ 0x40
 8003e12:	2100      	movs	r1, #0
 8003e14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	e000      	b.n	8003e1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e1a:	2302      	movs	r3, #2
  }
}
 8003e1c:	0018      	movs	r0, r3
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	b004      	add	sp, #16
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	fffff0ff 	.word	0xfffff0ff

08003e28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e28:	b5b0      	push	{r4, r5, r7, lr}
 8003e2a:	b08a      	sub	sp, #40	@ 0x28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d102      	bne.n	8003e3c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	f000 fbbf 	bl	80045ba <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e3c:	4bc9      	ldr	r3, [pc, #804]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	220c      	movs	r2, #12
 8003e42:	4013      	ands	r3, r2
 8003e44:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e46:	4bc7      	ldr	r3, [pc, #796]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	2380      	movs	r3, #128	@ 0x80
 8003e4c:	025b      	lsls	r3, r3, #9
 8003e4e:	4013      	ands	r3, r2
 8003e50:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2201      	movs	r2, #1
 8003e58:	4013      	ands	r3, r2
 8003e5a:	d100      	bne.n	8003e5e <HAL_RCC_OscConfig+0x36>
 8003e5c:	e07e      	b.n	8003f5c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d007      	beq.n	8003e74 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	2b0c      	cmp	r3, #12
 8003e68:	d112      	bne.n	8003e90 <HAL_RCC_OscConfig+0x68>
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	2380      	movs	r3, #128	@ 0x80
 8003e6e:	025b      	lsls	r3, r3, #9
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d10d      	bne.n	8003e90 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	4bbb      	ldr	r3, [pc, #748]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	2380      	movs	r3, #128	@ 0x80
 8003e7a:	029b      	lsls	r3, r3, #10
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d100      	bne.n	8003e82 <HAL_RCC_OscConfig+0x5a>
 8003e80:	e06b      	b.n	8003f5a <HAL_RCC_OscConfig+0x132>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d167      	bne.n	8003f5a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	f000 fb95 	bl	80045ba <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	025b      	lsls	r3, r3, #9
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d107      	bne.n	8003eac <HAL_RCC_OscConfig+0x84>
 8003e9c:	4bb1      	ldr	r3, [pc, #708]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4bb0      	ldr	r3, [pc, #704]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ea2:	2180      	movs	r1, #128	@ 0x80
 8003ea4:	0249      	lsls	r1, r1, #9
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e027      	b.n	8003efc <HAL_RCC_OscConfig+0xd4>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	23a0      	movs	r3, #160	@ 0xa0
 8003eb2:	02db      	lsls	r3, r3, #11
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d10e      	bne.n	8003ed6 <HAL_RCC_OscConfig+0xae>
 8003eb8:	4baa      	ldr	r3, [pc, #680]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	4ba9      	ldr	r3, [pc, #676]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ebe:	2180      	movs	r1, #128	@ 0x80
 8003ec0:	02c9      	lsls	r1, r1, #11
 8003ec2:	430a      	orrs	r2, r1
 8003ec4:	601a      	str	r2, [r3, #0]
 8003ec6:	4ba7      	ldr	r3, [pc, #668]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	4ba6      	ldr	r3, [pc, #664]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ecc:	2180      	movs	r1, #128	@ 0x80
 8003ece:	0249      	lsls	r1, r1, #9
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	e012      	b.n	8003efc <HAL_RCC_OscConfig+0xd4>
 8003ed6:	4ba3      	ldr	r3, [pc, #652]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	4ba2      	ldr	r3, [pc, #648]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003edc:	49a2      	ldr	r1, [pc, #648]	@ (8004168 <HAL_RCC_OscConfig+0x340>)
 8003ede:	400a      	ands	r2, r1
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	4ba0      	ldr	r3, [pc, #640]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	2380      	movs	r3, #128	@ 0x80
 8003ee8:	025b      	lsls	r3, r3, #9
 8003eea:	4013      	ands	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	4b9c      	ldr	r3, [pc, #624]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b9b      	ldr	r3, [pc, #620]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003ef6:	499d      	ldr	r1, [pc, #628]	@ (800416c <HAL_RCC_OscConfig+0x344>)
 8003ef8:	400a      	ands	r2, r1
 8003efa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d015      	beq.n	8003f30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f04:	f7fd f8e2 	bl	80010cc <HAL_GetTick>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f0c:	e009      	b.n	8003f22 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f0e:	f7fd f8dd 	bl	80010cc <HAL_GetTick>
 8003f12:	0002      	movs	r2, r0
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b64      	cmp	r3, #100	@ 0x64
 8003f1a:	d902      	bls.n	8003f22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	f000 fb4c 	bl	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f22:	4b90      	ldr	r3, [pc, #576]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	2380      	movs	r3, #128	@ 0x80
 8003f28:	029b      	lsls	r3, r3, #10
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d0ef      	beq.n	8003f0e <HAL_RCC_OscConfig+0xe6>
 8003f2e:	e015      	b.n	8003f5c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f30:	f7fd f8cc 	bl	80010cc <HAL_GetTick>
 8003f34:	0003      	movs	r3, r0
 8003f36:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f38:	e008      	b.n	8003f4c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f3a:	f7fd f8c7 	bl	80010cc <HAL_GetTick>
 8003f3e:	0002      	movs	r2, r0
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b64      	cmp	r3, #100	@ 0x64
 8003f46:	d901      	bls.n	8003f4c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e336      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f4c:	4b85      	ldr	r3, [pc, #532]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	2380      	movs	r3, #128	@ 0x80
 8003f52:	029b      	lsls	r3, r3, #10
 8003f54:	4013      	ands	r3, r2
 8003f56:	d1f0      	bne.n	8003f3a <HAL_RCC_OscConfig+0x112>
 8003f58:	e000      	b.n	8003f5c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f5a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2202      	movs	r2, #2
 8003f62:	4013      	ands	r3, r2
 8003f64:	d100      	bne.n	8003f68 <HAL_RCC_OscConfig+0x140>
 8003f66:	e099      	b.n	800409c <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	2220      	movs	r2, #32
 8003f72:	4013      	ands	r3, r2
 8003f74:	d009      	beq.n	8003f8a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003f76:	4b7b      	ldr	r3, [pc, #492]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	4b7a      	ldr	r3, [pc, #488]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003f7c:	2120      	movs	r1, #32
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	2220      	movs	r2, #32
 8003f86:	4393      	bics	r3, r2
 8003f88:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d005      	beq.n	8003f9c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	2b0c      	cmp	r3, #12
 8003f94:	d13e      	bne.n	8004014 <HAL_RCC_OscConfig+0x1ec>
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d13b      	bne.n	8004014 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003f9c:	4b71      	ldr	r3, [pc, #452]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2204      	movs	r2, #4
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d004      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x188>
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d101      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e304      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	4a6e      	ldr	r2, [pc, #440]	@ (8004170 <HAL_RCC_OscConfig+0x348>)
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	0019      	movs	r1, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	021a      	lsls	r2, r3, #8
 8003fc0:	4b68      	ldr	r3, [pc, #416]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003fc6:	4b67      	ldr	r3, [pc, #412]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2209      	movs	r2, #9
 8003fcc:	4393      	bics	r3, r2
 8003fce:	0019      	movs	r1, r3
 8003fd0:	4b64      	ldr	r3, [pc, #400]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fd8:	f000 fc42 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 8003fdc:	0001      	movs	r1, r0
 8003fde:	4b61      	ldr	r3, [pc, #388]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	091b      	lsrs	r3, r3, #4
 8003fe4:	220f      	movs	r2, #15
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	4a62      	ldr	r2, [pc, #392]	@ (8004174 <HAL_RCC_OscConfig+0x34c>)
 8003fea:	5cd3      	ldrb	r3, [r2, r3]
 8003fec:	000a      	movs	r2, r1
 8003fee:	40da      	lsrs	r2, r3
 8003ff0:	4b61      	ldr	r3, [pc, #388]	@ (8004178 <HAL_RCC_OscConfig+0x350>)
 8003ff2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003ff4:	4b61      	ldr	r3, [pc, #388]	@ (800417c <HAL_RCC_OscConfig+0x354>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2513      	movs	r5, #19
 8003ffa:	197c      	adds	r4, r7, r5
 8003ffc:	0018      	movs	r0, r3
 8003ffe:	f7fd f81f 	bl	8001040 <HAL_InitTick>
 8004002:	0003      	movs	r3, r0
 8004004:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004006:	197b      	adds	r3, r7, r5
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d046      	beq.n	800409c <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800400e:	197b      	adds	r3, r7, r5
 8004010:	781b      	ldrb	r3, [r3, #0]
 8004012:	e2d2      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004016:	2b00      	cmp	r3, #0
 8004018:	d027      	beq.n	800406a <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800401a:	4b52      	ldr	r3, [pc, #328]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2209      	movs	r2, #9
 8004020:	4393      	bics	r3, r2
 8004022:	0019      	movs	r1, r3
 8004024:	4b4f      	ldr	r3, [pc, #316]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8004026:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004028:	430a      	orrs	r2, r1
 800402a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402c:	f7fd f84e 	bl	80010cc <HAL_GetTick>
 8004030:	0003      	movs	r3, r0
 8004032:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004036:	f7fd f849 	bl	80010cc <HAL_GetTick>
 800403a:	0002      	movs	r2, r0
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e2b8      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004048:	4b46      	ldr	r3, [pc, #280]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	2204      	movs	r2, #4
 800404e:	4013      	ands	r3, r2
 8004050:	d0f1      	beq.n	8004036 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004052:	4b44      	ldr	r3, [pc, #272]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	4a46      	ldr	r2, [pc, #280]	@ (8004170 <HAL_RCC_OscConfig+0x348>)
 8004058:	4013      	ands	r3, r2
 800405a:	0019      	movs	r1, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	021a      	lsls	r2, r3, #8
 8004062:	4b40      	ldr	r3, [pc, #256]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8004064:	430a      	orrs	r2, r1
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	e018      	b.n	800409c <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800406a:	4b3e      	ldr	r3, [pc, #248]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	4b3d      	ldr	r3, [pc, #244]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8004070:	2101      	movs	r1, #1
 8004072:	438a      	bics	r2, r1
 8004074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004076:	f7fd f829 	bl	80010cc <HAL_GetTick>
 800407a:	0003      	movs	r3, r0
 800407c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800407e:	e008      	b.n	8004092 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004080:	f7fd f824 	bl	80010cc <HAL_GetTick>
 8004084:	0002      	movs	r2, r0
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d901      	bls.n	8004092 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e293      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004092:	4b34      	ldr	r3, [pc, #208]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2204      	movs	r2, #4
 8004098:	4013      	ands	r3, r2
 800409a:	d1f1      	bne.n	8004080 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2210      	movs	r2, #16
 80040a2:	4013      	ands	r3, r2
 80040a4:	d100      	bne.n	80040a8 <HAL_RCC_OscConfig+0x280>
 80040a6:	e0a2      	b.n	80041ee <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d140      	bne.n	8004130 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80040ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	2380      	movs	r3, #128	@ 0x80
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	4013      	ands	r3, r2
 80040b8:	d005      	beq.n	80040c6 <HAL_RCC_OscConfig+0x29e>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e279      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040c6:	4b27      	ldr	r3, [pc, #156]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	4a2d      	ldr	r2, [pc, #180]	@ (8004180 <HAL_RCC_OscConfig+0x358>)
 80040cc:	4013      	ands	r3, r2
 80040ce:	0019      	movs	r1, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80040d4:	4b23      	ldr	r3, [pc, #140]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 80040d6:	430a      	orrs	r2, r1
 80040d8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040da:	4b22      	ldr	r3, [pc, #136]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	021b      	lsls	r3, r3, #8
 80040e0:	0a19      	lsrs	r1, r3, #8
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	061a      	lsls	r2, r3, #24
 80040e8:	4b1e      	ldr	r3, [pc, #120]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 80040ea:	430a      	orrs	r2, r1
 80040ec:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f2:	0b5b      	lsrs	r3, r3, #13
 80040f4:	3301      	adds	r3, #1
 80040f6:	2280      	movs	r2, #128	@ 0x80
 80040f8:	0212      	lsls	r2, r2, #8
 80040fa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80040fc:	4b19      	ldr	r3, [pc, #100]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	091b      	lsrs	r3, r3, #4
 8004102:	210f      	movs	r1, #15
 8004104:	400b      	ands	r3, r1
 8004106:	491b      	ldr	r1, [pc, #108]	@ (8004174 <HAL_RCC_OscConfig+0x34c>)
 8004108:	5ccb      	ldrb	r3, [r1, r3]
 800410a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800410c:	4b1a      	ldr	r3, [pc, #104]	@ (8004178 <HAL_RCC_OscConfig+0x350>)
 800410e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004110:	4b1a      	ldr	r3, [pc, #104]	@ (800417c <HAL_RCC_OscConfig+0x354>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2513      	movs	r5, #19
 8004116:	197c      	adds	r4, r7, r5
 8004118:	0018      	movs	r0, r3
 800411a:	f7fc ff91 	bl	8001040 <HAL_InitTick>
 800411e:	0003      	movs	r3, r0
 8004120:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004122:	197b      	adds	r3, r7, r5
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d061      	beq.n	80041ee <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800412a:	197b      	adds	r3, r7, r5
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	e244      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	69db      	ldr	r3, [r3, #28]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d040      	beq.n	80041ba <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004138:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	4b09      	ldr	r3, [pc, #36]	@ (8004164 <HAL_RCC_OscConfig+0x33c>)
 800413e:	2180      	movs	r1, #128	@ 0x80
 8004140:	0049      	lsls	r1, r1, #1
 8004142:	430a      	orrs	r2, r1
 8004144:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004146:	f7fc ffc1 	bl	80010cc <HAL_GetTick>
 800414a:	0003      	movs	r3, r0
 800414c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800414e:	e019      	b.n	8004184 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004150:	f7fc ffbc 	bl	80010cc <HAL_GetTick>
 8004154:	0002      	movs	r2, r0
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d912      	bls.n	8004184 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e22b      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
 8004162:	46c0      	nop			@ (mov r8, r8)
 8004164:	40021000 	.word	0x40021000
 8004168:	fffeffff 	.word	0xfffeffff
 800416c:	fffbffff 	.word	0xfffbffff
 8004170:	ffffe0ff 	.word	0xffffe0ff
 8004174:	0800793c 	.word	0x0800793c
 8004178:	20000000 	.word	0x20000000
 800417c:	20000004 	.word	0x20000004
 8004180:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004184:	4bca      	ldr	r3, [pc, #808]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	2380      	movs	r3, #128	@ 0x80
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	4013      	ands	r3, r2
 800418e:	d0df      	beq.n	8004150 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004190:	4bc7      	ldr	r3, [pc, #796]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	4ac7      	ldr	r2, [pc, #796]	@ (80044b4 <HAL_RCC_OscConfig+0x68c>)
 8004196:	4013      	ands	r3, r2
 8004198:	0019      	movs	r1, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800419e:	4bc4      	ldr	r3, [pc, #784]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80041a0:	430a      	orrs	r2, r1
 80041a2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041a4:	4bc2      	ldr	r3, [pc, #776]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	021b      	lsls	r3, r3, #8
 80041aa:	0a19      	lsrs	r1, r3, #8
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	061a      	lsls	r2, r3, #24
 80041b2:	4bbf      	ldr	r3, [pc, #764]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80041b4:	430a      	orrs	r2, r1
 80041b6:	605a      	str	r2, [r3, #4]
 80041b8:	e019      	b.n	80041ee <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041ba:	4bbd      	ldr	r3, [pc, #756]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	4bbc      	ldr	r3, [pc, #752]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80041c0:	49bd      	ldr	r1, [pc, #756]	@ (80044b8 <HAL_RCC_OscConfig+0x690>)
 80041c2:	400a      	ands	r2, r1
 80041c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c6:	f7fc ff81 	bl	80010cc <HAL_GetTick>
 80041ca:	0003      	movs	r3, r0
 80041cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80041ce:	e008      	b.n	80041e2 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041d0:	f7fc ff7c 	bl	80010cc <HAL_GetTick>
 80041d4:	0002      	movs	r2, r0
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e1eb      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80041e2:	4bb3      	ldr	r3, [pc, #716]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	2380      	movs	r3, #128	@ 0x80
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	4013      	ands	r3, r2
 80041ec:	d1f0      	bne.n	80041d0 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2208      	movs	r2, #8
 80041f4:	4013      	ands	r3, r2
 80041f6:	d036      	beq.n	8004266 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d019      	beq.n	8004234 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004200:	4bab      	ldr	r3, [pc, #684]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004202:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004204:	4baa      	ldr	r3, [pc, #680]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004206:	2101      	movs	r1, #1
 8004208:	430a      	orrs	r2, r1
 800420a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800420c:	f7fc ff5e 	bl	80010cc <HAL_GetTick>
 8004210:	0003      	movs	r3, r0
 8004212:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004214:	e008      	b.n	8004228 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004216:	f7fc ff59 	bl	80010cc <HAL_GetTick>
 800421a:	0002      	movs	r2, r0
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e1c8      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004228:	4ba1      	ldr	r3, [pc, #644]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800422a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800422c:	2202      	movs	r2, #2
 800422e:	4013      	ands	r3, r2
 8004230:	d0f1      	beq.n	8004216 <HAL_RCC_OscConfig+0x3ee>
 8004232:	e018      	b.n	8004266 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004234:	4b9e      	ldr	r3, [pc, #632]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004236:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004238:	4b9d      	ldr	r3, [pc, #628]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800423a:	2101      	movs	r1, #1
 800423c:	438a      	bics	r2, r1
 800423e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004240:	f7fc ff44 	bl	80010cc <HAL_GetTick>
 8004244:	0003      	movs	r3, r0
 8004246:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004248:	e008      	b.n	800425c <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800424a:	f7fc ff3f 	bl	80010cc <HAL_GetTick>
 800424e:	0002      	movs	r2, r0
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e1ae      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800425c:	4b94      	ldr	r3, [pc, #592]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800425e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004260:	2202      	movs	r2, #2
 8004262:	4013      	ands	r3, r2
 8004264:	d1f1      	bne.n	800424a <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2204      	movs	r2, #4
 800426c:	4013      	ands	r3, r2
 800426e:	d100      	bne.n	8004272 <HAL_RCC_OscConfig+0x44a>
 8004270:	e0ae      	b.n	80043d0 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004272:	2023      	movs	r0, #35	@ 0x23
 8004274:	183b      	adds	r3, r7, r0
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800427a:	4b8d      	ldr	r3, [pc, #564]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800427c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800427e:	2380      	movs	r3, #128	@ 0x80
 8004280:	055b      	lsls	r3, r3, #21
 8004282:	4013      	ands	r3, r2
 8004284:	d109      	bne.n	800429a <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004286:	4b8a      	ldr	r3, [pc, #552]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800428a:	4b89      	ldr	r3, [pc, #548]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800428c:	2180      	movs	r1, #128	@ 0x80
 800428e:	0549      	lsls	r1, r1, #21
 8004290:	430a      	orrs	r2, r1
 8004292:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004294:	183b      	adds	r3, r7, r0
 8004296:	2201      	movs	r2, #1
 8004298:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800429a:	4b88      	ldr	r3, [pc, #544]	@ (80044bc <HAL_RCC_OscConfig+0x694>)
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	2380      	movs	r3, #128	@ 0x80
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	4013      	ands	r3, r2
 80042a4:	d11a      	bne.n	80042dc <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042a6:	4b85      	ldr	r3, [pc, #532]	@ (80044bc <HAL_RCC_OscConfig+0x694>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	4b84      	ldr	r3, [pc, #528]	@ (80044bc <HAL_RCC_OscConfig+0x694>)
 80042ac:	2180      	movs	r1, #128	@ 0x80
 80042ae:	0049      	lsls	r1, r1, #1
 80042b0:	430a      	orrs	r2, r1
 80042b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042b4:	f7fc ff0a 	bl	80010cc <HAL_GetTick>
 80042b8:	0003      	movs	r3, r0
 80042ba:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042bc:	e008      	b.n	80042d0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042be:	f7fc ff05 	bl	80010cc <HAL_GetTick>
 80042c2:	0002      	movs	r2, r0
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b64      	cmp	r3, #100	@ 0x64
 80042ca:	d901      	bls.n	80042d0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e174      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d0:	4b7a      	ldr	r3, [pc, #488]	@ (80044bc <HAL_RCC_OscConfig+0x694>)
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	2380      	movs	r3, #128	@ 0x80
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	4013      	ands	r3, r2
 80042da:	d0f0      	beq.n	80042be <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	2380      	movs	r3, #128	@ 0x80
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d107      	bne.n	80042f8 <HAL_RCC_OscConfig+0x4d0>
 80042e8:	4b71      	ldr	r3, [pc, #452]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80042ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80042ec:	4b70      	ldr	r3, [pc, #448]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80042ee:	2180      	movs	r1, #128	@ 0x80
 80042f0:	0049      	lsls	r1, r1, #1
 80042f2:	430a      	orrs	r2, r1
 80042f4:	651a      	str	r2, [r3, #80]	@ 0x50
 80042f6:	e031      	b.n	800435c <HAL_RCC_OscConfig+0x534>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10c      	bne.n	800431a <HAL_RCC_OscConfig+0x4f2>
 8004300:	4b6b      	ldr	r3, [pc, #428]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004302:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004304:	4b6a      	ldr	r3, [pc, #424]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004306:	496c      	ldr	r1, [pc, #432]	@ (80044b8 <HAL_RCC_OscConfig+0x690>)
 8004308:	400a      	ands	r2, r1
 800430a:	651a      	str	r2, [r3, #80]	@ 0x50
 800430c:	4b68      	ldr	r3, [pc, #416]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800430e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004310:	4b67      	ldr	r3, [pc, #412]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004312:	496b      	ldr	r1, [pc, #428]	@ (80044c0 <HAL_RCC_OscConfig+0x698>)
 8004314:	400a      	ands	r2, r1
 8004316:	651a      	str	r2, [r3, #80]	@ 0x50
 8004318:	e020      	b.n	800435c <HAL_RCC_OscConfig+0x534>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689a      	ldr	r2, [r3, #8]
 800431e:	23a0      	movs	r3, #160	@ 0xa0
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	429a      	cmp	r2, r3
 8004324:	d10e      	bne.n	8004344 <HAL_RCC_OscConfig+0x51c>
 8004326:	4b62      	ldr	r3, [pc, #392]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004328:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800432a:	4b61      	ldr	r3, [pc, #388]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800432c:	2180      	movs	r1, #128	@ 0x80
 800432e:	00c9      	lsls	r1, r1, #3
 8004330:	430a      	orrs	r2, r1
 8004332:	651a      	str	r2, [r3, #80]	@ 0x50
 8004334:	4b5e      	ldr	r3, [pc, #376]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004336:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004338:	4b5d      	ldr	r3, [pc, #372]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800433a:	2180      	movs	r1, #128	@ 0x80
 800433c:	0049      	lsls	r1, r1, #1
 800433e:	430a      	orrs	r2, r1
 8004340:	651a      	str	r2, [r3, #80]	@ 0x50
 8004342:	e00b      	b.n	800435c <HAL_RCC_OscConfig+0x534>
 8004344:	4b5a      	ldr	r3, [pc, #360]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004346:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004348:	4b59      	ldr	r3, [pc, #356]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800434a:	495b      	ldr	r1, [pc, #364]	@ (80044b8 <HAL_RCC_OscConfig+0x690>)
 800434c:	400a      	ands	r2, r1
 800434e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004350:	4b57      	ldr	r3, [pc, #348]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004352:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004354:	4b56      	ldr	r3, [pc, #344]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004356:	495a      	ldr	r1, [pc, #360]	@ (80044c0 <HAL_RCC_OscConfig+0x698>)
 8004358:	400a      	ands	r2, r1
 800435a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d015      	beq.n	8004390 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004364:	f7fc feb2 	bl	80010cc <HAL_GetTick>
 8004368:	0003      	movs	r3, r0
 800436a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800436c:	e009      	b.n	8004382 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800436e:	f7fc fead 	bl	80010cc <HAL_GetTick>
 8004372:	0002      	movs	r2, r0
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	4a52      	ldr	r2, [pc, #328]	@ (80044c4 <HAL_RCC_OscConfig+0x69c>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e11b      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004382:	4b4b      	ldr	r3, [pc, #300]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004384:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004386:	2380      	movs	r3, #128	@ 0x80
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4013      	ands	r3, r2
 800438c:	d0ef      	beq.n	800436e <HAL_RCC_OscConfig+0x546>
 800438e:	e014      	b.n	80043ba <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004390:	f7fc fe9c 	bl	80010cc <HAL_GetTick>
 8004394:	0003      	movs	r3, r0
 8004396:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004398:	e009      	b.n	80043ae <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800439a:	f7fc fe97 	bl	80010cc <HAL_GetTick>
 800439e:	0002      	movs	r2, r0
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	4a47      	ldr	r2, [pc, #284]	@ (80044c4 <HAL_RCC_OscConfig+0x69c>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e105      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043ae:	4b40      	ldr	r3, [pc, #256]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80043b2:	2380      	movs	r3, #128	@ 0x80
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4013      	ands	r3, r2
 80043b8:	d1ef      	bne.n	800439a <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043ba:	2323      	movs	r3, #35	@ 0x23
 80043bc:	18fb      	adds	r3, r7, r3
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d105      	bne.n	80043d0 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043c4:	4b3a      	ldr	r3, [pc, #232]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043c8:	4b39      	ldr	r3, [pc, #228]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043ca:	493f      	ldr	r1, [pc, #252]	@ (80044c8 <HAL_RCC_OscConfig+0x6a0>)
 80043cc:	400a      	ands	r2, r1
 80043ce:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2220      	movs	r2, #32
 80043d6:	4013      	ands	r3, r2
 80043d8:	d049      	beq.n	800446e <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d026      	beq.n	8004430 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80043e2:	4b33      	ldr	r3, [pc, #204]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043e4:	689a      	ldr	r2, [r3, #8]
 80043e6:	4b32      	ldr	r3, [pc, #200]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043e8:	2101      	movs	r1, #1
 80043ea:	430a      	orrs	r2, r1
 80043ec:	609a      	str	r2, [r3, #8]
 80043ee:	4b30      	ldr	r3, [pc, #192]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043f2:	4b2f      	ldr	r3, [pc, #188]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 80043f4:	2101      	movs	r1, #1
 80043f6:	430a      	orrs	r2, r1
 80043f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80043fa:	4b34      	ldr	r3, [pc, #208]	@ (80044cc <HAL_RCC_OscConfig+0x6a4>)
 80043fc:	6a1a      	ldr	r2, [r3, #32]
 80043fe:	4b33      	ldr	r3, [pc, #204]	@ (80044cc <HAL_RCC_OscConfig+0x6a4>)
 8004400:	2180      	movs	r1, #128	@ 0x80
 8004402:	0189      	lsls	r1, r1, #6
 8004404:	430a      	orrs	r2, r1
 8004406:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004408:	f7fc fe60 	bl	80010cc <HAL_GetTick>
 800440c:	0003      	movs	r3, r0
 800440e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004410:	e008      	b.n	8004424 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004412:	f7fc fe5b 	bl	80010cc <HAL_GetTick>
 8004416:	0002      	movs	r2, r0
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d901      	bls.n	8004424 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e0ca      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004424:	4b22      	ldr	r3, [pc, #136]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	2202      	movs	r2, #2
 800442a:	4013      	ands	r3, r2
 800442c:	d0f1      	beq.n	8004412 <HAL_RCC_OscConfig+0x5ea>
 800442e:	e01e      	b.n	800446e <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004430:	4b1f      	ldr	r3, [pc, #124]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	4b1e      	ldr	r3, [pc, #120]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004436:	2101      	movs	r1, #1
 8004438:	438a      	bics	r2, r1
 800443a:	609a      	str	r2, [r3, #8]
 800443c:	4b23      	ldr	r3, [pc, #140]	@ (80044cc <HAL_RCC_OscConfig+0x6a4>)
 800443e:	6a1a      	ldr	r2, [r3, #32]
 8004440:	4b22      	ldr	r3, [pc, #136]	@ (80044cc <HAL_RCC_OscConfig+0x6a4>)
 8004442:	4923      	ldr	r1, [pc, #140]	@ (80044d0 <HAL_RCC_OscConfig+0x6a8>)
 8004444:	400a      	ands	r2, r1
 8004446:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004448:	f7fc fe40 	bl	80010cc <HAL_GetTick>
 800444c:	0003      	movs	r3, r0
 800444e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004450:	e008      	b.n	8004464 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004452:	f7fc fe3b 	bl	80010cc <HAL_GetTick>
 8004456:	0002      	movs	r2, r0
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d901      	bls.n	8004464 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004460:	2303      	movs	r3, #3
 8004462:	e0aa      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004464:	4b12      	ldr	r3, [pc, #72]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	2202      	movs	r2, #2
 800446a:	4013      	ands	r3, r2
 800446c:	d1f1      	bne.n	8004452 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004472:	2b00      	cmp	r3, #0
 8004474:	d100      	bne.n	8004478 <HAL_RCC_OscConfig+0x650>
 8004476:	e09f      	b.n	80045b8 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	2b0c      	cmp	r3, #12
 800447c:	d100      	bne.n	8004480 <HAL_RCC_OscConfig+0x658>
 800447e:	e078      	b.n	8004572 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004484:	2b02      	cmp	r3, #2
 8004486:	d159      	bne.n	800453c <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004488:	4b09      	ldr	r3, [pc, #36]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	4b08      	ldr	r3, [pc, #32]	@ (80044b0 <HAL_RCC_OscConfig+0x688>)
 800448e:	4911      	ldr	r1, [pc, #68]	@ (80044d4 <HAL_RCC_OscConfig+0x6ac>)
 8004490:	400a      	ands	r2, r1
 8004492:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004494:	f7fc fe1a 	bl	80010cc <HAL_GetTick>
 8004498:	0003      	movs	r3, r0
 800449a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800449c:	e01c      	b.n	80044d8 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800449e:	f7fc fe15 	bl	80010cc <HAL_GetTick>
 80044a2:	0002      	movs	r2, r0
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d915      	bls.n	80044d8 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e084      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
 80044b0:	40021000 	.word	0x40021000
 80044b4:	ffff1fff 	.word	0xffff1fff
 80044b8:	fffffeff 	.word	0xfffffeff
 80044bc:	40007000 	.word	0x40007000
 80044c0:	fffffbff 	.word	0xfffffbff
 80044c4:	00001388 	.word	0x00001388
 80044c8:	efffffff 	.word	0xefffffff
 80044cc:	40010000 	.word	0x40010000
 80044d0:	ffffdfff 	.word	0xffffdfff
 80044d4:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80044d8:	4b3a      	ldr	r3, [pc, #232]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	2380      	movs	r3, #128	@ 0x80
 80044de:	049b      	lsls	r3, r3, #18
 80044e0:	4013      	ands	r3, r2
 80044e2:	d1dc      	bne.n	800449e <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044e4:	4b37      	ldr	r3, [pc, #220]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	4a37      	ldr	r2, [pc, #220]	@ (80045c8 <HAL_RCC_OscConfig+0x7a0>)
 80044ea:	4013      	ands	r3, r2
 80044ec:	0019      	movs	r1, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	431a      	orrs	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044fc:	431a      	orrs	r2, r3
 80044fe:	4b31      	ldr	r3, [pc, #196]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 8004500:	430a      	orrs	r2, r1
 8004502:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004504:	4b2f      	ldr	r3, [pc, #188]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	4b2e      	ldr	r3, [pc, #184]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 800450a:	2180      	movs	r1, #128	@ 0x80
 800450c:	0449      	lsls	r1, r1, #17
 800450e:	430a      	orrs	r2, r1
 8004510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004512:	f7fc fddb 	bl	80010cc <HAL_GetTick>
 8004516:	0003      	movs	r3, r0
 8004518:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800451a:	e008      	b.n	800452e <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800451c:	f7fc fdd6 	bl	80010cc <HAL_GetTick>
 8004520:	0002      	movs	r2, r0
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e045      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800452e:	4b25      	ldr	r3, [pc, #148]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	2380      	movs	r3, #128	@ 0x80
 8004534:	049b      	lsls	r3, r3, #18
 8004536:	4013      	ands	r3, r2
 8004538:	d0f0      	beq.n	800451c <HAL_RCC_OscConfig+0x6f4>
 800453a:	e03d      	b.n	80045b8 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800453c:	4b21      	ldr	r3, [pc, #132]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	4b20      	ldr	r3, [pc, #128]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 8004542:	4922      	ldr	r1, [pc, #136]	@ (80045cc <HAL_RCC_OscConfig+0x7a4>)
 8004544:	400a      	ands	r2, r1
 8004546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004548:	f7fc fdc0 	bl	80010cc <HAL_GetTick>
 800454c:	0003      	movs	r3, r0
 800454e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004550:	e008      	b.n	8004564 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004552:	f7fc fdbb 	bl	80010cc <HAL_GetTick>
 8004556:	0002      	movs	r2, r0
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d901      	bls.n	8004564 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e02a      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004564:	4b17      	ldr	r3, [pc, #92]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	2380      	movs	r3, #128	@ 0x80
 800456a:	049b      	lsls	r3, r3, #18
 800456c:	4013      	ands	r3, r2
 800456e:	d1f0      	bne.n	8004552 <HAL_RCC_OscConfig+0x72a>
 8004570:	e022      	b.n	80045b8 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004576:	2b01      	cmp	r3, #1
 8004578:	d101      	bne.n	800457e <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e01d      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800457e:	4b11      	ldr	r3, [pc, #68]	@ (80045c4 <HAL_RCC_OscConfig+0x79c>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	2380      	movs	r3, #128	@ 0x80
 8004588:	025b      	lsls	r3, r3, #9
 800458a:	401a      	ands	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004590:	429a      	cmp	r2, r3
 8004592:	d10f      	bne.n	80045b4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	23f0      	movs	r3, #240	@ 0xf0
 8004598:	039b      	lsls	r3, r3, #14
 800459a:	401a      	ands	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d107      	bne.n	80045b4 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	23c0      	movs	r3, #192	@ 0xc0
 80045a8:	041b      	lsls	r3, r3, #16
 80045aa:	401a      	ands	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d001      	beq.n	80045b8 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e000      	b.n	80045ba <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	0018      	movs	r0, r3
 80045bc:	46bd      	mov	sp, r7
 80045be:	b00a      	add	sp, #40	@ 0x28
 80045c0:	bdb0      	pop	{r4, r5, r7, pc}
 80045c2:	46c0      	nop			@ (mov r8, r8)
 80045c4:	40021000 	.word	0x40021000
 80045c8:	ff02ffff 	.word	0xff02ffff
 80045cc:	feffffff 	.word	0xfeffffff

080045d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d0:	b5b0      	push	{r4, r5, r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e128      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045e4:	4b96      	ldr	r3, [pc, #600]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2201      	movs	r2, #1
 80045ea:	4013      	ands	r3, r2
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d91e      	bls.n	8004630 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f2:	4b93      	ldr	r3, [pc, #588]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2201      	movs	r2, #1
 80045f8:	4393      	bics	r3, r2
 80045fa:	0019      	movs	r1, r3
 80045fc:	4b90      	ldr	r3, [pc, #576]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	430a      	orrs	r2, r1
 8004602:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004604:	f7fc fd62 	bl	80010cc <HAL_GetTick>
 8004608:	0003      	movs	r3, r0
 800460a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800460c:	e009      	b.n	8004622 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800460e:	f7fc fd5d 	bl	80010cc <HAL_GetTick>
 8004612:	0002      	movs	r2, r0
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	4a8a      	ldr	r2, [pc, #552]	@ (8004844 <HAL_RCC_ClockConfig+0x274>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e109      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004622:	4b87      	ldr	r3, [pc, #540]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2201      	movs	r2, #1
 8004628:	4013      	ands	r3, r2
 800462a:	683a      	ldr	r2, [r7, #0]
 800462c:	429a      	cmp	r2, r3
 800462e:	d1ee      	bne.n	800460e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2202      	movs	r2, #2
 8004636:	4013      	ands	r3, r2
 8004638:	d009      	beq.n	800464e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800463a:	4b83      	ldr	r3, [pc, #524]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	22f0      	movs	r2, #240	@ 0xf0
 8004640:	4393      	bics	r3, r2
 8004642:	0019      	movs	r1, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	4b7f      	ldr	r3, [pc, #508]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 800464a:	430a      	orrs	r2, r1
 800464c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2201      	movs	r2, #1
 8004654:	4013      	ands	r3, r2
 8004656:	d100      	bne.n	800465a <HAL_RCC_ClockConfig+0x8a>
 8004658:	e089      	b.n	800476e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d107      	bne.n	8004672 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004662:	4b79      	ldr	r3, [pc, #484]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	2380      	movs	r3, #128	@ 0x80
 8004668:	029b      	lsls	r3, r3, #10
 800466a:	4013      	ands	r3, r2
 800466c:	d120      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e0e1      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b03      	cmp	r3, #3
 8004678:	d107      	bne.n	800468a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800467a:	4b73      	ldr	r3, [pc, #460]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	2380      	movs	r3, #128	@ 0x80
 8004680:	049b      	lsls	r3, r3, #18
 8004682:	4013      	ands	r3, r2
 8004684:	d114      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e0d5      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d106      	bne.n	80046a0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004692:	4b6d      	ldr	r3, [pc, #436]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2204      	movs	r2, #4
 8004698:	4013      	ands	r3, r2
 800469a:	d109      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e0ca      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80046a0:	4b69      	ldr	r3, [pc, #420]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	2380      	movs	r3, #128	@ 0x80
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	4013      	ands	r3, r2
 80046aa:	d101      	bne.n	80046b0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0c2      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046b0:	4b65      	ldr	r3, [pc, #404]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	2203      	movs	r2, #3
 80046b6:	4393      	bics	r3, r2
 80046b8:	0019      	movs	r1, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	4b62      	ldr	r3, [pc, #392]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80046c0:	430a      	orrs	r2, r1
 80046c2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046c4:	f7fc fd02 	bl	80010cc <HAL_GetTick>
 80046c8:	0003      	movs	r3, r0
 80046ca:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d111      	bne.n	80046f8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046d4:	e009      	b.n	80046ea <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046d6:	f7fc fcf9 	bl	80010cc <HAL_GetTick>
 80046da:	0002      	movs	r2, r0
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	4a58      	ldr	r2, [pc, #352]	@ (8004844 <HAL_RCC_ClockConfig+0x274>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e0a5      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80046ea:	4b57      	ldr	r3, [pc, #348]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80046ec:	68db      	ldr	r3, [r3, #12]
 80046ee:	220c      	movs	r2, #12
 80046f0:	4013      	ands	r3, r2
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d1ef      	bne.n	80046d6 <HAL_RCC_ClockConfig+0x106>
 80046f6:	e03a      	b.n	800476e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d111      	bne.n	8004724 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004700:	e009      	b.n	8004716 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004702:	f7fc fce3 	bl	80010cc <HAL_GetTick>
 8004706:	0002      	movs	r2, r0
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	4a4d      	ldr	r2, [pc, #308]	@ (8004844 <HAL_RCC_ClockConfig+0x274>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e08f      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004716:	4b4c      	ldr	r3, [pc, #304]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	220c      	movs	r2, #12
 800471c:	4013      	ands	r3, r2
 800471e:	2b0c      	cmp	r3, #12
 8004720:	d1ef      	bne.n	8004702 <HAL_RCC_ClockConfig+0x132>
 8004722:	e024      	b.n	800476e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d11b      	bne.n	8004764 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800472c:	e009      	b.n	8004742 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472e:	f7fc fccd 	bl	80010cc <HAL_GetTick>
 8004732:	0002      	movs	r2, r0
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	4a42      	ldr	r2, [pc, #264]	@ (8004844 <HAL_RCC_ClockConfig+0x274>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e079      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004742:	4b41      	ldr	r3, [pc, #260]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	220c      	movs	r2, #12
 8004748:	4013      	ands	r3, r2
 800474a:	2b04      	cmp	r3, #4
 800474c:	d1ef      	bne.n	800472e <HAL_RCC_ClockConfig+0x15e>
 800474e:	e00e      	b.n	800476e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004750:	f7fc fcbc 	bl	80010cc <HAL_GetTick>
 8004754:	0002      	movs	r2, r0
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	4a3a      	ldr	r2, [pc, #232]	@ (8004844 <HAL_RCC_ClockConfig+0x274>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e068      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004764:	4b38      	ldr	r3, [pc, #224]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	220c      	movs	r2, #12
 800476a:	4013      	ands	r3, r2
 800476c:	d1f0      	bne.n	8004750 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800476e:	4b34      	ldr	r3, [pc, #208]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2201      	movs	r2, #1
 8004774:	4013      	ands	r3, r2
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	429a      	cmp	r2, r3
 800477a:	d21e      	bcs.n	80047ba <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477c:	4b30      	ldr	r3, [pc, #192]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2201      	movs	r2, #1
 8004782:	4393      	bics	r3, r2
 8004784:	0019      	movs	r1, r3
 8004786:	4b2e      	ldr	r3, [pc, #184]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	430a      	orrs	r2, r1
 800478c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800478e:	f7fc fc9d 	bl	80010cc <HAL_GetTick>
 8004792:	0003      	movs	r3, r0
 8004794:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004796:	e009      	b.n	80047ac <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004798:	f7fc fc98 	bl	80010cc <HAL_GetTick>
 800479c:	0002      	movs	r2, r0
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	4a28      	ldr	r2, [pc, #160]	@ (8004844 <HAL_RCC_ClockConfig+0x274>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e044      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047ac:	4b24      	ldr	r3, [pc, #144]	@ (8004840 <HAL_RCC_ClockConfig+0x270>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2201      	movs	r2, #1
 80047b2:	4013      	ands	r3, r2
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d1ee      	bne.n	8004798 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2204      	movs	r2, #4
 80047c0:	4013      	ands	r3, r2
 80047c2:	d009      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047c4:	4b20      	ldr	r3, [pc, #128]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	4a20      	ldr	r2, [pc, #128]	@ (800484c <HAL_RCC_ClockConfig+0x27c>)
 80047ca:	4013      	ands	r3, r2
 80047cc:	0019      	movs	r1, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68da      	ldr	r2, [r3, #12]
 80047d2:	4b1d      	ldr	r3, [pc, #116]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80047d4:	430a      	orrs	r2, r1
 80047d6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2208      	movs	r2, #8
 80047de:	4013      	ands	r3, r2
 80047e0:	d00a      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80047e2:	4b19      	ldr	r3, [pc, #100]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	4a1a      	ldr	r2, [pc, #104]	@ (8004850 <HAL_RCC_ClockConfig+0x280>)
 80047e8:	4013      	ands	r3, r2
 80047ea:	0019      	movs	r1, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	00da      	lsls	r2, r3, #3
 80047f2:	4b15      	ldr	r3, [pc, #84]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 80047f4:	430a      	orrs	r2, r1
 80047f6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80047f8:	f000 f832 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 80047fc:	0001      	movs	r1, r0
 80047fe:	4b12      	ldr	r3, [pc, #72]	@ (8004848 <HAL_RCC_ClockConfig+0x278>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	091b      	lsrs	r3, r3, #4
 8004804:	220f      	movs	r2, #15
 8004806:	4013      	ands	r3, r2
 8004808:	4a12      	ldr	r2, [pc, #72]	@ (8004854 <HAL_RCC_ClockConfig+0x284>)
 800480a:	5cd3      	ldrb	r3, [r2, r3]
 800480c:	000a      	movs	r2, r1
 800480e:	40da      	lsrs	r2, r3
 8004810:	4b11      	ldr	r3, [pc, #68]	@ (8004858 <HAL_RCC_ClockConfig+0x288>)
 8004812:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004814:	4b11      	ldr	r3, [pc, #68]	@ (800485c <HAL_RCC_ClockConfig+0x28c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	250b      	movs	r5, #11
 800481a:	197c      	adds	r4, r7, r5
 800481c:	0018      	movs	r0, r3
 800481e:	f7fc fc0f 	bl	8001040 <HAL_InitTick>
 8004822:	0003      	movs	r3, r0
 8004824:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8004826:	197b      	adds	r3, r7, r5
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d002      	beq.n	8004834 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800482e:	197b      	adds	r3, r7, r5
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	e000      	b.n	8004836 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	0018      	movs	r0, r3
 8004838:	46bd      	mov	sp, r7
 800483a:	b004      	add	sp, #16
 800483c:	bdb0      	pop	{r4, r5, r7, pc}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	40022000 	.word	0x40022000
 8004844:	00001388 	.word	0x00001388
 8004848:	40021000 	.word	0x40021000
 800484c:	fffff8ff 	.word	0xfffff8ff
 8004850:	ffffc7ff 	.word	0xffffc7ff
 8004854:	0800793c 	.word	0x0800793c
 8004858:	20000000 	.word	0x20000000
 800485c:	20000004 	.word	0x20000004

08004860 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004866:	4b3c      	ldr	r3, [pc, #240]	@ (8004958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	220c      	movs	r2, #12
 8004870:	4013      	ands	r3, r2
 8004872:	2b0c      	cmp	r3, #12
 8004874:	d013      	beq.n	800489e <HAL_RCC_GetSysClockFreq+0x3e>
 8004876:	d85c      	bhi.n	8004932 <HAL_RCC_GetSysClockFreq+0xd2>
 8004878:	2b04      	cmp	r3, #4
 800487a:	d002      	beq.n	8004882 <HAL_RCC_GetSysClockFreq+0x22>
 800487c:	2b08      	cmp	r3, #8
 800487e:	d00b      	beq.n	8004898 <HAL_RCC_GetSysClockFreq+0x38>
 8004880:	e057      	b.n	8004932 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004882:	4b35      	ldr	r3, [pc, #212]	@ (8004958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2210      	movs	r2, #16
 8004888:	4013      	ands	r3, r2
 800488a:	d002      	beq.n	8004892 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800488c:	4b33      	ldr	r3, [pc, #204]	@ (800495c <HAL_RCC_GetSysClockFreq+0xfc>)
 800488e:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8004890:	e05d      	b.n	800494e <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8004892:	4b33      	ldr	r3, [pc, #204]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x100>)
 8004894:	613b      	str	r3, [r7, #16]
      break;
 8004896:	e05a      	b.n	800494e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004898:	4b32      	ldr	r3, [pc, #200]	@ (8004964 <HAL_RCC_GetSysClockFreq+0x104>)
 800489a:	613b      	str	r3, [r7, #16]
      break;
 800489c:	e057      	b.n	800494e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	0c9b      	lsrs	r3, r3, #18
 80048a2:	220f      	movs	r2, #15
 80048a4:	4013      	ands	r3, r2
 80048a6:	4a30      	ldr	r2, [pc, #192]	@ (8004968 <HAL_RCC_GetSysClockFreq+0x108>)
 80048a8:	5cd3      	ldrb	r3, [r2, r3]
 80048aa:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	0d9b      	lsrs	r3, r3, #22
 80048b0:	2203      	movs	r2, #3
 80048b2:	4013      	ands	r3, r2
 80048b4:	3301      	adds	r3, #1
 80048b6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048b8:	4b27      	ldr	r3, [pc, #156]	@ (8004958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	2380      	movs	r3, #128	@ 0x80
 80048be:	025b      	lsls	r3, r3, #9
 80048c0:	4013      	ands	r3, r2
 80048c2:	d00f      	beq.n	80048e4 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80048c4:	68b9      	ldr	r1, [r7, #8]
 80048c6:	000a      	movs	r2, r1
 80048c8:	0152      	lsls	r2, r2, #5
 80048ca:	1a52      	subs	r2, r2, r1
 80048cc:	0193      	lsls	r3, r2, #6
 80048ce:	1a9b      	subs	r3, r3, r2
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	185b      	adds	r3, r3, r1
 80048d4:	025b      	lsls	r3, r3, #9
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	0018      	movs	r0, r3
 80048da:	f7fb fc1f 	bl	800011c <__udivsi3>
 80048de:	0003      	movs	r3, r0
 80048e0:	617b      	str	r3, [r7, #20]
 80048e2:	e023      	b.n	800492c <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80048e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004958 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2210      	movs	r2, #16
 80048ea:	4013      	ands	r3, r2
 80048ec:	d00f      	beq.n	800490e <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80048ee:	68b9      	ldr	r1, [r7, #8]
 80048f0:	000a      	movs	r2, r1
 80048f2:	0152      	lsls	r2, r2, #5
 80048f4:	1a52      	subs	r2, r2, r1
 80048f6:	0193      	lsls	r3, r2, #6
 80048f8:	1a9b      	subs	r3, r3, r2
 80048fa:	00db      	lsls	r3, r3, #3
 80048fc:	185b      	adds	r3, r3, r1
 80048fe:	021b      	lsls	r3, r3, #8
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	0018      	movs	r0, r3
 8004904:	f7fb fc0a 	bl	800011c <__udivsi3>
 8004908:	0003      	movs	r3, r0
 800490a:	617b      	str	r3, [r7, #20]
 800490c:	e00e      	b.n	800492c <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800490e:	68b9      	ldr	r1, [r7, #8]
 8004910:	000a      	movs	r2, r1
 8004912:	0152      	lsls	r2, r2, #5
 8004914:	1a52      	subs	r2, r2, r1
 8004916:	0193      	lsls	r3, r2, #6
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	185b      	adds	r3, r3, r1
 800491e:	029b      	lsls	r3, r3, #10
 8004920:	6879      	ldr	r1, [r7, #4]
 8004922:	0018      	movs	r0, r3
 8004924:	f7fb fbfa 	bl	800011c <__udivsi3>
 8004928:	0003      	movs	r3, r0
 800492a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	613b      	str	r3, [r7, #16]
      break;
 8004930:	e00d      	b.n	800494e <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004932:	4b09      	ldr	r3, [pc, #36]	@ (8004958 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	0b5b      	lsrs	r3, r3, #13
 8004938:	2207      	movs	r2, #7
 800493a:	4013      	ands	r3, r2
 800493c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	3301      	adds	r3, #1
 8004942:	2280      	movs	r2, #128	@ 0x80
 8004944:	0212      	lsls	r2, r2, #8
 8004946:	409a      	lsls	r2, r3
 8004948:	0013      	movs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]
      break;
 800494c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800494e:	693b      	ldr	r3, [r7, #16]
}
 8004950:	0018      	movs	r0, r3
 8004952:	46bd      	mov	sp, r7
 8004954:	b006      	add	sp, #24
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40021000 	.word	0x40021000
 800495c:	003d0900 	.word	0x003d0900
 8004960:	00f42400 	.word	0x00f42400
 8004964:	007a1200 	.word	0x007a1200
 8004968:	08007954 	.word	0x08007954

0800496c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004970:	4b02      	ldr	r3, [pc, #8]	@ (800497c <HAL_RCC_GetHCLKFreq+0x10>)
 8004972:	681b      	ldr	r3, [r3, #0]
}
 8004974:	0018      	movs	r0, r3
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	46c0      	nop			@ (mov r8, r8)
 800497c:	20000000 	.word	0x20000000

08004980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004984:	f7ff fff2 	bl	800496c <HAL_RCC_GetHCLKFreq>
 8004988:	0001      	movs	r1, r0
 800498a:	4b06      	ldr	r3, [pc, #24]	@ (80049a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	0a1b      	lsrs	r3, r3, #8
 8004990:	2207      	movs	r2, #7
 8004992:	4013      	ands	r3, r2
 8004994:	4a04      	ldr	r2, [pc, #16]	@ (80049a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004996:	5cd3      	ldrb	r3, [r2, r3]
 8004998:	40d9      	lsrs	r1, r3
 800499a:	000b      	movs	r3, r1
}
 800499c:	0018      	movs	r0, r3
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	46c0      	nop			@ (mov r8, r8)
 80049a4:	40021000 	.word	0x40021000
 80049a8:	0800794c 	.word	0x0800794c

080049ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049b0:	f7ff ffdc 	bl	800496c <HAL_RCC_GetHCLKFreq>
 80049b4:	0001      	movs	r1, r0
 80049b6:	4b06      	ldr	r3, [pc, #24]	@ (80049d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	0adb      	lsrs	r3, r3, #11
 80049bc:	2207      	movs	r2, #7
 80049be:	4013      	ands	r3, r2
 80049c0:	4a04      	ldr	r2, [pc, #16]	@ (80049d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80049c2:	5cd3      	ldrb	r3, [r2, r3]
 80049c4:	40d9      	lsrs	r1, r3
 80049c6:	000b      	movs	r3, r1
}
 80049c8:	0018      	movs	r0, r3
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	46c0      	nop			@ (mov r8, r8)
 80049d0:	40021000 	.word	0x40021000
 80049d4:	0800794c 	.word	0x0800794c

080049d8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80049e0:	2017      	movs	r0, #23
 80049e2:	183b      	adds	r3, r7, r0
 80049e4:	2200      	movs	r2, #0
 80049e6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2220      	movs	r2, #32
 80049ee:	4013      	ands	r3, r2
 80049f0:	d100      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80049f2:	e0c7      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049f4:	4b9b      	ldr	r3, [pc, #620]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80049f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049f8:	2380      	movs	r3, #128	@ 0x80
 80049fa:	055b      	lsls	r3, r3, #21
 80049fc:	4013      	ands	r3, r2
 80049fe:	d109      	bne.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a00:	4b98      	ldr	r3, [pc, #608]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a04:	4b97      	ldr	r3, [pc, #604]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a06:	2180      	movs	r1, #128	@ 0x80
 8004a08:	0549      	lsls	r1, r1, #21
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004a0e:	183b      	adds	r3, r7, r0
 8004a10:	2201      	movs	r2, #1
 8004a12:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a14:	4b94      	ldr	r3, [pc, #592]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	2380      	movs	r3, #128	@ 0x80
 8004a1a:	005b      	lsls	r3, r3, #1
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	d11a      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a20:	4b91      	ldr	r3, [pc, #580]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	4b90      	ldr	r3, [pc, #576]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004a26:	2180      	movs	r1, #128	@ 0x80
 8004a28:	0049      	lsls	r1, r1, #1
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a2e:	f7fc fb4d 	bl	80010cc <HAL_GetTick>
 8004a32:	0003      	movs	r3, r0
 8004a34:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a36:	e008      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a38:	f7fc fb48 	bl	80010cc <HAL_GetTick>
 8004a3c:	0002      	movs	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b64      	cmp	r3, #100	@ 0x64
 8004a44:	d901      	bls.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e107      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4a:	4b87      	ldr	r3, [pc, #540]	@ (8004c68 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	2380      	movs	r3, #128	@ 0x80
 8004a50:	005b      	lsls	r3, r3, #1
 8004a52:	4013      	ands	r3, r2
 8004a54:	d0f0      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004a56:	4b83      	ldr	r3, [pc, #524]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	23c0      	movs	r3, #192	@ 0xc0
 8004a5c:	039b      	lsls	r3, r3, #14
 8004a5e:	4013      	ands	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685a      	ldr	r2, [r3, #4]
 8004a66:	23c0      	movs	r3, #192	@ 0xc0
 8004a68:	039b      	lsls	r3, r3, #14
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d013      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	23c0      	movs	r3, #192	@ 0xc0
 8004a78:	029b      	lsls	r3, r3, #10
 8004a7a:	401a      	ands	r2, r3
 8004a7c:	23c0      	movs	r3, #192	@ 0xc0
 8004a7e:	029b      	lsls	r3, r3, #10
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d10a      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004a84:	4b77      	ldr	r3, [pc, #476]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	2380      	movs	r3, #128	@ 0x80
 8004a8a:	029b      	lsls	r3, r3, #10
 8004a8c:	401a      	ands	r2, r3
 8004a8e:	2380      	movs	r3, #128	@ 0x80
 8004a90:	029b      	lsls	r3, r3, #10
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d101      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e0df      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004a9a:	4b72      	ldr	r3, [pc, #456]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004a9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004a9e:	23c0      	movs	r3, #192	@ 0xc0
 8004aa0:	029b      	lsls	r3, r3, #10
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d03b      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	23c0      	movs	r3, #192	@ 0xc0
 8004ab2:	029b      	lsls	r3, r3, #10
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d033      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	d02e      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004ac6:	4b67      	ldr	r3, [pc, #412]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aca:	4a68      	ldr	r2, [pc, #416]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ad0:	4b64      	ldr	r3, [pc, #400]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ad2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ad4:	4b63      	ldr	r3, [pc, #396]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ad6:	2180      	movs	r1, #128	@ 0x80
 8004ad8:	0309      	lsls	r1, r1, #12
 8004ada:	430a      	orrs	r2, r1
 8004adc:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ade:	4b61      	ldr	r3, [pc, #388]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ae0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ae2:	4b60      	ldr	r3, [pc, #384]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004ae4:	4962      	ldr	r1, [pc, #392]	@ (8004c70 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8004ae6:	400a      	ands	r2, r1
 8004ae8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004aea:	4b5e      	ldr	r3, [pc, #376]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	2380      	movs	r3, #128	@ 0x80
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	4013      	ands	r3, r2
 8004af8:	d014      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afa:	f7fc fae7 	bl	80010cc <HAL_GetTick>
 8004afe:	0003      	movs	r3, r0
 8004b00:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b02:	e009      	b.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b04:	f7fc fae2 	bl	80010cc <HAL_GetTick>
 8004b08:	0002      	movs	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	4a59      	ldr	r2, [pc, #356]	@ (8004c74 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e0a0      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004b18:	4b52      	ldr	r3, [pc, #328]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b1a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004b1c:	2380      	movs	r3, #128	@ 0x80
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	4013      	ands	r3, r2
 8004b22:	d0ef      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	4013      	ands	r3, r2
 8004b2c:	d01f      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	23c0      	movs	r3, #192	@ 0xc0
 8004b34:	029b      	lsls	r3, r3, #10
 8004b36:	401a      	ands	r2, r3
 8004b38:	23c0      	movs	r3, #192	@ 0xc0
 8004b3a:	029b      	lsls	r3, r3, #10
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d10c      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004b40:	4b48      	ldr	r3, [pc, #288]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a4c      	ldr	r2, [pc, #304]	@ (8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004b46:	4013      	ands	r3, r2
 8004b48:	0019      	movs	r1, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685a      	ldr	r2, [r3, #4]
 8004b4e:	23c0      	movs	r3, #192	@ 0xc0
 8004b50:	039b      	lsls	r3, r3, #14
 8004b52:	401a      	ands	r2, r3
 8004b54:	4b43      	ldr	r3, [pc, #268]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b56:	430a      	orrs	r2, r1
 8004b58:	601a      	str	r2, [r3, #0]
 8004b5a:	4b42      	ldr	r3, [pc, #264]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b5c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	23c0      	movs	r3, #192	@ 0xc0
 8004b64:	029b      	lsls	r3, r3, #10
 8004b66:	401a      	ands	r2, r3
 8004b68:	4b3e      	ldr	r3, [pc, #248]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b6a:	430a      	orrs	r2, r1
 8004b6c:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004b6e:	2317      	movs	r3, #23
 8004b70:	18fb      	adds	r3, r7, r3
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d105      	bne.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b78:	4b3a      	ldr	r3, [pc, #232]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b7c:	4b39      	ldr	r3, [pc, #228]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b7e:	493f      	ldr	r1, [pc, #252]	@ (8004c7c <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8004b80:	400a      	ands	r2, r1
 8004b82:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	d009      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b8e:	4b35      	ldr	r3, [pc, #212]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b92:	2203      	movs	r2, #3
 8004b94:	4393      	bics	r3, r2
 8004b96:	0019      	movs	r1, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	689a      	ldr	r2, [r3, #8]
 8004b9c:	4b31      	ldr	r3, [pc, #196]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	4013      	ands	r3, r2
 8004baa:	d009      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bac:	4b2d      	ldr	r3, [pc, #180]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bb0:	220c      	movs	r2, #12
 8004bb2:	4393      	bics	r3, r2
 8004bb4:	0019      	movs	r1, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68da      	ldr	r2, [r3, #12]
 8004bba:	4b2a      	ldr	r3, [pc, #168]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2204      	movs	r2, #4
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	d009      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bca:	4b26      	ldr	r3, [pc, #152]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bce:	4a2c      	ldr	r2, [pc, #176]	@ (8004c80 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	0019      	movs	r1, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691a      	ldr	r2, [r3, #16]
 8004bd8:	4b22      	ldr	r3, [pc, #136]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2208      	movs	r2, #8
 8004be4:	4013      	ands	r3, r2
 8004be6:	d009      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004be8:	4b1e      	ldr	r3, [pc, #120]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bec:	4a25      	ldr	r2, [pc, #148]	@ (8004c84 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004bee:	4013      	ands	r3, r2
 8004bf0:	0019      	movs	r1, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	695a      	ldr	r2, [r3, #20]
 8004bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	2380      	movs	r3, #128	@ 0x80
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	4013      	ands	r3, r2
 8004c06:	d009      	beq.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c08:	4b16      	ldr	r3, [pc, #88]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c0c:	4a17      	ldr	r2, [pc, #92]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8004c0e:	4013      	ands	r3, r2
 8004c10:	0019      	movs	r1, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699a      	ldr	r2, [r3, #24]
 8004c16:	4b13      	ldr	r3, [pc, #76]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2240      	movs	r2, #64	@ 0x40
 8004c22:	4013      	ands	r3, r2
 8004c24:	d009      	beq.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c26:	4b0f      	ldr	r3, [pc, #60]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c2a:	4a17      	ldr	r2, [pc, #92]	@ (8004c88 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	0019      	movs	r1, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a1a      	ldr	r2, [r3, #32]
 8004c34:	4b0b      	ldr	r3, [pc, #44]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c36:	430a      	orrs	r2, r1
 8004c38:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2280      	movs	r2, #128	@ 0x80
 8004c40:	4013      	ands	r3, r2
 8004c42:	d009      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004c44:	4b07      	ldr	r3, [pc, #28]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c48:	4a10      	ldr	r2, [pc, #64]	@ (8004c8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	0019      	movs	r1, r3
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69da      	ldr	r2, [r3, #28]
 8004c52:	4b04      	ldr	r3, [pc, #16]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8004c54:	430a      	orrs	r2, r1
 8004c56:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	b006      	add	sp, #24
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	46c0      	nop			@ (mov r8, r8)
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	fffcffff 	.word	0xfffcffff
 8004c70:	fff7ffff 	.word	0xfff7ffff
 8004c74:	00001388 	.word	0x00001388
 8004c78:	ffcfffff 	.word	0xffcfffff
 8004c7c:	efffffff 	.word	0xefffffff
 8004c80:	fffff3ff 	.word	0xfffff3ff
 8004c84:	ffffcfff 	.word	0xffffcfff
 8004c88:	fbffffff 	.word	0xfbffffff
 8004c8c:	fff3ffff 	.word	0xfff3ffff

08004c90 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c90:	b5b0      	push	{r4, r5, r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c98:	230f      	movs	r3, #15
 8004c9a:	18fb      	adds	r3, r7, r3
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d101      	bne.n	8004caa <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e088      	b.n	8004dbc <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2221      	movs	r2, #33	@ 0x21
 8004cae:	5c9b      	ldrb	r3, [r3, r2]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d107      	bne.n	8004cc6 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	2100      	movs	r1, #0
 8004cbc:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f7fb ffc5 	bl	8000c50 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2221      	movs	r2, #33	@ 0x21
 8004cca:	2102      	movs	r1, #2
 8004ccc:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	2210      	movs	r2, #16
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	2b10      	cmp	r3, #16
 8004cda:	d05f      	beq.n	8004d9c <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	22ca      	movs	r2, #202	@ 0xca
 8004ce2:	625a      	str	r2, [r3, #36]	@ 0x24
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2253      	movs	r2, #83	@ 0x53
 8004cea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004cec:	250f      	movs	r5, #15
 8004cee:	197c      	adds	r4, r7, r5
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	f000 fb86 	bl	8005404 <RTC_EnterInitMode>
 8004cf8:	0003      	movs	r3, r0
 8004cfa:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8004cfc:	0028      	movs	r0, r5
 8004cfe:	183b      	adds	r3, r7, r0
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d12c      	bne.n	8004d60 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	492c      	ldr	r1, [pc, #176]	@ (8004dc4 <HAL_RTC_Init+0x134>)
 8004d12:	400a      	ands	r2, r1
 8004d14:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6899      	ldr	r1, [r3, #8]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	68d2      	ldr	r2, [r2, #12]
 8004d3c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6919      	ldr	r1, [r3, #16]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	041a      	lsls	r2, r3, #16
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	430a      	orrs	r2, r1
 8004d50:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004d52:	183c      	adds	r4, r7, r0
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	0018      	movs	r0, r3
 8004d58:	f000 fb98 	bl	800548c <RTC_ExitInitMode>
 8004d5c:	0003      	movs	r3, r0
 8004d5e:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8004d60:	230f      	movs	r3, #15
 8004d62:	18fb      	adds	r3, r7, r3
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d113      	bne.n	8004d92 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2103      	movs	r1, #3
 8004d76:	438a      	bics	r2, r1
 8004d78:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	69da      	ldr	r2, [r3, #28]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	695b      	ldr	r3, [r3, #20]
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	430a      	orrs	r2, r1
 8004d90:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	22ff      	movs	r2, #255	@ 0xff
 8004d98:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d9a:	e003      	b.n	8004da4 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004d9c:	230f      	movs	r3, #15
 8004d9e:	18fb      	adds	r3, r7, r3
 8004da0:	2200      	movs	r2, #0
 8004da2:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004da4:	230f      	movs	r3, #15
 8004da6:	18fb      	adds	r3, r7, r3
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d103      	bne.n	8004db6 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2221      	movs	r2, #33	@ 0x21
 8004db2:	2101      	movs	r1, #1
 8004db4:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004db6:	230f      	movs	r3, #15
 8004db8:	18fb      	adds	r3, r7, r3
 8004dba:	781b      	ldrb	r3, [r3, #0]
}
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	b004      	add	sp, #16
 8004dc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004dc4:	ff8fffbf 	.word	0xff8fffbf

08004dc8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004dc8:	b5b0      	push	{r4, r5, r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	5c9b      	ldrb	r3, [r3, r2]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <HAL_RTC_SetTime+0x1e>
 8004de2:	2302      	movs	r3, #2
 8004de4:	e092      	b.n	8004f0c <HAL_RTC_SetTime+0x144>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2220      	movs	r2, #32
 8004dea:	2101      	movs	r1, #1
 8004dec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2221      	movs	r2, #33	@ 0x21
 8004df2:	2102      	movs	r1, #2
 8004df4:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d125      	bne.n	8004e48 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	2240      	movs	r2, #64	@ 0x40
 8004e04:	4013      	ands	r3, r2
 8004e06:	d102      	bne.n	8004e0e <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	781b      	ldrb	r3, [r3, #0]
 8004e12:	0018      	movs	r0, r3
 8004e14:	f000 fb64 	bl	80054e0 <RTC_ByteToBcd2>
 8004e18:	0003      	movs	r3, r0
 8004e1a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	785b      	ldrb	r3, [r3, #1]
 8004e20:	0018      	movs	r0, r3
 8004e22:	f000 fb5d 	bl	80054e0 <RTC_ByteToBcd2>
 8004e26:	0003      	movs	r3, r0
 8004e28:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004e2a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	789b      	ldrb	r3, [r3, #2]
 8004e30:	0018      	movs	r0, r3
 8004e32:	f000 fb55 	bl	80054e0 <RTC_ByteToBcd2>
 8004e36:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004e38:	0022      	movs	r2, r4
 8004e3a:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	78db      	ldrb	r3, [r3, #3]
 8004e40:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004e42:	4313      	orrs	r3, r2
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	e017      	b.n	8004e78 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	2240      	movs	r2, #64	@ 0x40
 8004e50:	4013      	ands	r3, r2
 8004e52:	d102      	bne.n	8004e5a <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	2200      	movs	r2, #0
 8004e58:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	785b      	ldrb	r3, [r3, #1]
 8004e64:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004e66:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004e68:	68ba      	ldr	r2, [r7, #8]
 8004e6a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004e6c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	78db      	ldrb	r3, [r3, #3]
 8004e72:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004e74:	4313      	orrs	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	22ca      	movs	r2, #202	@ 0xca
 8004e7e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	2253      	movs	r2, #83	@ 0x53
 8004e86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e88:	2513      	movs	r5, #19
 8004e8a:	197c      	adds	r4, r7, r5
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	0018      	movs	r0, r3
 8004e90:	f000 fab8 	bl	8005404 <RTC_EnterInitMode>
 8004e94:	0003      	movs	r3, r0
 8004e96:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004e98:	0028      	movs	r0, r5
 8004e9a:	183b      	adds	r3, r7, r0
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d120      	bne.n	8004ee4 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	491a      	ldr	r1, [pc, #104]	@ (8004f14 <HAL_RTC_SetTime+0x14c>)
 8004eaa:	400a      	ands	r2, r1
 8004eac:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4917      	ldr	r1, [pc, #92]	@ (8004f18 <HAL_RTC_SetTime+0x150>)
 8004eba:	400a      	ands	r2, r1
 8004ebc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6899      	ldr	r1, [r3, #8]
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	68da      	ldr	r2, [r3, #12]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	431a      	orrs	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004ed6:	183c      	adds	r4, r7, r0
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	0018      	movs	r0, r3
 8004edc:	f000 fad6 	bl	800548c <RTC_ExitInitMode>
 8004ee0:	0003      	movs	r3, r0
 8004ee2:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004ee4:	2313      	movs	r3, #19
 8004ee6:	18fb      	adds	r3, r7, r3
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d103      	bne.n	8004ef6 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2221      	movs	r2, #33	@ 0x21
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	22ff      	movs	r2, #255	@ 0xff
 8004efc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2220      	movs	r2, #32
 8004f02:	2100      	movs	r1, #0
 8004f04:	5499      	strb	r1, [r3, r2]

  return status;
 8004f06:	2313      	movs	r3, #19
 8004f08:	18fb      	adds	r3, r7, r3
 8004f0a:	781b      	ldrb	r3, [r3, #0]
}
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	b006      	add	sp, #24
 8004f12:	bdb0      	pop	{r4, r5, r7, pc}
 8004f14:	007f7f7f 	.word	0x007f7f7f
 8004f18:	fffbffff 	.word	0xfffbffff

08004f1c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f1c:	b5b0      	push	{r4, r5, r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2220      	movs	r2, #32
 8004f30:	5c9b      	ldrb	r3, [r3, r2]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d101      	bne.n	8004f3a <HAL_RTC_SetDate+0x1e>
 8004f36:	2302      	movs	r3, #2
 8004f38:	e07e      	b.n	8005038 <HAL_RTC_SetDate+0x11c>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	2101      	movs	r1, #1
 8004f40:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2221      	movs	r2, #33	@ 0x21
 8004f46:	2102      	movs	r1, #2
 8004f48:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10e      	bne.n	8004f6e <HAL_RTC_SetDate+0x52>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	785b      	ldrb	r3, [r3, #1]
 8004f54:	001a      	movs	r2, r3
 8004f56:	2310      	movs	r3, #16
 8004f58:	4013      	ands	r3, r2
 8004f5a:	d008      	beq.n	8004f6e <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	785b      	ldrb	r3, [r3, #1]
 8004f60:	2210      	movs	r2, #16
 8004f62:	4393      	bics	r3, r2
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	330a      	adds	r3, #10
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d11c      	bne.n	8004fae <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	78db      	ldrb	r3, [r3, #3]
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f000 fab1 	bl	80054e0 <RTC_ByteToBcd2>
 8004f7e:	0003      	movs	r3, r0
 8004f80:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	785b      	ldrb	r3, [r3, #1]
 8004f86:	0018      	movs	r0, r3
 8004f88:	f000 faaa 	bl	80054e0 <RTC_ByteToBcd2>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f90:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	789b      	ldrb	r3, [r3, #2]
 8004f96:	0018      	movs	r0, r3
 8004f98:	f000 faa2 	bl	80054e0 <RTC_ByteToBcd2>
 8004f9c:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f9e:	0022      	movs	r2, r4
 8004fa0:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	617b      	str	r3, [r7, #20]
 8004fac:	e00e      	b.n	8004fcc <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	78db      	ldrb	r3, [r3, #3]
 8004fb2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	785b      	ldrb	r3, [r3, #1]
 8004fb8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fba:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004fc0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	22ca      	movs	r2, #202	@ 0xca
 8004fd2:	625a      	str	r2, [r3, #36]	@ 0x24
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2253      	movs	r2, #83	@ 0x53
 8004fda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004fdc:	2513      	movs	r5, #19
 8004fde:	197c      	adds	r4, r7, r5
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f000 fa0e 	bl	8005404 <RTC_EnterInitMode>
 8004fe8:	0003      	movs	r3, r0
 8004fea:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004fec:	0028      	movs	r0, r5
 8004fee:	183b      	adds	r3, r7, r0
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10c      	bne.n	8005010 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	4910      	ldr	r1, [pc, #64]	@ (8005040 <HAL_RTC_SetDate+0x124>)
 8004ffe:	400a      	ands	r2, r1
 8005000:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005002:	183c      	adds	r4, r7, r0
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	0018      	movs	r0, r3
 8005008:	f000 fa40 	bl	800548c <RTC_ExitInitMode>
 800500c:	0003      	movs	r3, r0
 800500e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8005010:	2313      	movs	r3, #19
 8005012:	18fb      	adds	r3, r7, r3
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d103      	bne.n	8005022 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2221      	movs	r2, #33	@ 0x21
 800501e:	2101      	movs	r1, #1
 8005020:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	22ff      	movs	r2, #255	@ 0xff
 8005028:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2220      	movs	r2, #32
 800502e:	2100      	movs	r1, #0
 8005030:	5499      	strb	r1, [r3, r2]

  return status;
 8005032:	2313      	movs	r3, #19
 8005034:	18fb      	adds	r3, r7, r3
 8005036:	781b      	ldrb	r3, [r3, #0]
}
 8005038:	0018      	movs	r0, r3
 800503a:	46bd      	mov	sp, r7
 800503c:	b006      	add	sp, #24
 800503e:	bdb0      	pop	{r4, r5, r7, pc}
 8005040:	00ffff3f 	.word	0x00ffff3f

08005044 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005044:	b590      	push	{r4, r7, lr}
 8005046:	b089      	sub	sp, #36	@ 0x24
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8005050:	4ba7      	ldr	r3, [pc, #668]	@ (80052f0 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	22fa      	movs	r2, #250	@ 0xfa
 8005056:	01d1      	lsls	r1, r2, #7
 8005058:	0018      	movs	r0, r3
 800505a:	f7fb f85f 	bl	800011c <__udivsi3>
 800505e:	0003      	movs	r3, r0
 8005060:	001a      	movs	r2, r3
 8005062:	0013      	movs	r3, r2
 8005064:	015b      	lsls	r3, r3, #5
 8005066:	1a9b      	subs	r3, r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	189b      	adds	r3, r3, r2
 800506c:	00db      	lsls	r3, r3, #3
 800506e:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8005070:	2300      	movs	r3, #0
 8005072:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2220      	movs	r2, #32
 800507c:	5c9b      	ldrb	r3, [r3, r2]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <HAL_RTC_SetAlarm_IT+0x42>
 8005082:	2302      	movs	r3, #2
 8005084:	e130      	b.n	80052e8 <HAL_RTC_SetAlarm_IT+0x2a4>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2220      	movs	r2, #32
 800508a:	2101      	movs	r1, #1
 800508c:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2221      	movs	r2, #33	@ 0x21
 8005092:	2102      	movs	r1, #2
 8005094:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d136      	bne.n	800510a <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	2240      	movs	r2, #64	@ 0x40
 80050a4:	4013      	ands	r3, r2
 80050a6:	d102      	bne.n	80050ae <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	2200      	movs	r2, #0
 80050ac:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	0018      	movs	r0, r3
 80050b4:	f000 fa14 	bl	80054e0 <RTC_ByteToBcd2>
 80050b8:	0003      	movs	r3, r0
 80050ba:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	785b      	ldrb	r3, [r3, #1]
 80050c0:	0018      	movs	r0, r3
 80050c2:	f000 fa0d 	bl	80054e0 <RTC_ByteToBcd2>
 80050c6:	0003      	movs	r3, r0
 80050c8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80050ca:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	789b      	ldrb	r3, [r3, #2]
 80050d0:	0018      	movs	r0, r3
 80050d2:	f000 fa05 	bl	80054e0 <RTC_ByteToBcd2>
 80050d6:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80050d8:	0022      	movs	r2, r4
 80050da:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	78db      	ldrb	r3, [r3, #3]
 80050e0:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80050e2:	431a      	orrs	r2, r3
 80050e4:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	2220      	movs	r2, #32
 80050ea:	5c9b      	ldrb	r3, [r3, r2]
 80050ec:	0018      	movs	r0, r3
 80050ee:	f000 f9f7 	bl	80054e0 <RTC_ByteToBcd2>
 80050f2:	0003      	movs	r3, r0
 80050f4:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80050f6:	0022      	movs	r2, r4
 80050f8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80050fe:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005104:	4313      	orrs	r3, r2
 8005106:	61fb      	str	r3, [r7, #28]
 8005108:	e022      	b.n	8005150 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	2240      	movs	r2, #64	@ 0x40
 8005112:	4013      	ands	r3, r2
 8005114:	d102      	bne.n	800511c <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	2200      	movs	r2, #0
 800511a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	785b      	ldrb	r3, [r3, #1]
 8005126:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8005128:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800512e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	78db      	ldrb	r3, [r3, #3]
 8005134:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8005136:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	2120      	movs	r1, #32
 800513c:	5c5b      	ldrb	r3, [r3, r1]
 800513e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8005140:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005146:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800514c:	4313      	orrs	r3, r2
 800514e:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005158:	4313      	orrs	r3, r2
 800515a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	22ca      	movs	r2, #202	@ 0xca
 8005162:	625a      	str	r2, [r3, #36]	@ 0x24
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2253      	movs	r2, #83	@ 0x53
 800516a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005170:	2380      	movs	r3, #128	@ 0x80
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	429a      	cmp	r2, r3
 8005176:	d146      	bne.n	8005206 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	495c      	ldr	r1, [pc, #368]	@ (80052f4 <HAL_RTC_SetAlarm_IT+0x2b0>)
 8005184:	400a      	ands	r2, r1
 8005186:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	22ff      	movs	r2, #255	@ 0xff
 8005190:	401a      	ands	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4958      	ldr	r1, [pc, #352]	@ (80052f8 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8005198:	430a      	orrs	r2, r1
 800519a:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	3b01      	subs	r3, #1
 80051a0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d10d      	bne.n	80051c4 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	22ff      	movs	r2, #255	@ 0xff
 80051ae:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2221      	movs	r2, #33	@ 0x21
 80051b4:	2103      	movs	r1, #3
 80051b6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2220      	movs	r2, #32
 80051bc:	2100      	movs	r1, #0
 80051be:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e091      	b.n	80052e8 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	2201      	movs	r2, #1
 80051cc:	4013      	ands	r3, r2
 80051ce:	d0e5      	beq.n	800519c <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	69fa      	ldr	r2, [r7, #28]
 80051d6:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689a      	ldr	r2, [r3, #8]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2180      	movs	r1, #128	@ 0x80
 80051ec:	0049      	lsls	r1, r1, #1
 80051ee:	430a      	orrs	r2, r1
 80051f0:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2180      	movs	r1, #128	@ 0x80
 80051fe:	0149      	lsls	r1, r1, #5
 8005200:	430a      	orrs	r2, r1
 8005202:	609a      	str	r2, [r3, #8]
 8005204:	e055      	b.n	80052b2 <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	493a      	ldr	r1, [pc, #232]	@ (80052fc <HAL_RTC_SetAlarm_IT+0x2b8>)
 8005212:	400a      	ands	r2, r1
 8005214:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	22ff      	movs	r2, #255	@ 0xff
 800521e:	401a      	ands	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4936      	ldr	r1, [pc, #216]	@ (8005300 <HAL_RTC_SetAlarm_IT+0x2bc>)
 8005226:	430a      	orrs	r2, r1
 8005228:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800522a:	4b31      	ldr	r3, [pc, #196]	@ (80052f0 <HAL_RTC_SetAlarm_IT+0x2ac>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	22fa      	movs	r2, #250	@ 0xfa
 8005230:	01d1      	lsls	r1, r2, #7
 8005232:	0018      	movs	r0, r3
 8005234:	f7fa ff72 	bl	800011c <__udivsi3>
 8005238:	0003      	movs	r3, r0
 800523a:	001a      	movs	r2, r3
 800523c:	0013      	movs	r3, r2
 800523e:	015b      	lsls	r3, r3, #5
 8005240:	1a9b      	subs	r3, r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	189b      	adds	r3, r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	3b01      	subs	r3, #1
 800524e:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10d      	bne.n	8005272 <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	22ff      	movs	r2, #255	@ 0xff
 800525c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2221      	movs	r2, #33	@ 0x21
 8005262:	2103      	movs	r1, #3
 8005264:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2220      	movs	r2, #32
 800526a:	2100      	movs	r1, #0
 800526c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e03a      	b.n	80052e8 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	2202      	movs	r2, #2
 800527a:	4013      	ands	r3, r2
 800527c:	d0e5      	beq.n	800524a <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	69fa      	ldr	r2, [r7, #28]
 8005284:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	69ba      	ldr	r2, [r7, #24]
 800528c:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	689a      	ldr	r2, [r3, #8]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2180      	movs	r1, #128	@ 0x80
 800529a:	0089      	lsls	r1, r1, #2
 800529c:	430a      	orrs	r2, r1
 800529e:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	689a      	ldr	r2, [r3, #8]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2180      	movs	r1, #128	@ 0x80
 80052ac:	0189      	lsls	r1, r1, #6
 80052ae:	430a      	orrs	r2, r1
 80052b0:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80052b2:	4b14      	ldr	r3, [pc, #80]	@ (8005304 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	4b13      	ldr	r3, [pc, #76]	@ (8005304 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80052b8:	2180      	movs	r1, #128	@ 0x80
 80052ba:	0289      	lsls	r1, r1, #10
 80052bc:	430a      	orrs	r2, r1
 80052be:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80052c0:	4b10      	ldr	r3, [pc, #64]	@ (8005304 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80052c2:	689a      	ldr	r2, [r3, #8]
 80052c4:	4b0f      	ldr	r3, [pc, #60]	@ (8005304 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80052c6:	2180      	movs	r1, #128	@ 0x80
 80052c8:	0289      	lsls	r1, r1, #10
 80052ca:	430a      	orrs	r2, r1
 80052cc:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	22ff      	movs	r2, #255	@ 0xff
 80052d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2221      	movs	r2, #33	@ 0x21
 80052da:	2101      	movs	r1, #1
 80052dc:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2220      	movs	r2, #32
 80052e2:	2100      	movs	r1, #0
 80052e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052e6:	2300      	movs	r3, #0
}
 80052e8:	0018      	movs	r0, r3
 80052ea:	46bd      	mov	sp, r7
 80052ec:	b009      	add	sp, #36	@ 0x24
 80052ee:	bd90      	pop	{r4, r7, pc}
 80052f0:	20000000 	.word	0x20000000
 80052f4:	fffffeff 	.word	0xfffffeff
 80052f8:	fffffe7f 	.word	0xfffffe7f
 80052fc:	fffffdff 	.word	0xfffffdff
 8005300:	fffffd7f 	.word	0xfffffd7f
 8005304:	40010400 	.word	0x40010400

08005308 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005310:	4b21      	ldr	r3, [pc, #132]	@ (8005398 <HAL_RTC_AlarmIRQHandler+0x90>)
 8005312:	2280      	movs	r2, #128	@ 0x80
 8005314:	0292      	lsls	r2, r2, #10
 8005316:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689a      	ldr	r2, [r3, #8]
 800531e:	2380      	movs	r3, #128	@ 0x80
 8005320:	015b      	lsls	r3, r3, #5
 8005322:	4013      	ands	r3, r2
 8005324:	d014      	beq.n	8005350 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68da      	ldr	r2, [r3, #12]
 800532c:	2380      	movs	r3, #128	@ 0x80
 800532e:	005b      	lsls	r3, r3, #1
 8005330:	4013      	ands	r3, r2
 8005332:	d00d      	beq.n	8005350 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	22ff      	movs	r2, #255	@ 0xff
 800533c:	401a      	ands	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4916      	ldr	r1, [pc, #88]	@ (800539c <HAL_RTC_AlarmIRQHandler+0x94>)
 8005344:	430a      	orrs	r2, r1
 8005346:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	0018      	movs	r0, r3
 800534c:	f000 f82a 	bl	80053a4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	2380      	movs	r3, #128	@ 0x80
 8005358:	019b      	lsls	r3, r3, #6
 800535a:	4013      	ands	r3, r2
 800535c:	d014      	beq.n	8005388 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68da      	ldr	r2, [r3, #12]
 8005364:	2380      	movs	r3, #128	@ 0x80
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4013      	ands	r3, r2
 800536a:	d00d      	beq.n	8005388 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	22ff      	movs	r2, #255	@ 0xff
 8005374:	401a      	ands	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4909      	ldr	r1, [pc, #36]	@ (80053a0 <HAL_RTC_AlarmIRQHandler+0x98>)
 800537c:	430a      	orrs	r2, r1
 800537e:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	0018      	movs	r0, r3
 8005384:	f000 f8cd 	bl	8005522 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2221      	movs	r2, #33	@ 0x21
 800538c:	2101      	movs	r1, #1
 800538e:	5499      	strb	r1, [r3, r2]
}
 8005390:	46c0      	nop			@ (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b002      	add	sp, #8
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40010400 	.word	0x40010400
 800539c:	fffffe7f 	.word	0xfffffe7f
 80053a0:	fffffd7f 	.word	0xfffffd7f

080053a4 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80053ac:	46c0      	nop			@ (mov r8, r8)
 80053ae:	46bd      	mov	sp, r7
 80053b0:	b002      	add	sp, #8
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a0e      	ldr	r2, [pc, #56]	@ (8005400 <HAL_RTC_WaitForSynchro+0x4c>)
 80053c6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80053c8:	f7fb fe80 	bl	80010cc <HAL_GetTick>
 80053cc:	0003      	movs	r3, r0
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80053d0:	e00a      	b.n	80053e8 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80053d2:	f7fb fe7b 	bl	80010cc <HAL_GetTick>
 80053d6:	0002      	movs	r2, r0
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	1ad2      	subs	r2, r2, r3
 80053dc:	23fa      	movs	r3, #250	@ 0xfa
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d901      	bls.n	80053e8 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e006      	b.n	80053f6 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	2220      	movs	r2, #32
 80053f0:	4013      	ands	r3, r2
 80053f2:	d0ee      	beq.n	80053d2 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	0018      	movs	r0, r3
 80053f8:	46bd      	mov	sp, r7
 80053fa:	b004      	add	sp, #16
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	46c0      	nop			@ (mov r8, r8)
 8005400:	0001ff5f 	.word	0x0001ff5f

08005404 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b084      	sub	sp, #16
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005410:	230f      	movs	r3, #15
 8005412:	18fb      	adds	r3, r7, r3
 8005414:	2200      	movs	r2, #0
 8005416:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	2240      	movs	r2, #64	@ 0x40
 8005420:	4013      	ands	r3, r2
 8005422:	d12c      	bne.n	800547e <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68da      	ldr	r2, [r3, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2180      	movs	r1, #128	@ 0x80
 8005430:	430a      	orrs	r2, r1
 8005432:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005434:	f7fb fe4a 	bl	80010cc <HAL_GetTick>
 8005438:	0003      	movs	r3, r0
 800543a:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800543c:	e014      	b.n	8005468 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800543e:	f7fb fe45 	bl	80010cc <HAL_GetTick>
 8005442:	0002      	movs	r2, r0
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	1ad2      	subs	r2, r2, r3
 8005448:	200f      	movs	r0, #15
 800544a:	183b      	adds	r3, r7, r0
 800544c:	1839      	adds	r1, r7, r0
 800544e:	7809      	ldrb	r1, [r1, #0]
 8005450:	7019      	strb	r1, [r3, #0]
 8005452:	23fa      	movs	r3, #250	@ 0xfa
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	429a      	cmp	r2, r3
 8005458:	d906      	bls.n	8005468 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2221      	movs	r2, #33	@ 0x21
 800545e:	2104      	movs	r1, #4
 8005460:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8005462:	183b      	adds	r3, r7, r0
 8005464:	2201      	movs	r2, #1
 8005466:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	2240      	movs	r2, #64	@ 0x40
 8005470:	4013      	ands	r3, r2
 8005472:	d104      	bne.n	800547e <RTC_EnterInitMode+0x7a>
 8005474:	230f      	movs	r3, #15
 8005476:	18fb      	adds	r3, r7, r3
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d1df      	bne.n	800543e <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800547e:	230f      	movs	r3, #15
 8005480:	18fb      	adds	r3, r7, r3
 8005482:	781b      	ldrb	r3, [r3, #0]
}
 8005484:	0018      	movs	r0, r3
 8005486:	46bd      	mov	sp, r7
 8005488:	b004      	add	sp, #16
 800548a:	bd80      	pop	{r7, pc}

0800548c <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800548c:	b590      	push	{r4, r7, lr}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005494:	240f      	movs	r4, #15
 8005496:	193b      	adds	r3, r7, r4
 8005498:	2200      	movs	r2, #0
 800549a:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2180      	movs	r1, #128	@ 0x80
 80054a8:	438a      	bics	r2, r1
 80054aa:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	2220      	movs	r2, #32
 80054b4:	4013      	ands	r3, r2
 80054b6:	d10c      	bne.n	80054d2 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	0018      	movs	r0, r3
 80054bc:	f7ff ff7a 	bl	80053b4 <HAL_RTC_WaitForSynchro>
 80054c0:	1e03      	subs	r3, r0, #0
 80054c2:	d006      	beq.n	80054d2 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2221      	movs	r2, #33	@ 0x21
 80054c8:	2104      	movs	r1, #4
 80054ca:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80054cc:	193b      	adds	r3, r7, r4
 80054ce:	2201      	movs	r2, #1
 80054d0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80054d2:	230f      	movs	r3, #15
 80054d4:	18fb      	adds	r3, r7, r3
 80054d6:	781b      	ldrb	r3, [r3, #0]
}
 80054d8:	0018      	movs	r0, r3
 80054da:	46bd      	mov	sp, r7
 80054dc:	b005      	add	sp, #20
 80054de:	bd90      	pop	{r4, r7, pc}

080054e0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	0002      	movs	r2, r0
 80054e8:	1dfb      	adds	r3, r7, #7
 80054ea:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80054f0:	e007      	b.n	8005502 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3301      	adds	r3, #1
 80054f6:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80054f8:	1dfb      	adds	r3, r7, #7
 80054fa:	1dfa      	adds	r2, r7, #7
 80054fc:	7812      	ldrb	r2, [r2, #0]
 80054fe:	3a0a      	subs	r2, #10
 8005500:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8005502:	1dfb      	adds	r3, r7, #7
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	2b09      	cmp	r3, #9
 8005508:	d8f3      	bhi.n	80054f2 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	b2db      	uxtb	r3, r3
 800550e:	011b      	lsls	r3, r3, #4
 8005510:	b2da      	uxtb	r2, r3
 8005512:	1dfb      	adds	r3, r7, #7
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	4313      	orrs	r3, r2
 8005518:	b2db      	uxtb	r3, r3
}
 800551a:	0018      	movs	r0, r3
 800551c:	46bd      	mov	sp, r7
 800551e:	b004      	add	sp, #16
 8005520:	bd80      	pop	{r7, pc}

08005522 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b082      	sub	sp, #8
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800552a:	46c0      	nop			@ (mov r8, r8)
 800552c:	46bd      	mov	sp, r7
 800552e:	b002      	add	sp, #8
 8005530:	bd80      	pop	{r7, pc}
	...

08005534 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e083      	b.n	800564e <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800554a:	2b00      	cmp	r3, #0
 800554c:	d109      	bne.n	8005562 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685a      	ldr	r2, [r3, #4]
 8005552:	2382      	movs	r3, #130	@ 0x82
 8005554:	005b      	lsls	r3, r3, #1
 8005556:	429a      	cmp	r2, r3
 8005558:	d009      	beq.n	800556e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	61da      	str	r2, [r3, #28]
 8005560:	e005      	b.n	800556e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2200      	movs	r2, #0
 800556c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2251      	movs	r2, #81	@ 0x51
 8005578:	5c9b      	ldrb	r3, [r3, r2]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d107      	bne.n	8005590 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2250      	movs	r2, #80	@ 0x50
 8005584:	2100      	movs	r1, #0
 8005586:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	0018      	movs	r0, r3
 800558c:	f7fb fb80 	bl	8000c90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2251      	movs	r2, #81	@ 0x51
 8005594:	2102      	movs	r1, #2
 8005596:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2140      	movs	r1, #64	@ 0x40
 80055a4:	438a      	bics	r2, r1
 80055a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	2382      	movs	r3, #130	@ 0x82
 80055ae:	005b      	lsls	r3, r3, #1
 80055b0:	401a      	ands	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6899      	ldr	r1, [r3, #8]
 80055b6:	2384      	movs	r3, #132	@ 0x84
 80055b8:	021b      	lsls	r3, r3, #8
 80055ba:	400b      	ands	r3, r1
 80055bc:	431a      	orrs	r2, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68d9      	ldr	r1, [r3, #12]
 80055c2:	2380      	movs	r3, #128	@ 0x80
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	400b      	ands	r3, r1
 80055c8:	431a      	orrs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2102      	movs	r1, #2
 80055d0:	400b      	ands	r3, r1
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	695b      	ldr	r3, [r3, #20]
 80055d8:	2101      	movs	r1, #1
 80055da:	400b      	ands	r3, r1
 80055dc:	431a      	orrs	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6999      	ldr	r1, [r3, #24]
 80055e2:	2380      	movs	r3, #128	@ 0x80
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	400b      	ands	r3, r1
 80055e8:	431a      	orrs	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69db      	ldr	r3, [r3, #28]
 80055ee:	2138      	movs	r1, #56	@ 0x38
 80055f0:	400b      	ands	r3, r1
 80055f2:	431a      	orrs	r2, r3
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	2180      	movs	r1, #128	@ 0x80
 80055fa:	400b      	ands	r3, r1
 80055fc:	431a      	orrs	r2, r3
 80055fe:	0011      	movs	r1, r2
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005604:	2380      	movs	r3, #128	@ 0x80
 8005606:	019b      	lsls	r3, r3, #6
 8005608:	401a      	ands	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	0c1b      	lsrs	r3, r3, #16
 8005618:	2204      	movs	r2, #4
 800561a:	4013      	ands	r3, r2
 800561c:	0019      	movs	r1, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005622:	2210      	movs	r2, #16
 8005624:	401a      	ands	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69da      	ldr	r2, [r3, #28]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4907      	ldr	r1, [pc, #28]	@ (8005658 <HAL_SPI_Init+0x124>)
 800563a:	400a      	ands	r2, r1
 800563c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2251      	movs	r2, #81	@ 0x51
 8005648:	2101      	movs	r1, #1
 800564a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	0018      	movs	r0, r3
 8005650:	46bd      	mov	sp, r7
 8005652:	b002      	add	sp, #8
 8005654:	bd80      	pop	{r7, pc}
 8005656:	46c0      	nop			@ (mov r8, r8)
 8005658:	fffff7ff 	.word	0xfffff7ff

0800565c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e044      	b.n	80056f8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005672:	2b00      	cmp	r3, #0
 8005674:	d107      	bne.n	8005686 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2278      	movs	r2, #120	@ 0x78
 800567a:	2100      	movs	r1, #0
 800567c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	0018      	movs	r0, r3
 8005682:	f7fb fb6b 	bl	8000d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2224      	movs	r2, #36	@ 0x24
 800568a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	2101      	movs	r1, #1
 8005698:	438a      	bics	r2, r1
 800569a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d003      	beq.n	80056ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	0018      	movs	r0, r3
 80056a8:	f000 fe86 	bl	80063b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	0018      	movs	r0, r3
 80056b0:	f000 fbe4 	bl	8005e7c <UART_SetConfig>
 80056b4:	0003      	movs	r3, r0
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	d101      	bne.n	80056be <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e01c      	b.n	80056f8 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	490d      	ldr	r1, [pc, #52]	@ (8005700 <HAL_UART_Init+0xa4>)
 80056ca:	400a      	ands	r2, r1
 80056cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689a      	ldr	r2, [r3, #8]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	212a      	movs	r1, #42	@ 0x2a
 80056da:	438a      	bics	r2, r1
 80056dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2101      	movs	r1, #1
 80056ea:	430a      	orrs	r2, r1
 80056ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	0018      	movs	r0, r3
 80056f2:	f000 ff15 	bl	8006520 <UART_CheckIdleState>
 80056f6:	0003      	movs	r3, r0
}
 80056f8:	0018      	movs	r0, r3
 80056fa:	46bd      	mov	sp, r7
 80056fc:	b002      	add	sp, #8
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	ffffb7ff 	.word	0xffffb7ff

08005704 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b08a      	sub	sp, #40	@ 0x28
 8005708:	af02      	add	r7, sp, #8
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	1dbb      	adds	r3, r7, #6
 8005712:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005718:	2b20      	cmp	r3, #32
 800571a:	d000      	beq.n	800571e <HAL_UART_Transmit+0x1a>
 800571c:	e08c      	b.n	8005838 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <HAL_UART_Transmit+0x28>
 8005724:	1dbb      	adds	r3, r7, #6
 8005726:	881b      	ldrh	r3, [r3, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d101      	bne.n	8005730 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e084      	b.n	800583a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	2380      	movs	r3, #128	@ 0x80
 8005736:	015b      	lsls	r3, r3, #5
 8005738:	429a      	cmp	r2, r3
 800573a:	d109      	bne.n	8005750 <HAL_UART_Transmit+0x4c>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d105      	bne.n	8005750 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2201      	movs	r2, #1
 8005748:	4013      	ands	r3, r2
 800574a:	d001      	beq.n	8005750 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e074      	b.n	800583a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2284      	movs	r2, #132	@ 0x84
 8005754:	2100      	movs	r1, #0
 8005756:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2221      	movs	r2, #33	@ 0x21
 800575c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800575e:	f7fb fcb5 	bl	80010cc <HAL_GetTick>
 8005762:	0003      	movs	r3, r0
 8005764:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	1dba      	adds	r2, r7, #6
 800576a:	2150      	movs	r1, #80	@ 0x50
 800576c:	8812      	ldrh	r2, [r2, #0]
 800576e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	1dba      	adds	r2, r7, #6
 8005774:	2152      	movs	r1, #82	@ 0x52
 8005776:	8812      	ldrh	r2, [r2, #0]
 8005778:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689a      	ldr	r2, [r3, #8]
 800577e:	2380      	movs	r3, #128	@ 0x80
 8005780:	015b      	lsls	r3, r3, #5
 8005782:	429a      	cmp	r2, r3
 8005784:	d108      	bne.n	8005798 <HAL_UART_Transmit+0x94>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	691b      	ldr	r3, [r3, #16]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d104      	bne.n	8005798 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800578e:	2300      	movs	r3, #0
 8005790:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	61bb      	str	r3, [r7, #24]
 8005796:	e003      	b.n	80057a0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800579c:	2300      	movs	r3, #0
 800579e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057a0:	e02f      	b.n	8005802 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	0013      	movs	r3, r2
 80057ac:	2200      	movs	r2, #0
 80057ae:	2180      	movs	r1, #128	@ 0x80
 80057b0:	f000 ff5e 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 80057b4:	1e03      	subs	r3, r0, #0
 80057b6:	d004      	beq.n	80057c2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2220      	movs	r2, #32
 80057bc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e03b      	b.n	800583a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10b      	bne.n	80057e0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	881b      	ldrh	r3, [r3, #0]
 80057cc:	001a      	movs	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	05d2      	lsls	r2, r2, #23
 80057d4:	0dd2      	lsrs	r2, r2, #23
 80057d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	3302      	adds	r3, #2
 80057dc:	61bb      	str	r3, [r7, #24]
 80057de:	e007      	b.n	80057f0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	781a      	ldrb	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	3301      	adds	r3, #1
 80057ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2252      	movs	r2, #82	@ 0x52
 80057f4:	5a9b      	ldrh	r3, [r3, r2]
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	b299      	uxth	r1, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2252      	movs	r2, #82	@ 0x52
 8005800:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2252      	movs	r2, #82	@ 0x52
 8005806:	5a9b      	ldrh	r3, [r3, r2]
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1c9      	bne.n	80057a2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	0013      	movs	r3, r2
 8005818:	2200      	movs	r2, #0
 800581a:	2140      	movs	r1, #64	@ 0x40
 800581c:	f000 ff28 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 8005820:	1e03      	subs	r3, r0, #0
 8005822:	d004      	beq.n	800582e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e005      	b.n	800583a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2220      	movs	r2, #32
 8005832:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005834:	2300      	movs	r3, #0
 8005836:	e000      	b.n	800583a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005838:	2302      	movs	r3, #2
  }
}
 800583a:	0018      	movs	r0, r3
 800583c:	46bd      	mov	sp, r7
 800583e:	b008      	add	sp, #32
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005844:	b590      	push	{r4, r7, lr}
 8005846:	b0ab      	sub	sp, #172	@ 0xac
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	69db      	ldr	r3, [r3, #28]
 8005852:	22a4      	movs	r2, #164	@ 0xa4
 8005854:	18b9      	adds	r1, r7, r2
 8005856:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	20a0      	movs	r0, #160	@ 0xa0
 8005860:	1839      	adds	r1, r7, r0
 8005862:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	219c      	movs	r1, #156	@ 0x9c
 800586c:	1879      	adds	r1, r7, r1
 800586e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005870:	0011      	movs	r1, r2
 8005872:	18bb      	adds	r3, r7, r2
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a99      	ldr	r2, [pc, #612]	@ (8005adc <HAL_UART_IRQHandler+0x298>)
 8005878:	4013      	ands	r3, r2
 800587a:	2298      	movs	r2, #152	@ 0x98
 800587c:	18bc      	adds	r4, r7, r2
 800587e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005880:	18bb      	adds	r3, r7, r2
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d114      	bne.n	80058b2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005888:	187b      	adds	r3, r7, r1
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2220      	movs	r2, #32
 800588e:	4013      	ands	r3, r2
 8005890:	d00f      	beq.n	80058b2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005892:	183b      	adds	r3, r7, r0
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2220      	movs	r2, #32
 8005898:	4013      	ands	r3, r2
 800589a:	d00a      	beq.n	80058b2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d100      	bne.n	80058a6 <HAL_UART_IRQHandler+0x62>
 80058a4:	e2be      	b.n	8005e24 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	0010      	movs	r0, r2
 80058ae:	4798      	blx	r3
      }
      return;
 80058b0:	e2b8      	b.n	8005e24 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058b2:	2398      	movs	r3, #152	@ 0x98
 80058b4:	18fb      	adds	r3, r7, r3
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d100      	bne.n	80058be <HAL_UART_IRQHandler+0x7a>
 80058bc:	e114      	b.n	8005ae8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80058be:	239c      	movs	r3, #156	@ 0x9c
 80058c0:	18fb      	adds	r3, r7, r3
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2201      	movs	r2, #1
 80058c6:	4013      	ands	r3, r2
 80058c8:	d106      	bne.n	80058d8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80058ca:	23a0      	movs	r3, #160	@ 0xa0
 80058cc:	18fb      	adds	r3, r7, r3
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a83      	ldr	r2, [pc, #524]	@ (8005ae0 <HAL_UART_IRQHandler+0x29c>)
 80058d2:	4013      	ands	r3, r2
 80058d4:	d100      	bne.n	80058d8 <HAL_UART_IRQHandler+0x94>
 80058d6:	e107      	b.n	8005ae8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80058d8:	23a4      	movs	r3, #164	@ 0xa4
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2201      	movs	r2, #1
 80058e0:	4013      	ands	r3, r2
 80058e2:	d012      	beq.n	800590a <HAL_UART_IRQHandler+0xc6>
 80058e4:	23a0      	movs	r3, #160	@ 0xa0
 80058e6:	18fb      	adds	r3, r7, r3
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	2380      	movs	r3, #128	@ 0x80
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	4013      	ands	r3, r2
 80058f0:	d00b      	beq.n	800590a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2201      	movs	r2, #1
 80058f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2284      	movs	r2, #132	@ 0x84
 80058fe:	589b      	ldr	r3, [r3, r2]
 8005900:	2201      	movs	r2, #1
 8005902:	431a      	orrs	r2, r3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2184      	movs	r1, #132	@ 0x84
 8005908:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800590a:	23a4      	movs	r3, #164	@ 0xa4
 800590c:	18fb      	adds	r3, r7, r3
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2202      	movs	r2, #2
 8005912:	4013      	ands	r3, r2
 8005914:	d011      	beq.n	800593a <HAL_UART_IRQHandler+0xf6>
 8005916:	239c      	movs	r3, #156	@ 0x9c
 8005918:	18fb      	adds	r3, r7, r3
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2201      	movs	r2, #1
 800591e:	4013      	ands	r3, r2
 8005920:	d00b      	beq.n	800593a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2202      	movs	r2, #2
 8005928:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2284      	movs	r2, #132	@ 0x84
 800592e:	589b      	ldr	r3, [r3, r2]
 8005930:	2204      	movs	r2, #4
 8005932:	431a      	orrs	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2184      	movs	r1, #132	@ 0x84
 8005938:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800593a:	23a4      	movs	r3, #164	@ 0xa4
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2204      	movs	r2, #4
 8005942:	4013      	ands	r3, r2
 8005944:	d011      	beq.n	800596a <HAL_UART_IRQHandler+0x126>
 8005946:	239c      	movs	r3, #156	@ 0x9c
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2201      	movs	r2, #1
 800594e:	4013      	ands	r3, r2
 8005950:	d00b      	beq.n	800596a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2204      	movs	r2, #4
 8005958:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2284      	movs	r2, #132	@ 0x84
 800595e:	589b      	ldr	r3, [r3, r2]
 8005960:	2202      	movs	r2, #2
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2184      	movs	r1, #132	@ 0x84
 8005968:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800596a:	23a4      	movs	r3, #164	@ 0xa4
 800596c:	18fb      	adds	r3, r7, r3
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2208      	movs	r2, #8
 8005972:	4013      	ands	r3, r2
 8005974:	d017      	beq.n	80059a6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005976:	23a0      	movs	r3, #160	@ 0xa0
 8005978:	18fb      	adds	r3, r7, r3
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	2220      	movs	r2, #32
 800597e:	4013      	ands	r3, r2
 8005980:	d105      	bne.n	800598e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005982:	239c      	movs	r3, #156	@ 0x9c
 8005984:	18fb      	adds	r3, r7, r3
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2201      	movs	r2, #1
 800598a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800598c:	d00b      	beq.n	80059a6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2208      	movs	r2, #8
 8005994:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2284      	movs	r2, #132	@ 0x84
 800599a:	589b      	ldr	r3, [r3, r2]
 800599c:	2208      	movs	r2, #8
 800599e:	431a      	orrs	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2184      	movs	r1, #132	@ 0x84
 80059a4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059a6:	23a4      	movs	r3, #164	@ 0xa4
 80059a8:	18fb      	adds	r3, r7, r3
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	2380      	movs	r3, #128	@ 0x80
 80059ae:	011b      	lsls	r3, r3, #4
 80059b0:	4013      	ands	r3, r2
 80059b2:	d013      	beq.n	80059dc <HAL_UART_IRQHandler+0x198>
 80059b4:	23a0      	movs	r3, #160	@ 0xa0
 80059b6:	18fb      	adds	r3, r7, r3
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	2380      	movs	r3, #128	@ 0x80
 80059bc:	04db      	lsls	r3, r3, #19
 80059be:	4013      	ands	r3, r2
 80059c0:	d00c      	beq.n	80059dc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2280      	movs	r2, #128	@ 0x80
 80059c8:	0112      	lsls	r2, r2, #4
 80059ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2284      	movs	r2, #132	@ 0x84
 80059d0:	589b      	ldr	r3, [r3, r2]
 80059d2:	2220      	movs	r2, #32
 80059d4:	431a      	orrs	r2, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2184      	movs	r1, #132	@ 0x84
 80059da:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2284      	movs	r2, #132	@ 0x84
 80059e0:	589b      	ldr	r3, [r3, r2]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d100      	bne.n	80059e8 <HAL_UART_IRQHandler+0x1a4>
 80059e6:	e21f      	b.n	8005e28 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80059e8:	23a4      	movs	r3, #164	@ 0xa4
 80059ea:	18fb      	adds	r3, r7, r3
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2220      	movs	r2, #32
 80059f0:	4013      	ands	r3, r2
 80059f2:	d00e      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059f4:	23a0      	movs	r3, #160	@ 0xa0
 80059f6:	18fb      	adds	r3, r7, r3
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2220      	movs	r2, #32
 80059fc:	4013      	ands	r3, r2
 80059fe:	d008      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d004      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	0010      	movs	r0, r2
 8005a10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2284      	movs	r2, #132	@ 0x84
 8005a16:	589b      	ldr	r3, [r3, r2]
 8005a18:	2194      	movs	r1, #148	@ 0x94
 8005a1a:	187a      	adds	r2, r7, r1
 8005a1c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	2240      	movs	r2, #64	@ 0x40
 8005a26:	4013      	ands	r3, r2
 8005a28:	2b40      	cmp	r3, #64	@ 0x40
 8005a2a:	d004      	beq.n	8005a36 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a2c:	187b      	adds	r3, r7, r1
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2228      	movs	r2, #40	@ 0x28
 8005a32:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a34:	d047      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	0018      	movs	r0, r3
 8005a3a:	f000 fe89 	bl	8006750 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	2240      	movs	r2, #64	@ 0x40
 8005a46:	4013      	ands	r3, r2
 8005a48:	2b40      	cmp	r3, #64	@ 0x40
 8005a4a:	d137      	bne.n	8005abc <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a50:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005a52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a54:	2090      	movs	r0, #144	@ 0x90
 8005a56:	183a      	adds	r2, r7, r0
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a60:	f383 8810 	msr	PRIMASK, r3
}
 8005a64:	46c0      	nop			@ (mov r8, r8)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689a      	ldr	r2, [r3, #8]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2140      	movs	r1, #64	@ 0x40
 8005a72:	438a      	bics	r2, r1
 8005a74:	609a      	str	r2, [r3, #8]
 8005a76:	183b      	adds	r3, r7, r0
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a7e:	f383 8810 	msr	PRIMASK, r3
}
 8005a82:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d012      	beq.n	8005ab2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a90:	4a14      	ldr	r2, [pc, #80]	@ (8005ae4 <HAL_UART_IRQHandler+0x2a0>)
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a98:	0018      	movs	r0, r3
 8005a9a:	f7fb fd41 	bl	8001520 <HAL_DMA_Abort_IT>
 8005a9e:	1e03      	subs	r3, r0, #0
 8005aa0:	d01a      	beq.n	8005ad8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005aa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005aac:	0018      	movs	r0, r3
 8005aae:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ab0:	e012      	b.n	8005ad8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	f000 f9cd 	bl	8005e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aba:	e00d      	b.n	8005ad8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	0018      	movs	r0, r3
 8005ac0:	f000 f9c8 	bl	8005e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac4:	e008      	b.n	8005ad8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f000 f9c3 	bl	8005e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2284      	movs	r2, #132	@ 0x84
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005ad6:	e1a7      	b.n	8005e28 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ad8:	46c0      	nop			@ (mov r8, r8)
    return;
 8005ada:	e1a5      	b.n	8005e28 <HAL_UART_IRQHandler+0x5e4>
 8005adc:	0000080f 	.word	0x0000080f
 8005ae0:	04000120 	.word	0x04000120
 8005ae4:	08006819 	.word	0x08006819

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d000      	beq.n	8005af2 <HAL_UART_IRQHandler+0x2ae>
 8005af0:	e159      	b.n	8005da6 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005af2:	23a4      	movs	r3, #164	@ 0xa4
 8005af4:	18fb      	adds	r3, r7, r3
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2210      	movs	r2, #16
 8005afa:	4013      	ands	r3, r2
 8005afc:	d100      	bne.n	8005b00 <HAL_UART_IRQHandler+0x2bc>
 8005afe:	e152      	b.n	8005da6 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b00:	23a0      	movs	r3, #160	@ 0xa0
 8005b02:	18fb      	adds	r3, r7, r3
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2210      	movs	r2, #16
 8005b08:	4013      	ands	r3, r2
 8005b0a:	d100      	bne.n	8005b0e <HAL_UART_IRQHandler+0x2ca>
 8005b0c:	e14b      	b.n	8005da6 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2210      	movs	r2, #16
 8005b14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	2240      	movs	r2, #64	@ 0x40
 8005b1e:	4013      	ands	r3, r2
 8005b20:	2b40      	cmp	r3, #64	@ 0x40
 8005b22:	d000      	beq.n	8005b26 <HAL_UART_IRQHandler+0x2e2>
 8005b24:	e0bf      	b.n	8005ca6 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685a      	ldr	r2, [r3, #4]
 8005b2e:	217e      	movs	r1, #126	@ 0x7e
 8005b30:	187b      	adds	r3, r7, r1
 8005b32:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005b34:	187b      	adds	r3, r7, r1
 8005b36:	881b      	ldrh	r3, [r3, #0]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d100      	bne.n	8005b3e <HAL_UART_IRQHandler+0x2fa>
 8005b3c:	e095      	b.n	8005c6a <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2258      	movs	r2, #88	@ 0x58
 8005b42:	5a9b      	ldrh	r3, [r3, r2]
 8005b44:	187a      	adds	r2, r7, r1
 8005b46:	8812      	ldrh	r2, [r2, #0]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d300      	bcc.n	8005b4e <HAL_UART_IRQHandler+0x30a>
 8005b4c:	e08d      	b.n	8005c6a <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	187a      	adds	r2, r7, r1
 8005b52:	215a      	movs	r1, #90	@ 0x5a
 8005b54:	8812      	ldrh	r2, [r2, #0]
 8005b56:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2220      	movs	r2, #32
 8005b62:	4013      	ands	r3, r2
 8005b64:	d16f      	bne.n	8005c46 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b66:	f3ef 8310 	mrs	r3, PRIMASK
 8005b6a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8005b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b70:	2301      	movs	r3, #1
 8005b72:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b76:	f383 8810 	msr	PRIMASK, r3
}
 8005b7a:	46c0      	nop			@ (mov r8, r8)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	49ad      	ldr	r1, [pc, #692]	@ (8005e3c <HAL_UART_IRQHandler+0x5f8>)
 8005b88:	400a      	ands	r2, r1
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b92:	f383 8810 	msr	PRIMASK, r3
}
 8005b96:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b98:	f3ef 8310 	mrs	r3, PRIMASK
 8005b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8005b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ba0:	677b      	str	r3, [r7, #116]	@ 0x74
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba8:	f383 8810 	msr	PRIMASK, r3
}
 8005bac:	46c0      	nop			@ (mov r8, r8)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2101      	movs	r1, #1
 8005bba:	438a      	bics	r2, r1
 8005bbc:	609a      	str	r2, [r3, #8]
 8005bbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bc0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bc4:	f383 8810 	msr	PRIMASK, r3
}
 8005bc8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bca:	f3ef 8310 	mrs	r3, PRIMASK
 8005bce:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8005bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bd2:	673b      	str	r3, [r7, #112]	@ 0x70
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bda:	f383 8810 	msr	PRIMASK, r3
}
 8005bde:	46c0      	nop			@ (mov r8, r8)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689a      	ldr	r2, [r3, #8]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2140      	movs	r1, #64	@ 0x40
 8005bec:	438a      	bics	r2, r1
 8005bee:	609a      	str	r2, [r3, #8]
 8005bf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005bf2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005bf6:	f383 8810 	msr	PRIMASK, r3
}
 8005bfa:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2280      	movs	r2, #128	@ 0x80
 8005c00:	2120      	movs	r1, #32
 8005c02:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c0a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c0e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8005c10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005c14:	2301      	movs	r3, #1
 8005c16:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c1a:	f383 8810 	msr	PRIMASK, r3
}
 8005c1e:	46c0      	nop			@ (mov r8, r8)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2110      	movs	r1, #16
 8005c2c:	438a      	bics	r2, r1
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005c32:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c36:	f383 8810 	msr	PRIMASK, r3
}
 8005c3a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c40:	0018      	movs	r0, r3
 8005c42:	f7fb fc2d 	bl	80014a0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2202      	movs	r2, #2
 8005c4a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2258      	movs	r2, #88	@ 0x58
 8005c50:	5a9a      	ldrh	r2, [r3, r2]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	215a      	movs	r1, #90	@ 0x5a
 8005c56:	5a5b      	ldrh	r3, [r3, r1]
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	1ad3      	subs	r3, r2, r3
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	0011      	movs	r1, r2
 8005c62:	0018      	movs	r0, r3
 8005c64:	f000 f8fe 	bl	8005e64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005c68:	e0e0      	b.n	8005e2c <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2258      	movs	r2, #88	@ 0x58
 8005c6e:	5a9b      	ldrh	r3, [r3, r2]
 8005c70:	227e      	movs	r2, #126	@ 0x7e
 8005c72:	18ba      	adds	r2, r7, r2
 8005c74:	8812      	ldrh	r2, [r2, #0]
 8005c76:	429a      	cmp	r2, r3
 8005c78:	d000      	beq.n	8005c7c <HAL_UART_IRQHandler+0x438>
 8005c7a:	e0d7      	b.n	8005e2c <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2220      	movs	r2, #32
 8005c86:	4013      	ands	r3, r2
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	d000      	beq.n	8005c8e <HAL_UART_IRQHandler+0x44a>
 8005c8c:	e0ce      	b.n	8005e2c <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2202      	movs	r2, #2
 8005c92:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2258      	movs	r2, #88	@ 0x58
 8005c98:	5a9a      	ldrh	r2, [r3, r2]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	0011      	movs	r1, r2
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f000 f8e0 	bl	8005e64 <HAL_UARTEx_RxEventCallback>
      return;
 8005ca4:	e0c2      	b.n	8005e2c <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2258      	movs	r2, #88	@ 0x58
 8005caa:	5a99      	ldrh	r1, [r3, r2]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	225a      	movs	r2, #90	@ 0x5a
 8005cb0:	5a9b      	ldrh	r3, [r3, r2]
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	208e      	movs	r0, #142	@ 0x8e
 8005cb6:	183b      	adds	r3, r7, r0
 8005cb8:	1a8a      	subs	r2, r1, r2
 8005cba:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	225a      	movs	r2, #90	@ 0x5a
 8005cc0:	5a9b      	ldrh	r3, [r3, r2]
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d100      	bne.n	8005cca <HAL_UART_IRQHandler+0x486>
 8005cc8:	e0b2      	b.n	8005e30 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8005cca:	183b      	adds	r3, r7, r0
 8005ccc:	881b      	ldrh	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d100      	bne.n	8005cd4 <HAL_UART_IRQHandler+0x490>
 8005cd2:	e0ad      	b.n	8005e30 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cd4:	f3ef 8310 	mrs	r3, PRIMASK
 8005cd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cda:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cdc:	2488      	movs	r4, #136	@ 0x88
 8005cde:	193a      	adds	r2, r7, r4
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f383 8810 	msr	PRIMASK, r3
}
 8005cec:	46c0      	nop			@ (mov r8, r8)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4951      	ldr	r1, [pc, #324]	@ (8005e40 <HAL_UART_IRQHandler+0x5fc>)
 8005cfa:	400a      	ands	r2, r1
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	193b      	adds	r3, r7, r4
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	f383 8810 	msr	PRIMASK, r3
}
 8005d0a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8005d10:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d12:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d14:	2484      	movs	r4, #132	@ 0x84
 8005d16:	193a      	adds	r2, r7, r4
 8005d18:	6013      	str	r3, [r2, #0]
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	f383 8810 	msr	PRIMASK, r3
}
 8005d24:	46c0      	nop			@ (mov r8, r8)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2101      	movs	r1, #1
 8005d32:	438a      	bics	r2, r1
 8005d34:	609a      	str	r2, [r3, #8]
 8005d36:	193b      	adds	r3, r7, r4
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d3c:	6a3b      	ldr	r3, [r7, #32]
 8005d3e:	f383 8810 	msr	PRIMASK, r3
}
 8005d42:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2280      	movs	r2, #128	@ 0x80
 8005d48:	2120      	movs	r1, #32
 8005d4a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d58:	f3ef 8310 	mrs	r3, PRIMASK
 8005d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d60:	2480      	movs	r4, #128	@ 0x80
 8005d62:	193a      	adds	r2, r7, r4
 8005d64:	6013      	str	r3, [r2, #0]
 8005d66:	2301      	movs	r3, #1
 8005d68:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d6c:	f383 8810 	msr	PRIMASK, r3
}
 8005d70:	46c0      	nop			@ (mov r8, r8)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2110      	movs	r1, #16
 8005d7e:	438a      	bics	r2, r1
 8005d80:	601a      	str	r2, [r3, #0]
 8005d82:	193b      	adds	r3, r7, r4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8a:	f383 8810 	msr	PRIMASK, r3
}
 8005d8e:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005d96:	183b      	adds	r3, r7, r0
 8005d98:	881a      	ldrh	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	0011      	movs	r1, r2
 8005d9e:	0018      	movs	r0, r3
 8005da0:	f000 f860 	bl	8005e64 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005da4:	e044      	b.n	8005e30 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005da6:	23a4      	movs	r3, #164	@ 0xa4
 8005da8:	18fb      	adds	r3, r7, r3
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	2380      	movs	r3, #128	@ 0x80
 8005dae:	035b      	lsls	r3, r3, #13
 8005db0:	4013      	ands	r3, r2
 8005db2:	d010      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x592>
 8005db4:	239c      	movs	r3, #156	@ 0x9c
 8005db6:	18fb      	adds	r3, r7, r3
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	03db      	lsls	r3, r3, #15
 8005dbe:	4013      	ands	r3, r2
 8005dc0:	d009      	beq.n	8005dd6 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	2280      	movs	r2, #128	@ 0x80
 8005dc8:	0352      	lsls	r2, r2, #13
 8005dca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	0018      	movs	r0, r3
 8005dd0:	f000 fd60 	bl	8006894 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005dd4:	e02f      	b.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005dd6:	23a4      	movs	r3, #164	@ 0xa4
 8005dd8:	18fb      	adds	r3, r7, r3
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2280      	movs	r2, #128	@ 0x80
 8005dde:	4013      	ands	r3, r2
 8005de0:	d00f      	beq.n	8005e02 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005de2:	23a0      	movs	r3, #160	@ 0xa0
 8005de4:	18fb      	adds	r3, r7, r3
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2280      	movs	r2, #128	@ 0x80
 8005dea:	4013      	ands	r3, r2
 8005dec:	d009      	beq.n	8005e02 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d01e      	beq.n	8005e34 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	0010      	movs	r0, r2
 8005dfe:	4798      	blx	r3
    }
    return;
 8005e00:	e018      	b.n	8005e34 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e02:	23a4      	movs	r3, #164	@ 0xa4
 8005e04:	18fb      	adds	r3, r7, r3
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2240      	movs	r2, #64	@ 0x40
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
 8005e0e:	23a0      	movs	r3, #160	@ 0xa0
 8005e10:	18fb      	adds	r3, r7, r3
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2240      	movs	r2, #64	@ 0x40
 8005e16:	4013      	ands	r3, r2
 8005e18:	d00d      	beq.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	0018      	movs	r0, r3
 8005e1e:	f000 fd0e 	bl	800683e <UART_EndTransmit_IT>
    return;
 8005e22:	e008      	b.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
      return;
 8005e24:	46c0      	nop			@ (mov r8, r8)
 8005e26:	e006      	b.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
    return;
 8005e28:	46c0      	nop			@ (mov r8, r8)
 8005e2a:	e004      	b.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
      return;
 8005e2c:	46c0      	nop			@ (mov r8, r8)
 8005e2e:	e002      	b.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
      return;
 8005e30:	46c0      	nop			@ (mov r8, r8)
 8005e32:	e000      	b.n	8005e36 <HAL_UART_IRQHandler+0x5f2>
    return;
 8005e34:	46c0      	nop			@ (mov r8, r8)
  }

}
 8005e36:	46bd      	mov	sp, r7
 8005e38:	b02b      	add	sp, #172	@ 0xac
 8005e3a:	bd90      	pop	{r4, r7, pc}
 8005e3c:	fffffeff 	.word	0xfffffeff
 8005e40:	fffffedf 	.word	0xfffffedf

08005e44 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e4c:	46c0      	nop			@ (mov r8, r8)
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	b002      	add	sp, #8
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e5c:	46c0      	nop			@ (mov r8, r8)
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	b002      	add	sp, #8
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b082      	sub	sp, #8
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	000a      	movs	r2, r1
 8005e6e:	1cbb      	adds	r3, r7, #2
 8005e70:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005e72:	46c0      	nop			@ (mov r8, r8)
 8005e74:	46bd      	mov	sp, r7
 8005e76:	b002      	add	sp, #8
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e7c:	b5b0      	push	{r4, r5, r7, lr}
 8005e7e:	b08e      	sub	sp, #56	@ 0x38
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e84:	231a      	movs	r3, #26
 8005e86:	2218      	movs	r2, #24
 8005e88:	189b      	adds	r3, r3, r2
 8005e8a:	19db      	adds	r3, r3, r7
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	689a      	ldr	r2, [r3, #8]
 8005e94:	69fb      	ldr	r3, [r7, #28]
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	69db      	ldr	r3, [r3, #28]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4ac3      	ldr	r2, [pc, #780]	@ (80061bc <UART_SetConfig+0x340>)
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	0019      	movs	r1, r3
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	4abe      	ldr	r2, [pc, #760]	@ (80061c0 <UART_SetConfig+0x344>)
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	0019      	movs	r1, r3
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	699b      	ldr	r3, [r3, #24]
 8005eda:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4ab8      	ldr	r2, [pc, #736]	@ (80061c4 <UART_SetConfig+0x348>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d004      	beq.n	8005ef0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005eec:	4313      	orrs	r3, r2
 8005eee:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	4ab4      	ldr	r2, [pc, #720]	@ (80061c8 <UART_SetConfig+0x34c>)
 8005ef8:	4013      	ands	r3, r2
 8005efa:	0019      	movs	r1, r3
 8005efc:	69fb      	ldr	r3, [r7, #28]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f02:	430a      	orrs	r2, r1
 8005f04:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4ab0      	ldr	r2, [pc, #704]	@ (80061cc <UART_SetConfig+0x350>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d131      	bne.n	8005f74 <UART_SetConfig+0xf8>
 8005f10:	4baf      	ldr	r3, [pc, #700]	@ (80061d0 <UART_SetConfig+0x354>)
 8005f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f14:	2203      	movs	r2, #3
 8005f16:	4013      	ands	r3, r2
 8005f18:	2b03      	cmp	r3, #3
 8005f1a:	d01d      	beq.n	8005f58 <UART_SetConfig+0xdc>
 8005f1c:	d823      	bhi.n	8005f66 <UART_SetConfig+0xea>
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d00c      	beq.n	8005f3c <UART_SetConfig+0xc0>
 8005f22:	d820      	bhi.n	8005f66 <UART_SetConfig+0xea>
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d002      	beq.n	8005f2e <UART_SetConfig+0xb2>
 8005f28:	2b01      	cmp	r3, #1
 8005f2a:	d00e      	beq.n	8005f4a <UART_SetConfig+0xce>
 8005f2c:	e01b      	b.n	8005f66 <UART_SetConfig+0xea>
 8005f2e:	231b      	movs	r3, #27
 8005f30:	2218      	movs	r2, #24
 8005f32:	189b      	adds	r3, r3, r2
 8005f34:	19db      	adds	r3, r3, r7
 8005f36:	2201      	movs	r2, #1
 8005f38:	701a      	strb	r2, [r3, #0]
 8005f3a:	e0b4      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005f3c:	231b      	movs	r3, #27
 8005f3e:	2218      	movs	r2, #24
 8005f40:	189b      	adds	r3, r3, r2
 8005f42:	19db      	adds	r3, r3, r7
 8005f44:	2202      	movs	r2, #2
 8005f46:	701a      	strb	r2, [r3, #0]
 8005f48:	e0ad      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005f4a:	231b      	movs	r3, #27
 8005f4c:	2218      	movs	r2, #24
 8005f4e:	189b      	adds	r3, r3, r2
 8005f50:	19db      	adds	r3, r3, r7
 8005f52:	2204      	movs	r2, #4
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	e0a6      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005f58:	231b      	movs	r3, #27
 8005f5a:	2218      	movs	r2, #24
 8005f5c:	189b      	adds	r3, r3, r2
 8005f5e:	19db      	adds	r3, r3, r7
 8005f60:	2208      	movs	r2, #8
 8005f62:	701a      	strb	r2, [r3, #0]
 8005f64:	e09f      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005f66:	231b      	movs	r3, #27
 8005f68:	2218      	movs	r2, #24
 8005f6a:	189b      	adds	r3, r3, r2
 8005f6c:	19db      	adds	r3, r3, r7
 8005f6e:	2210      	movs	r2, #16
 8005f70:	701a      	strb	r2, [r3, #0]
 8005f72:	e098      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a96      	ldr	r2, [pc, #600]	@ (80061d4 <UART_SetConfig+0x358>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d131      	bne.n	8005fe2 <UART_SetConfig+0x166>
 8005f7e:	4b94      	ldr	r3, [pc, #592]	@ (80061d0 <UART_SetConfig+0x354>)
 8005f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f82:	220c      	movs	r2, #12
 8005f84:	4013      	ands	r3, r2
 8005f86:	2b0c      	cmp	r3, #12
 8005f88:	d01d      	beq.n	8005fc6 <UART_SetConfig+0x14a>
 8005f8a:	d823      	bhi.n	8005fd4 <UART_SetConfig+0x158>
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d00c      	beq.n	8005faa <UART_SetConfig+0x12e>
 8005f90:	d820      	bhi.n	8005fd4 <UART_SetConfig+0x158>
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d002      	beq.n	8005f9c <UART_SetConfig+0x120>
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	d00e      	beq.n	8005fb8 <UART_SetConfig+0x13c>
 8005f9a:	e01b      	b.n	8005fd4 <UART_SetConfig+0x158>
 8005f9c:	231b      	movs	r3, #27
 8005f9e:	2218      	movs	r2, #24
 8005fa0:	189b      	adds	r3, r3, r2
 8005fa2:	19db      	adds	r3, r3, r7
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	701a      	strb	r2, [r3, #0]
 8005fa8:	e07d      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005faa:	231b      	movs	r3, #27
 8005fac:	2218      	movs	r2, #24
 8005fae:	189b      	adds	r3, r3, r2
 8005fb0:	19db      	adds	r3, r3, r7
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	701a      	strb	r2, [r3, #0]
 8005fb6:	e076      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005fb8:	231b      	movs	r3, #27
 8005fba:	2218      	movs	r2, #24
 8005fbc:	189b      	adds	r3, r3, r2
 8005fbe:	19db      	adds	r3, r3, r7
 8005fc0:	2204      	movs	r2, #4
 8005fc2:	701a      	strb	r2, [r3, #0]
 8005fc4:	e06f      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005fc6:	231b      	movs	r3, #27
 8005fc8:	2218      	movs	r2, #24
 8005fca:	189b      	adds	r3, r3, r2
 8005fcc:	19db      	adds	r3, r3, r7
 8005fce:	2208      	movs	r2, #8
 8005fd0:	701a      	strb	r2, [r3, #0]
 8005fd2:	e068      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005fd4:	231b      	movs	r3, #27
 8005fd6:	2218      	movs	r2, #24
 8005fd8:	189b      	adds	r3, r3, r2
 8005fda:	19db      	adds	r3, r3, r7
 8005fdc:	2210      	movs	r2, #16
 8005fde:	701a      	strb	r2, [r3, #0]
 8005fe0:	e061      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005fe2:	69fb      	ldr	r3, [r7, #28]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a7c      	ldr	r2, [pc, #496]	@ (80061d8 <UART_SetConfig+0x35c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d106      	bne.n	8005ffa <UART_SetConfig+0x17e>
 8005fec:	231b      	movs	r3, #27
 8005fee:	2218      	movs	r2, #24
 8005ff0:	189b      	adds	r3, r3, r2
 8005ff2:	19db      	adds	r3, r3, r7
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	701a      	strb	r2, [r3, #0]
 8005ff8:	e055      	b.n	80060a6 <UART_SetConfig+0x22a>
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a77      	ldr	r2, [pc, #476]	@ (80061dc <UART_SetConfig+0x360>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d106      	bne.n	8006012 <UART_SetConfig+0x196>
 8006004:	231b      	movs	r3, #27
 8006006:	2218      	movs	r2, #24
 8006008:	189b      	adds	r3, r3, r2
 800600a:	19db      	adds	r3, r3, r7
 800600c:	2200      	movs	r2, #0
 800600e:	701a      	strb	r2, [r3, #0]
 8006010:	e049      	b.n	80060a6 <UART_SetConfig+0x22a>
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a6b      	ldr	r2, [pc, #428]	@ (80061c4 <UART_SetConfig+0x348>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d13e      	bne.n	800609a <UART_SetConfig+0x21e>
 800601c:	4b6c      	ldr	r3, [pc, #432]	@ (80061d0 <UART_SetConfig+0x354>)
 800601e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006020:	23c0      	movs	r3, #192	@ 0xc0
 8006022:	011b      	lsls	r3, r3, #4
 8006024:	4013      	ands	r3, r2
 8006026:	22c0      	movs	r2, #192	@ 0xc0
 8006028:	0112      	lsls	r2, r2, #4
 800602a:	4293      	cmp	r3, r2
 800602c:	d027      	beq.n	800607e <UART_SetConfig+0x202>
 800602e:	22c0      	movs	r2, #192	@ 0xc0
 8006030:	0112      	lsls	r2, r2, #4
 8006032:	4293      	cmp	r3, r2
 8006034:	d82a      	bhi.n	800608c <UART_SetConfig+0x210>
 8006036:	2280      	movs	r2, #128	@ 0x80
 8006038:	0112      	lsls	r2, r2, #4
 800603a:	4293      	cmp	r3, r2
 800603c:	d011      	beq.n	8006062 <UART_SetConfig+0x1e6>
 800603e:	2280      	movs	r2, #128	@ 0x80
 8006040:	0112      	lsls	r2, r2, #4
 8006042:	4293      	cmp	r3, r2
 8006044:	d822      	bhi.n	800608c <UART_SetConfig+0x210>
 8006046:	2b00      	cmp	r3, #0
 8006048:	d004      	beq.n	8006054 <UART_SetConfig+0x1d8>
 800604a:	2280      	movs	r2, #128	@ 0x80
 800604c:	00d2      	lsls	r2, r2, #3
 800604e:	4293      	cmp	r3, r2
 8006050:	d00e      	beq.n	8006070 <UART_SetConfig+0x1f4>
 8006052:	e01b      	b.n	800608c <UART_SetConfig+0x210>
 8006054:	231b      	movs	r3, #27
 8006056:	2218      	movs	r2, #24
 8006058:	189b      	adds	r3, r3, r2
 800605a:	19db      	adds	r3, r3, r7
 800605c:	2200      	movs	r2, #0
 800605e:	701a      	strb	r2, [r3, #0]
 8006060:	e021      	b.n	80060a6 <UART_SetConfig+0x22a>
 8006062:	231b      	movs	r3, #27
 8006064:	2218      	movs	r2, #24
 8006066:	189b      	adds	r3, r3, r2
 8006068:	19db      	adds	r3, r3, r7
 800606a:	2202      	movs	r2, #2
 800606c:	701a      	strb	r2, [r3, #0]
 800606e:	e01a      	b.n	80060a6 <UART_SetConfig+0x22a>
 8006070:	231b      	movs	r3, #27
 8006072:	2218      	movs	r2, #24
 8006074:	189b      	adds	r3, r3, r2
 8006076:	19db      	adds	r3, r3, r7
 8006078:	2204      	movs	r2, #4
 800607a:	701a      	strb	r2, [r3, #0]
 800607c:	e013      	b.n	80060a6 <UART_SetConfig+0x22a>
 800607e:	231b      	movs	r3, #27
 8006080:	2218      	movs	r2, #24
 8006082:	189b      	adds	r3, r3, r2
 8006084:	19db      	adds	r3, r3, r7
 8006086:	2208      	movs	r2, #8
 8006088:	701a      	strb	r2, [r3, #0]
 800608a:	e00c      	b.n	80060a6 <UART_SetConfig+0x22a>
 800608c:	231b      	movs	r3, #27
 800608e:	2218      	movs	r2, #24
 8006090:	189b      	adds	r3, r3, r2
 8006092:	19db      	adds	r3, r3, r7
 8006094:	2210      	movs	r2, #16
 8006096:	701a      	strb	r2, [r3, #0]
 8006098:	e005      	b.n	80060a6 <UART_SetConfig+0x22a>
 800609a:	231b      	movs	r3, #27
 800609c:	2218      	movs	r2, #24
 800609e:	189b      	adds	r3, r3, r2
 80060a0:	19db      	adds	r3, r3, r7
 80060a2:	2210      	movs	r2, #16
 80060a4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80060a6:	69fb      	ldr	r3, [r7, #28]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a46      	ldr	r2, [pc, #280]	@ (80061c4 <UART_SetConfig+0x348>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d000      	beq.n	80060b2 <UART_SetConfig+0x236>
 80060b0:	e09a      	b.n	80061e8 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80060b2:	231b      	movs	r3, #27
 80060b4:	2218      	movs	r2, #24
 80060b6:	189b      	adds	r3, r3, r2
 80060b8:	19db      	adds	r3, r3, r7
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	2b08      	cmp	r3, #8
 80060be:	d01d      	beq.n	80060fc <UART_SetConfig+0x280>
 80060c0:	dc20      	bgt.n	8006104 <UART_SetConfig+0x288>
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	d015      	beq.n	80060f2 <UART_SetConfig+0x276>
 80060c6:	dc1d      	bgt.n	8006104 <UART_SetConfig+0x288>
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d002      	beq.n	80060d2 <UART_SetConfig+0x256>
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d005      	beq.n	80060dc <UART_SetConfig+0x260>
 80060d0:	e018      	b.n	8006104 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060d2:	f7fe fc55 	bl	8004980 <HAL_RCC_GetPCLK1Freq>
 80060d6:	0003      	movs	r3, r0
 80060d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80060da:	e01c      	b.n	8006116 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80060dc:	4b3c      	ldr	r3, [pc, #240]	@ (80061d0 <UART_SetConfig+0x354>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2210      	movs	r2, #16
 80060e2:	4013      	ands	r3, r2
 80060e4:	d002      	beq.n	80060ec <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80060e6:	4b3e      	ldr	r3, [pc, #248]	@ (80061e0 <UART_SetConfig+0x364>)
 80060e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80060ea:	e014      	b.n	8006116 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80060ec:	4b3d      	ldr	r3, [pc, #244]	@ (80061e4 <UART_SetConfig+0x368>)
 80060ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80060f0:	e011      	b.n	8006116 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060f2:	f7fe fbb5 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 80060f6:	0003      	movs	r3, r0
 80060f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80060fa:	e00c      	b.n	8006116 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060fc:	2380      	movs	r3, #128	@ 0x80
 80060fe:	021b      	lsls	r3, r3, #8
 8006100:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006102:	e008      	b.n	8006116 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006108:	231a      	movs	r3, #26
 800610a:	2218      	movs	r2, #24
 800610c:	189b      	adds	r3, r3, r2
 800610e:	19db      	adds	r3, r3, r7
 8006110:	2201      	movs	r2, #1
 8006112:	701a      	strb	r2, [r3, #0]
        break;
 8006114:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d100      	bne.n	800611e <UART_SetConfig+0x2a2>
 800611c:	e133      	b.n	8006386 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	0013      	movs	r3, r2
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	189b      	adds	r3, r3, r2
 8006128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800612a:	429a      	cmp	r2, r3
 800612c:	d305      	bcc.n	800613a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006134:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006136:	429a      	cmp	r2, r3
 8006138:	d906      	bls.n	8006148 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800613a:	231a      	movs	r3, #26
 800613c:	2218      	movs	r2, #24
 800613e:	189b      	adds	r3, r3, r2
 8006140:	19db      	adds	r3, r3, r7
 8006142:	2201      	movs	r2, #1
 8006144:	701a      	strb	r2, [r3, #0]
 8006146:	e11e      	b.n	8006386 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614a:	613b      	str	r3, [r7, #16]
 800614c:	2300      	movs	r3, #0
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	6939      	ldr	r1, [r7, #16]
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	000b      	movs	r3, r1
 8006156:	0e1b      	lsrs	r3, r3, #24
 8006158:	0010      	movs	r0, r2
 800615a:	0205      	lsls	r5, r0, #8
 800615c:	431d      	orrs	r5, r3
 800615e:	000b      	movs	r3, r1
 8006160:	021c      	lsls	r4, r3, #8
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	085b      	lsrs	r3, r3, #1
 8006168:	60bb      	str	r3, [r7, #8]
 800616a:	2300      	movs	r3, #0
 800616c:	60fb      	str	r3, [r7, #12]
 800616e:	68b8      	ldr	r0, [r7, #8]
 8006170:	68f9      	ldr	r1, [r7, #12]
 8006172:	1900      	adds	r0, r0, r4
 8006174:	4169      	adcs	r1, r5
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	603b      	str	r3, [r7, #0]
 800617c:	2300      	movs	r3, #0
 800617e:	607b      	str	r3, [r7, #4]
 8006180:	683a      	ldr	r2, [r7, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f7fa f856 	bl	8000234 <__aeabi_uldivmod>
 8006188:	0002      	movs	r2, r0
 800618a:	000b      	movs	r3, r1
 800618c:	0013      	movs	r3, r2
 800618e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006190:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006192:	23c0      	movs	r3, #192	@ 0xc0
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	429a      	cmp	r2, r3
 8006198:	d309      	bcc.n	80061ae <UART_SetConfig+0x332>
 800619a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800619c:	2380      	movs	r3, #128	@ 0x80
 800619e:	035b      	lsls	r3, r3, #13
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d204      	bcs.n	80061ae <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061aa:	60da      	str	r2, [r3, #12]
 80061ac:	e0eb      	b.n	8006386 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80061ae:	231a      	movs	r3, #26
 80061b0:	2218      	movs	r2, #24
 80061b2:	189b      	adds	r3, r3, r2
 80061b4:	19db      	adds	r3, r3, r7
 80061b6:	2201      	movs	r2, #1
 80061b8:	701a      	strb	r2, [r3, #0]
 80061ba:	e0e4      	b.n	8006386 <UART_SetConfig+0x50a>
 80061bc:	efff69f3 	.word	0xefff69f3
 80061c0:	ffffcfff 	.word	0xffffcfff
 80061c4:	40004800 	.word	0x40004800
 80061c8:	fffff4ff 	.word	0xfffff4ff
 80061cc:	40013800 	.word	0x40013800
 80061d0:	40021000 	.word	0x40021000
 80061d4:	40004400 	.word	0x40004400
 80061d8:	40004c00 	.word	0x40004c00
 80061dc:	40005000 	.word	0x40005000
 80061e0:	003d0900 	.word	0x003d0900
 80061e4:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	69da      	ldr	r2, [r3, #28]
 80061ec:	2380      	movs	r3, #128	@ 0x80
 80061ee:	021b      	lsls	r3, r3, #8
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d000      	beq.n	80061f6 <UART_SetConfig+0x37a>
 80061f4:	e070      	b.n	80062d8 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80061f6:	231b      	movs	r3, #27
 80061f8:	2218      	movs	r2, #24
 80061fa:	189b      	adds	r3, r3, r2
 80061fc:	19db      	adds	r3, r3, r7
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	2b08      	cmp	r3, #8
 8006202:	d822      	bhi.n	800624a <UART_SetConfig+0x3ce>
 8006204:	009a      	lsls	r2, r3, #2
 8006206:	4b67      	ldr	r3, [pc, #412]	@ (80063a4 <UART_SetConfig+0x528>)
 8006208:	18d3      	adds	r3, r2, r3
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800620e:	f7fe fbb7 	bl	8004980 <HAL_RCC_GetPCLK1Freq>
 8006212:	0003      	movs	r3, r0
 8006214:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006216:	e021      	b.n	800625c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006218:	f7fe fbc8 	bl	80049ac <HAL_RCC_GetPCLK2Freq>
 800621c:	0003      	movs	r3, r0
 800621e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006220:	e01c      	b.n	800625c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006222:	4b61      	ldr	r3, [pc, #388]	@ (80063a8 <UART_SetConfig+0x52c>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2210      	movs	r2, #16
 8006228:	4013      	ands	r3, r2
 800622a:	d002      	beq.n	8006232 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800622c:	4b5f      	ldr	r3, [pc, #380]	@ (80063ac <UART_SetConfig+0x530>)
 800622e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006230:	e014      	b.n	800625c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8006232:	4b5f      	ldr	r3, [pc, #380]	@ (80063b0 <UART_SetConfig+0x534>)
 8006234:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006236:	e011      	b.n	800625c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006238:	f7fe fb12 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 800623c:	0003      	movs	r3, r0
 800623e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006240:	e00c      	b.n	800625c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006242:	2380      	movs	r3, #128	@ 0x80
 8006244:	021b      	lsls	r3, r3, #8
 8006246:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006248:	e008      	b.n	800625c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800624a:	2300      	movs	r3, #0
 800624c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800624e:	231a      	movs	r3, #26
 8006250:	2218      	movs	r2, #24
 8006252:	189b      	adds	r3, r3, r2
 8006254:	19db      	adds	r3, r3, r7
 8006256:	2201      	movs	r2, #1
 8006258:	701a      	strb	r2, [r3, #0]
        break;
 800625a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625e:	2b00      	cmp	r3, #0
 8006260:	d100      	bne.n	8006264 <UART_SetConfig+0x3e8>
 8006262:	e090      	b.n	8006386 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006266:	005a      	lsls	r2, r3, #1
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	085b      	lsrs	r3, r3, #1
 800626e:	18d2      	adds	r2, r2, r3
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	0019      	movs	r1, r3
 8006276:	0010      	movs	r0, r2
 8006278:	f7f9 ff50 	bl	800011c <__udivsi3>
 800627c:	0003      	movs	r3, r0
 800627e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006282:	2b0f      	cmp	r3, #15
 8006284:	d921      	bls.n	80062ca <UART_SetConfig+0x44e>
 8006286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006288:	2380      	movs	r3, #128	@ 0x80
 800628a:	025b      	lsls	r3, r3, #9
 800628c:	429a      	cmp	r2, r3
 800628e:	d21c      	bcs.n	80062ca <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006292:	b29a      	uxth	r2, r3
 8006294:	200e      	movs	r0, #14
 8006296:	2418      	movs	r4, #24
 8006298:	1903      	adds	r3, r0, r4
 800629a:	19db      	adds	r3, r3, r7
 800629c:	210f      	movs	r1, #15
 800629e:	438a      	bics	r2, r1
 80062a0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a4:	085b      	lsrs	r3, r3, #1
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	2207      	movs	r2, #7
 80062aa:	4013      	ands	r3, r2
 80062ac:	b299      	uxth	r1, r3
 80062ae:	1903      	adds	r3, r0, r4
 80062b0:	19db      	adds	r3, r3, r7
 80062b2:	1902      	adds	r2, r0, r4
 80062b4:	19d2      	adds	r2, r2, r7
 80062b6:	8812      	ldrh	r2, [r2, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	1902      	adds	r2, r0, r4
 80062c2:	19d2      	adds	r2, r2, r7
 80062c4:	8812      	ldrh	r2, [r2, #0]
 80062c6:	60da      	str	r2, [r3, #12]
 80062c8:	e05d      	b.n	8006386 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80062ca:	231a      	movs	r3, #26
 80062cc:	2218      	movs	r2, #24
 80062ce:	189b      	adds	r3, r3, r2
 80062d0:	19db      	adds	r3, r3, r7
 80062d2:	2201      	movs	r2, #1
 80062d4:	701a      	strb	r2, [r3, #0]
 80062d6:	e056      	b.n	8006386 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062d8:	231b      	movs	r3, #27
 80062da:	2218      	movs	r2, #24
 80062dc:	189b      	adds	r3, r3, r2
 80062de:	19db      	adds	r3, r3, r7
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	2b08      	cmp	r3, #8
 80062e4:	d822      	bhi.n	800632c <UART_SetConfig+0x4b0>
 80062e6:	009a      	lsls	r2, r3, #2
 80062e8:	4b32      	ldr	r3, [pc, #200]	@ (80063b4 <UART_SetConfig+0x538>)
 80062ea:	18d3      	adds	r3, r2, r3
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f0:	f7fe fb46 	bl	8004980 <HAL_RCC_GetPCLK1Freq>
 80062f4:	0003      	movs	r3, r0
 80062f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062f8:	e021      	b.n	800633e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062fa:	f7fe fb57 	bl	80049ac <HAL_RCC_GetPCLK2Freq>
 80062fe:	0003      	movs	r3, r0
 8006300:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006302:	e01c      	b.n	800633e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006304:	4b28      	ldr	r3, [pc, #160]	@ (80063a8 <UART_SetConfig+0x52c>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2210      	movs	r2, #16
 800630a:	4013      	ands	r3, r2
 800630c:	d002      	beq.n	8006314 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800630e:	4b27      	ldr	r3, [pc, #156]	@ (80063ac <UART_SetConfig+0x530>)
 8006310:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006312:	e014      	b.n	800633e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8006314:	4b26      	ldr	r3, [pc, #152]	@ (80063b0 <UART_SetConfig+0x534>)
 8006316:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006318:	e011      	b.n	800633e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800631a:	f7fe faa1 	bl	8004860 <HAL_RCC_GetSysClockFreq>
 800631e:	0003      	movs	r3, r0
 8006320:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006322:	e00c      	b.n	800633e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006324:	2380      	movs	r3, #128	@ 0x80
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800632a:	e008      	b.n	800633e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8006330:	231a      	movs	r3, #26
 8006332:	2218      	movs	r2, #24
 8006334:	189b      	adds	r3, r3, r2
 8006336:	19db      	adds	r3, r3, r7
 8006338:	2201      	movs	r2, #1
 800633a:	701a      	strb	r2, [r3, #0]
        break;
 800633c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800633e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006340:	2b00      	cmp	r3, #0
 8006342:	d020      	beq.n	8006386 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006344:	69fb      	ldr	r3, [r7, #28]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	085a      	lsrs	r2, r3, #1
 800634a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634c:	18d2      	adds	r2, r2, r3
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	0019      	movs	r1, r3
 8006354:	0010      	movs	r0, r2
 8006356:	f7f9 fee1 	bl	800011c <__udivsi3>
 800635a:	0003      	movs	r3, r0
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800635e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006360:	2b0f      	cmp	r3, #15
 8006362:	d90a      	bls.n	800637a <UART_SetConfig+0x4fe>
 8006364:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006366:	2380      	movs	r3, #128	@ 0x80
 8006368:	025b      	lsls	r3, r3, #9
 800636a:	429a      	cmp	r2, r3
 800636c:	d205      	bcs.n	800637a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006370:	b29a      	uxth	r2, r3
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	60da      	str	r2, [r3, #12]
 8006378:	e005      	b.n	8006386 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800637a:	231a      	movs	r3, #26
 800637c:	2218      	movs	r2, #24
 800637e:	189b      	adds	r3, r3, r2
 8006380:	19db      	adds	r3, r3, r7
 8006382:	2201      	movs	r2, #1
 8006384:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	2200      	movs	r2, #0
 800638a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800638c:	69fb      	ldr	r3, [r7, #28]
 800638e:	2200      	movs	r2, #0
 8006390:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006392:	231a      	movs	r3, #26
 8006394:	2218      	movs	r2, #24
 8006396:	189b      	adds	r3, r3, r2
 8006398:	19db      	adds	r3, r3, r7
 800639a:	781b      	ldrb	r3, [r3, #0]
}
 800639c:	0018      	movs	r0, r3
 800639e:	46bd      	mov	sp, r7
 80063a0:	b00e      	add	sp, #56	@ 0x38
 80063a2:	bdb0      	pop	{r4, r5, r7, pc}
 80063a4:	08007960 	.word	0x08007960
 80063a8:	40021000 	.word	0x40021000
 80063ac:	003d0900 	.word	0x003d0900
 80063b0:	00f42400 	.word	0x00f42400
 80063b4:	08007984 	.word	0x08007984

080063b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b082      	sub	sp, #8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c4:	2208      	movs	r2, #8
 80063c6:	4013      	ands	r3, r2
 80063c8:	d00b      	beq.n	80063e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	4a4a      	ldr	r2, [pc, #296]	@ (80064fc <UART_AdvFeatureConfig+0x144>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	0019      	movs	r1, r3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	430a      	orrs	r2, r1
 80063e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e6:	2201      	movs	r2, #1
 80063e8:	4013      	ands	r3, r2
 80063ea:	d00b      	beq.n	8006404 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	4a43      	ldr	r2, [pc, #268]	@ (8006500 <UART_AdvFeatureConfig+0x148>)
 80063f4:	4013      	ands	r3, r2
 80063f6:	0019      	movs	r1, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	430a      	orrs	r2, r1
 8006402:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006408:	2202      	movs	r2, #2
 800640a:	4013      	ands	r3, r2
 800640c:	d00b      	beq.n	8006426 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	4a3b      	ldr	r2, [pc, #236]	@ (8006504 <UART_AdvFeatureConfig+0x14c>)
 8006416:	4013      	ands	r3, r2
 8006418:	0019      	movs	r1, r3
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	430a      	orrs	r2, r1
 8006424:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642a:	2204      	movs	r2, #4
 800642c:	4013      	ands	r3, r2
 800642e:	d00b      	beq.n	8006448 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	4a34      	ldr	r2, [pc, #208]	@ (8006508 <UART_AdvFeatureConfig+0x150>)
 8006438:	4013      	ands	r3, r2
 800643a:	0019      	movs	r1, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	430a      	orrs	r2, r1
 8006446:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644c:	2210      	movs	r2, #16
 800644e:	4013      	ands	r3, r2
 8006450:	d00b      	beq.n	800646a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	4a2c      	ldr	r2, [pc, #176]	@ (800650c <UART_AdvFeatureConfig+0x154>)
 800645a:	4013      	ands	r3, r2
 800645c:	0019      	movs	r1, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	430a      	orrs	r2, r1
 8006468:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	2220      	movs	r2, #32
 8006470:	4013      	ands	r3, r2
 8006472:	d00b      	beq.n	800648c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	4a25      	ldr	r2, [pc, #148]	@ (8006510 <UART_AdvFeatureConfig+0x158>)
 800647c:	4013      	ands	r3, r2
 800647e:	0019      	movs	r1, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	430a      	orrs	r2, r1
 800648a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006490:	2240      	movs	r2, #64	@ 0x40
 8006492:	4013      	ands	r3, r2
 8006494:	d01d      	beq.n	80064d2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	4a1d      	ldr	r2, [pc, #116]	@ (8006514 <UART_AdvFeatureConfig+0x15c>)
 800649e:	4013      	ands	r3, r2
 80064a0:	0019      	movs	r1, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	430a      	orrs	r2, r1
 80064ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064b2:	2380      	movs	r3, #128	@ 0x80
 80064b4:	035b      	lsls	r3, r3, #13
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d10b      	bne.n	80064d2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	4a15      	ldr	r2, [pc, #84]	@ (8006518 <UART_AdvFeatureConfig+0x160>)
 80064c2:	4013      	ands	r3, r2
 80064c4:	0019      	movs	r1, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d6:	2280      	movs	r2, #128	@ 0x80
 80064d8:	4013      	ands	r3, r2
 80064da:	d00b      	beq.n	80064f4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	4a0e      	ldr	r2, [pc, #56]	@ (800651c <UART_AdvFeatureConfig+0x164>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	0019      	movs	r1, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	605a      	str	r2, [r3, #4]
  }
}
 80064f4:	46c0      	nop			@ (mov r8, r8)
 80064f6:	46bd      	mov	sp, r7
 80064f8:	b002      	add	sp, #8
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	ffff7fff 	.word	0xffff7fff
 8006500:	fffdffff 	.word	0xfffdffff
 8006504:	fffeffff 	.word	0xfffeffff
 8006508:	fffbffff 	.word	0xfffbffff
 800650c:	ffffefff 	.word	0xffffefff
 8006510:	ffffdfff 	.word	0xffffdfff
 8006514:	ffefffff 	.word	0xffefffff
 8006518:	ff9fffff 	.word	0xff9fffff
 800651c:	fff7ffff 	.word	0xfff7ffff

08006520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b092      	sub	sp, #72	@ 0x48
 8006524:	af02      	add	r7, sp, #8
 8006526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2284      	movs	r2, #132	@ 0x84
 800652c:	2100      	movs	r1, #0
 800652e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006530:	f7fa fdcc 	bl	80010cc <HAL_GetTick>
 8006534:	0003      	movs	r3, r0
 8006536:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2208      	movs	r2, #8
 8006540:	4013      	ands	r3, r2
 8006542:	2b08      	cmp	r3, #8
 8006544:	d12c      	bne.n	80065a0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006548:	2280      	movs	r2, #128	@ 0x80
 800654a:	0391      	lsls	r1, r2, #14
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	4a46      	ldr	r2, [pc, #280]	@ (8006668 <UART_CheckIdleState+0x148>)
 8006550:	9200      	str	r2, [sp, #0]
 8006552:	2200      	movs	r2, #0
 8006554:	f000 f88c 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 8006558:	1e03      	subs	r3, r0, #0
 800655a:	d021      	beq.n	80065a0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800655c:	f3ef 8310 	mrs	r3, PRIMASK
 8006560:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006564:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006566:	2301      	movs	r3, #1
 8006568:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800656a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656c:	f383 8810 	msr	PRIMASK, r3
}
 8006570:	46c0      	nop			@ (mov r8, r8)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2180      	movs	r1, #128	@ 0x80
 800657e:	438a      	bics	r2, r1
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006588:	f383 8810 	msr	PRIMASK, r3
}
 800658c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2220      	movs	r2, #32
 8006592:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2278      	movs	r2, #120	@ 0x78
 8006598:	2100      	movs	r1, #0
 800659a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e05f      	b.n	8006660 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2204      	movs	r2, #4
 80065a8:	4013      	ands	r3, r2
 80065aa:	2b04      	cmp	r3, #4
 80065ac:	d146      	bne.n	800663c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80065ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065b0:	2280      	movs	r2, #128	@ 0x80
 80065b2:	03d1      	lsls	r1, r2, #15
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	4a2c      	ldr	r2, [pc, #176]	@ (8006668 <UART_CheckIdleState+0x148>)
 80065b8:	9200      	str	r2, [sp, #0]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f000 f858 	bl	8006670 <UART_WaitOnFlagUntilTimeout>
 80065c0:	1e03      	subs	r3, r0, #0
 80065c2:	d03b      	beq.n	800663c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065c4:	f3ef 8310 	mrs	r3, PRIMASK
 80065c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80065ca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ce:	2301      	movs	r3, #1
 80065d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	f383 8810 	msr	PRIMASK, r3
}
 80065d8:	46c0      	nop			@ (mov r8, r8)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4921      	ldr	r1, [pc, #132]	@ (800666c <UART_CheckIdleState+0x14c>)
 80065e6:	400a      	ands	r2, r1
 80065e8:	601a      	str	r2, [r3, #0]
 80065ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	f383 8810 	msr	PRIMASK, r3
}
 80065f4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065f6:	f3ef 8310 	mrs	r3, PRIMASK
 80065fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80065fc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006600:	2301      	movs	r3, #1
 8006602:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	f383 8810 	msr	PRIMASK, r3
}
 800660a:	46c0      	nop			@ (mov r8, r8)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2101      	movs	r1, #1
 8006618:	438a      	bics	r2, r1
 800661a:	609a      	str	r2, [r3, #8]
 800661c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006620:	6a3b      	ldr	r3, [r7, #32]
 8006622:	f383 8810 	msr	PRIMASK, r3
}
 8006626:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2280      	movs	r2, #128	@ 0x80
 800662c:	2120      	movs	r1, #32
 800662e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2278      	movs	r2, #120	@ 0x78
 8006634:	2100      	movs	r1, #0
 8006636:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006638:	2303      	movs	r3, #3
 800663a:	e011      	b.n	8006660 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2220      	movs	r2, #32
 8006640:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2280      	movs	r2, #128	@ 0x80
 8006646:	2120      	movs	r1, #32
 8006648:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2278      	movs	r2, #120	@ 0x78
 800665a:	2100      	movs	r1, #0
 800665c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800665e:	2300      	movs	r3, #0
}
 8006660:	0018      	movs	r0, r3
 8006662:	46bd      	mov	sp, r7
 8006664:	b010      	add	sp, #64	@ 0x40
 8006666:	bd80      	pop	{r7, pc}
 8006668:	01ffffff 	.word	0x01ffffff
 800666c:	fffffedf 	.word	0xfffffedf

08006670 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	603b      	str	r3, [r7, #0]
 800667c:	1dfb      	adds	r3, r7, #7
 800667e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006680:	e051      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	3301      	adds	r3, #1
 8006686:	d04e      	beq.n	8006726 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006688:	f7fa fd20 	bl	80010cc <HAL_GetTick>
 800668c:	0002      	movs	r2, r0
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	1ad3      	subs	r3, r2, r3
 8006692:	69ba      	ldr	r2, [r7, #24]
 8006694:	429a      	cmp	r2, r3
 8006696:	d302      	bcc.n	800669e <UART_WaitOnFlagUntilTimeout+0x2e>
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e051      	b.n	8006746 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2204      	movs	r2, #4
 80066aa:	4013      	ands	r3, r2
 80066ac:	d03b      	beq.n	8006726 <UART_WaitOnFlagUntilTimeout+0xb6>
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2b80      	cmp	r3, #128	@ 0x80
 80066b2:	d038      	beq.n	8006726 <UART_WaitOnFlagUntilTimeout+0xb6>
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	2b40      	cmp	r3, #64	@ 0x40
 80066b8:	d035      	beq.n	8006726 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	69db      	ldr	r3, [r3, #28]
 80066c0:	2208      	movs	r2, #8
 80066c2:	4013      	ands	r3, r2
 80066c4:	2b08      	cmp	r3, #8
 80066c6:	d111      	bne.n	80066ec <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	2208      	movs	r2, #8
 80066ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	0018      	movs	r0, r3
 80066d4:	f000 f83c 	bl	8006750 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2284      	movs	r2, #132	@ 0x84
 80066dc:	2108      	movs	r1, #8
 80066de:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2278      	movs	r2, #120	@ 0x78
 80066e4:	2100      	movs	r1, #0
 80066e6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e02c      	b.n	8006746 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	69da      	ldr	r2, [r3, #28]
 80066f2:	2380      	movs	r3, #128	@ 0x80
 80066f4:	011b      	lsls	r3, r3, #4
 80066f6:	401a      	ands	r2, r3
 80066f8:	2380      	movs	r3, #128	@ 0x80
 80066fa:	011b      	lsls	r3, r3, #4
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d112      	bne.n	8006726 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2280      	movs	r2, #128	@ 0x80
 8006706:	0112      	lsls	r2, r2, #4
 8006708:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	0018      	movs	r0, r3
 800670e:	f000 f81f 	bl	8006750 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2284      	movs	r2, #132	@ 0x84
 8006716:	2120      	movs	r1, #32
 8006718:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2278      	movs	r2, #120	@ 0x78
 800671e:	2100      	movs	r1, #0
 8006720:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e00f      	b.n	8006746 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	4013      	ands	r3, r2
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	425a      	negs	r2, r3
 8006736:	4153      	adcs	r3, r2
 8006738:	b2db      	uxtb	r3, r3
 800673a:	001a      	movs	r2, r3
 800673c:	1dfb      	adds	r3, r7, #7
 800673e:	781b      	ldrb	r3, [r3, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d09e      	beq.n	8006682 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006744:	2300      	movs	r3, #0
}
 8006746:	0018      	movs	r0, r3
 8006748:	46bd      	mov	sp, r7
 800674a:	b004      	add	sp, #16
 800674c:	bd80      	pop	{r7, pc}
	...

08006750 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b08e      	sub	sp, #56	@ 0x38
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006758:	f3ef 8310 	mrs	r3, PRIMASK
 800675c:	617b      	str	r3, [r7, #20]
  return(result);
 800675e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006760:	637b      	str	r3, [r7, #52]	@ 0x34
 8006762:	2301      	movs	r3, #1
 8006764:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006766:	69bb      	ldr	r3, [r7, #24]
 8006768:	f383 8810 	msr	PRIMASK, r3
}
 800676c:	46c0      	nop			@ (mov r8, r8)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4926      	ldr	r1, [pc, #152]	@ (8006814 <UART_EndRxTransfer+0xc4>)
 800677a:	400a      	ands	r2, r1
 800677c:	601a      	str	r2, [r3, #0]
 800677e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006780:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	f383 8810 	msr	PRIMASK, r3
}
 8006788:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800678a:	f3ef 8310 	mrs	r3, PRIMASK
 800678e:	623b      	str	r3, [r7, #32]
  return(result);
 8006790:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006792:	633b      	str	r3, [r7, #48]	@ 0x30
 8006794:	2301      	movs	r3, #1
 8006796:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679a:	f383 8810 	msr	PRIMASK, r3
}
 800679e:	46c0      	nop			@ (mov r8, r8)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689a      	ldr	r2, [r3, #8]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2101      	movs	r1, #1
 80067ac:	438a      	bics	r2, r1
 80067ae:	609a      	str	r2, [r3, #8]
 80067b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b6:	f383 8810 	msr	PRIMASK, r3
}
 80067ba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067c0:	2b01      	cmp	r3, #1
 80067c2:	d118      	bne.n	80067f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067c4:	f3ef 8310 	mrs	r3, PRIMASK
 80067c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80067ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067ce:	2301      	movs	r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f383 8810 	msr	PRIMASK, r3
}
 80067d8:	46c0      	nop			@ (mov r8, r8)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2110      	movs	r1, #16
 80067e6:	438a      	bics	r2, r1
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	f383 8810 	msr	PRIMASK, r3
}
 80067f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2280      	movs	r2, #128	@ 0x80
 80067fa:	2120      	movs	r1, #32
 80067fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2200      	movs	r2, #0
 8006802:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800680a:	46c0      	nop			@ (mov r8, r8)
 800680c:	46bd      	mov	sp, r7
 800680e:	b00e      	add	sp, #56	@ 0x38
 8006810:	bd80      	pop	{r7, pc}
 8006812:	46c0      	nop			@ (mov r8, r8)
 8006814:	fffffedf 	.word	0xfffffedf

08006818 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b084      	sub	sp, #16
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006824:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	225a      	movs	r2, #90	@ 0x5a
 800682a:	2100      	movs	r1, #0
 800682c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	0018      	movs	r0, r3
 8006832:	f7ff fb0f 	bl	8005e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006836:	46c0      	nop			@ (mov r8, r8)
 8006838:	46bd      	mov	sp, r7
 800683a:	b004      	add	sp, #16
 800683c:	bd80      	pop	{r7, pc}

0800683e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800683e:	b580      	push	{r7, lr}
 8006840:	b086      	sub	sp, #24
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006846:	f3ef 8310 	mrs	r3, PRIMASK
 800684a:	60bb      	str	r3, [r7, #8]
  return(result);
 800684c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800684e:	617b      	str	r3, [r7, #20]
 8006850:	2301      	movs	r3, #1
 8006852:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f383 8810 	msr	PRIMASK, r3
}
 800685a:	46c0      	nop			@ (mov r8, r8)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2140      	movs	r1, #64	@ 0x40
 8006868:	438a      	bics	r2, r1
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f383 8810 	msr	PRIMASK, r3
}
 8006876:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2220      	movs	r2, #32
 800687c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	0018      	movs	r0, r3
 8006888:	f7ff fadc 	bl	8005e44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800688c:	46c0      	nop			@ (mov r8, r8)
 800688e:	46bd      	mov	sp, r7
 8006890:	b006      	add	sp, #24
 8006892:	bd80      	pop	{r7, pc}

08006894 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800689c:	46c0      	nop			@ (mov r8, r8)
 800689e:	46bd      	mov	sp, r7
 80068a0:	b002      	add	sp, #8
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <std>:
 80068a4:	2300      	movs	r3, #0
 80068a6:	b510      	push	{r4, lr}
 80068a8:	0004      	movs	r4, r0
 80068aa:	6003      	str	r3, [r0, #0]
 80068ac:	6043      	str	r3, [r0, #4]
 80068ae:	6083      	str	r3, [r0, #8]
 80068b0:	8181      	strh	r1, [r0, #12]
 80068b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80068b4:	81c2      	strh	r2, [r0, #14]
 80068b6:	6103      	str	r3, [r0, #16]
 80068b8:	6143      	str	r3, [r0, #20]
 80068ba:	6183      	str	r3, [r0, #24]
 80068bc:	0019      	movs	r1, r3
 80068be:	2208      	movs	r2, #8
 80068c0:	305c      	adds	r0, #92	@ 0x5c
 80068c2:	f000 fa0f 	bl	8006ce4 <memset>
 80068c6:	4b0b      	ldr	r3, [pc, #44]	@ (80068f4 <std+0x50>)
 80068c8:	6224      	str	r4, [r4, #32]
 80068ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80068cc:	4b0a      	ldr	r3, [pc, #40]	@ (80068f8 <std+0x54>)
 80068ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 80068d0:	4b0a      	ldr	r3, [pc, #40]	@ (80068fc <std+0x58>)
 80068d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80068d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006900 <std+0x5c>)
 80068d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80068d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006904 <std+0x60>)
 80068da:	429c      	cmp	r4, r3
 80068dc:	d005      	beq.n	80068ea <std+0x46>
 80068de:	4b0a      	ldr	r3, [pc, #40]	@ (8006908 <std+0x64>)
 80068e0:	429c      	cmp	r4, r3
 80068e2:	d002      	beq.n	80068ea <std+0x46>
 80068e4:	4b09      	ldr	r3, [pc, #36]	@ (800690c <std+0x68>)
 80068e6:	429c      	cmp	r4, r3
 80068e8:	d103      	bne.n	80068f2 <std+0x4e>
 80068ea:	0020      	movs	r0, r4
 80068ec:	3058      	adds	r0, #88	@ 0x58
 80068ee:	f000 fa79 	bl	8006de4 <__retarget_lock_init_recursive>
 80068f2:	bd10      	pop	{r4, pc}
 80068f4:	08006b0d 	.word	0x08006b0d
 80068f8:	08006b35 	.word	0x08006b35
 80068fc:	08006b6d 	.word	0x08006b6d
 8006900:	08006b99 	.word	0x08006b99
 8006904:	20000234 	.word	0x20000234
 8006908:	2000029c 	.word	0x2000029c
 800690c:	20000304 	.word	0x20000304

08006910 <stdio_exit_handler>:
 8006910:	b510      	push	{r4, lr}
 8006912:	4a03      	ldr	r2, [pc, #12]	@ (8006920 <stdio_exit_handler+0x10>)
 8006914:	4903      	ldr	r1, [pc, #12]	@ (8006924 <stdio_exit_handler+0x14>)
 8006916:	4804      	ldr	r0, [pc, #16]	@ (8006928 <stdio_exit_handler+0x18>)
 8006918:	f000 f86c 	bl	80069f4 <_fwalk_sglue>
 800691c:	bd10      	pop	{r4, pc}
 800691e:	46c0      	nop			@ (mov r8, r8)
 8006920:	2000000c 	.word	0x2000000c
 8006924:	08007671 	.word	0x08007671
 8006928:	2000001c 	.word	0x2000001c

0800692c <cleanup_stdio>:
 800692c:	6841      	ldr	r1, [r0, #4]
 800692e:	4b0b      	ldr	r3, [pc, #44]	@ (800695c <cleanup_stdio+0x30>)
 8006930:	b510      	push	{r4, lr}
 8006932:	0004      	movs	r4, r0
 8006934:	4299      	cmp	r1, r3
 8006936:	d001      	beq.n	800693c <cleanup_stdio+0x10>
 8006938:	f000 fe9a 	bl	8007670 <_fflush_r>
 800693c:	68a1      	ldr	r1, [r4, #8]
 800693e:	4b08      	ldr	r3, [pc, #32]	@ (8006960 <cleanup_stdio+0x34>)
 8006940:	4299      	cmp	r1, r3
 8006942:	d002      	beq.n	800694a <cleanup_stdio+0x1e>
 8006944:	0020      	movs	r0, r4
 8006946:	f000 fe93 	bl	8007670 <_fflush_r>
 800694a:	68e1      	ldr	r1, [r4, #12]
 800694c:	4b05      	ldr	r3, [pc, #20]	@ (8006964 <cleanup_stdio+0x38>)
 800694e:	4299      	cmp	r1, r3
 8006950:	d002      	beq.n	8006958 <cleanup_stdio+0x2c>
 8006952:	0020      	movs	r0, r4
 8006954:	f000 fe8c 	bl	8007670 <_fflush_r>
 8006958:	bd10      	pop	{r4, pc}
 800695a:	46c0      	nop			@ (mov r8, r8)
 800695c:	20000234 	.word	0x20000234
 8006960:	2000029c 	.word	0x2000029c
 8006964:	20000304 	.word	0x20000304

08006968 <global_stdio_init.part.0>:
 8006968:	b510      	push	{r4, lr}
 800696a:	4b09      	ldr	r3, [pc, #36]	@ (8006990 <global_stdio_init.part.0+0x28>)
 800696c:	4a09      	ldr	r2, [pc, #36]	@ (8006994 <global_stdio_init.part.0+0x2c>)
 800696e:	2104      	movs	r1, #4
 8006970:	601a      	str	r2, [r3, #0]
 8006972:	4809      	ldr	r0, [pc, #36]	@ (8006998 <global_stdio_init.part.0+0x30>)
 8006974:	2200      	movs	r2, #0
 8006976:	f7ff ff95 	bl	80068a4 <std>
 800697a:	2201      	movs	r2, #1
 800697c:	2109      	movs	r1, #9
 800697e:	4807      	ldr	r0, [pc, #28]	@ (800699c <global_stdio_init.part.0+0x34>)
 8006980:	f7ff ff90 	bl	80068a4 <std>
 8006984:	2202      	movs	r2, #2
 8006986:	2112      	movs	r1, #18
 8006988:	4805      	ldr	r0, [pc, #20]	@ (80069a0 <global_stdio_init.part.0+0x38>)
 800698a:	f7ff ff8b 	bl	80068a4 <std>
 800698e:	bd10      	pop	{r4, pc}
 8006990:	2000036c 	.word	0x2000036c
 8006994:	08006911 	.word	0x08006911
 8006998:	20000234 	.word	0x20000234
 800699c:	2000029c 	.word	0x2000029c
 80069a0:	20000304 	.word	0x20000304

080069a4 <__sfp_lock_acquire>:
 80069a4:	b510      	push	{r4, lr}
 80069a6:	4802      	ldr	r0, [pc, #8]	@ (80069b0 <__sfp_lock_acquire+0xc>)
 80069a8:	f000 fa1d 	bl	8006de6 <__retarget_lock_acquire_recursive>
 80069ac:	bd10      	pop	{r4, pc}
 80069ae:	46c0      	nop			@ (mov r8, r8)
 80069b0:	20000375 	.word	0x20000375

080069b4 <__sfp_lock_release>:
 80069b4:	b510      	push	{r4, lr}
 80069b6:	4802      	ldr	r0, [pc, #8]	@ (80069c0 <__sfp_lock_release+0xc>)
 80069b8:	f000 fa16 	bl	8006de8 <__retarget_lock_release_recursive>
 80069bc:	bd10      	pop	{r4, pc}
 80069be:	46c0      	nop			@ (mov r8, r8)
 80069c0:	20000375 	.word	0x20000375

080069c4 <__sinit>:
 80069c4:	b510      	push	{r4, lr}
 80069c6:	0004      	movs	r4, r0
 80069c8:	f7ff ffec 	bl	80069a4 <__sfp_lock_acquire>
 80069cc:	6a23      	ldr	r3, [r4, #32]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d002      	beq.n	80069d8 <__sinit+0x14>
 80069d2:	f7ff ffef 	bl	80069b4 <__sfp_lock_release>
 80069d6:	bd10      	pop	{r4, pc}
 80069d8:	4b04      	ldr	r3, [pc, #16]	@ (80069ec <__sinit+0x28>)
 80069da:	6223      	str	r3, [r4, #32]
 80069dc:	4b04      	ldr	r3, [pc, #16]	@ (80069f0 <__sinit+0x2c>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1f6      	bne.n	80069d2 <__sinit+0xe>
 80069e4:	f7ff ffc0 	bl	8006968 <global_stdio_init.part.0>
 80069e8:	e7f3      	b.n	80069d2 <__sinit+0xe>
 80069ea:	46c0      	nop			@ (mov r8, r8)
 80069ec:	0800692d 	.word	0x0800692d
 80069f0:	2000036c 	.word	0x2000036c

080069f4 <_fwalk_sglue>:
 80069f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069f6:	0014      	movs	r4, r2
 80069f8:	2600      	movs	r6, #0
 80069fa:	9000      	str	r0, [sp, #0]
 80069fc:	9101      	str	r1, [sp, #4]
 80069fe:	68a5      	ldr	r5, [r4, #8]
 8006a00:	6867      	ldr	r7, [r4, #4]
 8006a02:	3f01      	subs	r7, #1
 8006a04:	d504      	bpl.n	8006a10 <_fwalk_sglue+0x1c>
 8006a06:	6824      	ldr	r4, [r4, #0]
 8006a08:	2c00      	cmp	r4, #0
 8006a0a:	d1f8      	bne.n	80069fe <_fwalk_sglue+0xa>
 8006a0c:	0030      	movs	r0, r6
 8006a0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006a10:	89ab      	ldrh	r3, [r5, #12]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d908      	bls.n	8006a28 <_fwalk_sglue+0x34>
 8006a16:	220e      	movs	r2, #14
 8006a18:	5eab      	ldrsh	r3, [r5, r2]
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	d004      	beq.n	8006a28 <_fwalk_sglue+0x34>
 8006a1e:	0029      	movs	r1, r5
 8006a20:	9800      	ldr	r0, [sp, #0]
 8006a22:	9b01      	ldr	r3, [sp, #4]
 8006a24:	4798      	blx	r3
 8006a26:	4306      	orrs	r6, r0
 8006a28:	3568      	adds	r5, #104	@ 0x68
 8006a2a:	e7ea      	b.n	8006a02 <_fwalk_sglue+0xe>

08006a2c <iprintf>:
 8006a2c:	b40f      	push	{r0, r1, r2, r3}
 8006a2e:	b507      	push	{r0, r1, r2, lr}
 8006a30:	4905      	ldr	r1, [pc, #20]	@ (8006a48 <iprintf+0x1c>)
 8006a32:	ab04      	add	r3, sp, #16
 8006a34:	6808      	ldr	r0, [r1, #0]
 8006a36:	cb04      	ldmia	r3!, {r2}
 8006a38:	6881      	ldr	r1, [r0, #8]
 8006a3a:	9301      	str	r3, [sp, #4]
 8006a3c:	f000 fafa 	bl	8007034 <_vfiprintf_r>
 8006a40:	b003      	add	sp, #12
 8006a42:	bc08      	pop	{r3}
 8006a44:	b004      	add	sp, #16
 8006a46:	4718      	bx	r3
 8006a48:	20000018 	.word	0x20000018

08006a4c <_puts_r>:
 8006a4c:	6a03      	ldr	r3, [r0, #32]
 8006a4e:	b570      	push	{r4, r5, r6, lr}
 8006a50:	0005      	movs	r5, r0
 8006a52:	000e      	movs	r6, r1
 8006a54:	6884      	ldr	r4, [r0, #8]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d101      	bne.n	8006a5e <_puts_r+0x12>
 8006a5a:	f7ff ffb3 	bl	80069c4 <__sinit>
 8006a5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a60:	07db      	lsls	r3, r3, #31
 8006a62:	d405      	bmi.n	8006a70 <_puts_r+0x24>
 8006a64:	89a3      	ldrh	r3, [r4, #12]
 8006a66:	059b      	lsls	r3, r3, #22
 8006a68:	d402      	bmi.n	8006a70 <_puts_r+0x24>
 8006a6a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a6c:	f000 f9bb 	bl	8006de6 <__retarget_lock_acquire_recursive>
 8006a70:	89a3      	ldrh	r3, [r4, #12]
 8006a72:	071b      	lsls	r3, r3, #28
 8006a74:	d502      	bpl.n	8006a7c <_puts_r+0x30>
 8006a76:	6923      	ldr	r3, [r4, #16]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d11f      	bne.n	8006abc <_puts_r+0x70>
 8006a7c:	0021      	movs	r1, r4
 8006a7e:	0028      	movs	r0, r5
 8006a80:	f000 f8d2 	bl	8006c28 <__swsetup_r>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	d019      	beq.n	8006abc <_puts_r+0x70>
 8006a88:	2501      	movs	r5, #1
 8006a8a:	426d      	negs	r5, r5
 8006a8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006a8e:	07db      	lsls	r3, r3, #31
 8006a90:	d405      	bmi.n	8006a9e <_puts_r+0x52>
 8006a92:	89a3      	ldrh	r3, [r4, #12]
 8006a94:	059b      	lsls	r3, r3, #22
 8006a96:	d402      	bmi.n	8006a9e <_puts_r+0x52>
 8006a98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006a9a:	f000 f9a5 	bl	8006de8 <__retarget_lock_release_recursive>
 8006a9e:	0028      	movs	r0, r5
 8006aa0:	bd70      	pop	{r4, r5, r6, pc}
 8006aa2:	3601      	adds	r6, #1
 8006aa4:	60a3      	str	r3, [r4, #8]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	da04      	bge.n	8006ab4 <_puts_r+0x68>
 8006aaa:	69a2      	ldr	r2, [r4, #24]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	dc16      	bgt.n	8006ade <_puts_r+0x92>
 8006ab0:	290a      	cmp	r1, #10
 8006ab2:	d014      	beq.n	8006ade <_puts_r+0x92>
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	1c5a      	adds	r2, r3, #1
 8006ab8:	6022      	str	r2, [r4, #0]
 8006aba:	7019      	strb	r1, [r3, #0]
 8006abc:	68a3      	ldr	r3, [r4, #8]
 8006abe:	7831      	ldrb	r1, [r6, #0]
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	2900      	cmp	r1, #0
 8006ac4:	d1ed      	bne.n	8006aa2 <_puts_r+0x56>
 8006ac6:	60a3      	str	r3, [r4, #8]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	da0f      	bge.n	8006aec <_puts_r+0xa0>
 8006acc:	0022      	movs	r2, r4
 8006ace:	0028      	movs	r0, r5
 8006ad0:	310a      	adds	r1, #10
 8006ad2:	f000 f867 	bl	8006ba4 <__swbuf_r>
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	d0d6      	beq.n	8006a88 <_puts_r+0x3c>
 8006ada:	250a      	movs	r5, #10
 8006adc:	e7d6      	b.n	8006a8c <_puts_r+0x40>
 8006ade:	0022      	movs	r2, r4
 8006ae0:	0028      	movs	r0, r5
 8006ae2:	f000 f85f 	bl	8006ba4 <__swbuf_r>
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	d1e8      	bne.n	8006abc <_puts_r+0x70>
 8006aea:	e7cd      	b.n	8006a88 <_puts_r+0x3c>
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	1c5a      	adds	r2, r3, #1
 8006af0:	6022      	str	r2, [r4, #0]
 8006af2:	220a      	movs	r2, #10
 8006af4:	701a      	strb	r2, [r3, #0]
 8006af6:	e7f0      	b.n	8006ada <_puts_r+0x8e>

08006af8 <puts>:
 8006af8:	b510      	push	{r4, lr}
 8006afa:	4b03      	ldr	r3, [pc, #12]	@ (8006b08 <puts+0x10>)
 8006afc:	0001      	movs	r1, r0
 8006afe:	6818      	ldr	r0, [r3, #0]
 8006b00:	f7ff ffa4 	bl	8006a4c <_puts_r>
 8006b04:	bd10      	pop	{r4, pc}
 8006b06:	46c0      	nop			@ (mov r8, r8)
 8006b08:	20000018 	.word	0x20000018

08006b0c <__sread>:
 8006b0c:	b570      	push	{r4, r5, r6, lr}
 8006b0e:	000c      	movs	r4, r1
 8006b10:	250e      	movs	r5, #14
 8006b12:	5f49      	ldrsh	r1, [r1, r5]
 8006b14:	f000 f914 	bl	8006d40 <_read_r>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	db03      	blt.n	8006b24 <__sread+0x18>
 8006b1c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006b1e:	181b      	adds	r3, r3, r0
 8006b20:	6563      	str	r3, [r4, #84]	@ 0x54
 8006b22:	bd70      	pop	{r4, r5, r6, pc}
 8006b24:	89a3      	ldrh	r3, [r4, #12]
 8006b26:	4a02      	ldr	r2, [pc, #8]	@ (8006b30 <__sread+0x24>)
 8006b28:	4013      	ands	r3, r2
 8006b2a:	81a3      	strh	r3, [r4, #12]
 8006b2c:	e7f9      	b.n	8006b22 <__sread+0x16>
 8006b2e:	46c0      	nop			@ (mov r8, r8)
 8006b30:	ffffefff 	.word	0xffffefff

08006b34 <__swrite>:
 8006b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b36:	001f      	movs	r7, r3
 8006b38:	898b      	ldrh	r3, [r1, #12]
 8006b3a:	0005      	movs	r5, r0
 8006b3c:	000c      	movs	r4, r1
 8006b3e:	0016      	movs	r6, r2
 8006b40:	05db      	lsls	r3, r3, #23
 8006b42:	d505      	bpl.n	8006b50 <__swrite+0x1c>
 8006b44:	230e      	movs	r3, #14
 8006b46:	5ec9      	ldrsh	r1, [r1, r3]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	2302      	movs	r3, #2
 8006b4c:	f000 f8e4 	bl	8006d18 <_lseek_r>
 8006b50:	89a3      	ldrh	r3, [r4, #12]
 8006b52:	4a05      	ldr	r2, [pc, #20]	@ (8006b68 <__swrite+0x34>)
 8006b54:	0028      	movs	r0, r5
 8006b56:	4013      	ands	r3, r2
 8006b58:	81a3      	strh	r3, [r4, #12]
 8006b5a:	0032      	movs	r2, r6
 8006b5c:	230e      	movs	r3, #14
 8006b5e:	5ee1      	ldrsh	r1, [r4, r3]
 8006b60:	003b      	movs	r3, r7
 8006b62:	f000 f901 	bl	8006d68 <_write_r>
 8006b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b68:	ffffefff 	.word	0xffffefff

08006b6c <__sseek>:
 8006b6c:	b570      	push	{r4, r5, r6, lr}
 8006b6e:	000c      	movs	r4, r1
 8006b70:	250e      	movs	r5, #14
 8006b72:	5f49      	ldrsh	r1, [r1, r5]
 8006b74:	f000 f8d0 	bl	8006d18 <_lseek_r>
 8006b78:	89a3      	ldrh	r3, [r4, #12]
 8006b7a:	1c42      	adds	r2, r0, #1
 8006b7c:	d103      	bne.n	8006b86 <__sseek+0x1a>
 8006b7e:	4a05      	ldr	r2, [pc, #20]	@ (8006b94 <__sseek+0x28>)
 8006b80:	4013      	ands	r3, r2
 8006b82:	81a3      	strh	r3, [r4, #12]
 8006b84:	bd70      	pop	{r4, r5, r6, pc}
 8006b86:	2280      	movs	r2, #128	@ 0x80
 8006b88:	0152      	lsls	r2, r2, #5
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	81a3      	strh	r3, [r4, #12]
 8006b8e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b90:	e7f8      	b.n	8006b84 <__sseek+0x18>
 8006b92:	46c0      	nop			@ (mov r8, r8)
 8006b94:	ffffefff 	.word	0xffffefff

08006b98 <__sclose>:
 8006b98:	b510      	push	{r4, lr}
 8006b9a:	230e      	movs	r3, #14
 8006b9c:	5ec9      	ldrsh	r1, [r1, r3]
 8006b9e:	f000 f8a9 	bl	8006cf4 <_close_r>
 8006ba2:	bd10      	pop	{r4, pc}

08006ba4 <__swbuf_r>:
 8006ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ba6:	0006      	movs	r6, r0
 8006ba8:	000d      	movs	r5, r1
 8006baa:	0014      	movs	r4, r2
 8006bac:	2800      	cmp	r0, #0
 8006bae:	d004      	beq.n	8006bba <__swbuf_r+0x16>
 8006bb0:	6a03      	ldr	r3, [r0, #32]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d101      	bne.n	8006bba <__swbuf_r+0x16>
 8006bb6:	f7ff ff05 	bl	80069c4 <__sinit>
 8006bba:	69a3      	ldr	r3, [r4, #24]
 8006bbc:	60a3      	str	r3, [r4, #8]
 8006bbe:	89a3      	ldrh	r3, [r4, #12]
 8006bc0:	071b      	lsls	r3, r3, #28
 8006bc2:	d502      	bpl.n	8006bca <__swbuf_r+0x26>
 8006bc4:	6923      	ldr	r3, [r4, #16]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d109      	bne.n	8006bde <__swbuf_r+0x3a>
 8006bca:	0021      	movs	r1, r4
 8006bcc:	0030      	movs	r0, r6
 8006bce:	f000 f82b 	bl	8006c28 <__swsetup_r>
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d003      	beq.n	8006bde <__swbuf_r+0x3a>
 8006bd6:	2501      	movs	r5, #1
 8006bd8:	426d      	negs	r5, r5
 8006bda:	0028      	movs	r0, r5
 8006bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bde:	6923      	ldr	r3, [r4, #16]
 8006be0:	6820      	ldr	r0, [r4, #0]
 8006be2:	b2ef      	uxtb	r7, r5
 8006be4:	1ac0      	subs	r0, r0, r3
 8006be6:	6963      	ldr	r3, [r4, #20]
 8006be8:	b2ed      	uxtb	r5, r5
 8006bea:	4283      	cmp	r3, r0
 8006bec:	dc05      	bgt.n	8006bfa <__swbuf_r+0x56>
 8006bee:	0021      	movs	r1, r4
 8006bf0:	0030      	movs	r0, r6
 8006bf2:	f000 fd3d 	bl	8007670 <_fflush_r>
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	d1ed      	bne.n	8006bd6 <__swbuf_r+0x32>
 8006bfa:	68a3      	ldr	r3, [r4, #8]
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	60a3      	str	r3, [r4, #8]
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	1c5a      	adds	r2, r3, #1
 8006c06:	6022      	str	r2, [r4, #0]
 8006c08:	701f      	strb	r7, [r3, #0]
 8006c0a:	6963      	ldr	r3, [r4, #20]
 8006c0c:	4283      	cmp	r3, r0
 8006c0e:	d004      	beq.n	8006c1a <__swbuf_r+0x76>
 8006c10:	89a3      	ldrh	r3, [r4, #12]
 8006c12:	07db      	lsls	r3, r3, #31
 8006c14:	d5e1      	bpl.n	8006bda <__swbuf_r+0x36>
 8006c16:	2d0a      	cmp	r5, #10
 8006c18:	d1df      	bne.n	8006bda <__swbuf_r+0x36>
 8006c1a:	0021      	movs	r1, r4
 8006c1c:	0030      	movs	r0, r6
 8006c1e:	f000 fd27 	bl	8007670 <_fflush_r>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	d0d9      	beq.n	8006bda <__swbuf_r+0x36>
 8006c26:	e7d6      	b.n	8006bd6 <__swbuf_r+0x32>

08006c28 <__swsetup_r>:
 8006c28:	4b2d      	ldr	r3, [pc, #180]	@ (8006ce0 <__swsetup_r+0xb8>)
 8006c2a:	b570      	push	{r4, r5, r6, lr}
 8006c2c:	0005      	movs	r5, r0
 8006c2e:	6818      	ldr	r0, [r3, #0]
 8006c30:	000c      	movs	r4, r1
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d004      	beq.n	8006c40 <__swsetup_r+0x18>
 8006c36:	6a03      	ldr	r3, [r0, #32]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d101      	bne.n	8006c40 <__swsetup_r+0x18>
 8006c3c:	f7ff fec2 	bl	80069c4 <__sinit>
 8006c40:	220c      	movs	r2, #12
 8006c42:	5ea3      	ldrsh	r3, [r4, r2]
 8006c44:	071a      	lsls	r2, r3, #28
 8006c46:	d423      	bmi.n	8006c90 <__swsetup_r+0x68>
 8006c48:	06da      	lsls	r2, r3, #27
 8006c4a:	d407      	bmi.n	8006c5c <__swsetup_r+0x34>
 8006c4c:	2209      	movs	r2, #9
 8006c4e:	602a      	str	r2, [r5, #0]
 8006c50:	2240      	movs	r2, #64	@ 0x40
 8006c52:	2001      	movs	r0, #1
 8006c54:	4313      	orrs	r3, r2
 8006c56:	81a3      	strh	r3, [r4, #12]
 8006c58:	4240      	negs	r0, r0
 8006c5a:	e03a      	b.n	8006cd2 <__swsetup_r+0xaa>
 8006c5c:	075b      	lsls	r3, r3, #29
 8006c5e:	d513      	bpl.n	8006c88 <__swsetup_r+0x60>
 8006c60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c62:	2900      	cmp	r1, #0
 8006c64:	d008      	beq.n	8006c78 <__swsetup_r+0x50>
 8006c66:	0023      	movs	r3, r4
 8006c68:	3344      	adds	r3, #68	@ 0x44
 8006c6a:	4299      	cmp	r1, r3
 8006c6c:	d002      	beq.n	8006c74 <__swsetup_r+0x4c>
 8006c6e:	0028      	movs	r0, r5
 8006c70:	f000 f8bc 	bl	8006dec <_free_r>
 8006c74:	2300      	movs	r3, #0
 8006c76:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c78:	2224      	movs	r2, #36	@ 0x24
 8006c7a:	89a3      	ldrh	r3, [r4, #12]
 8006c7c:	4393      	bics	r3, r2
 8006c7e:	81a3      	strh	r3, [r4, #12]
 8006c80:	2300      	movs	r3, #0
 8006c82:	6063      	str	r3, [r4, #4]
 8006c84:	6923      	ldr	r3, [r4, #16]
 8006c86:	6023      	str	r3, [r4, #0]
 8006c88:	2308      	movs	r3, #8
 8006c8a:	89a2      	ldrh	r2, [r4, #12]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	81a3      	strh	r3, [r4, #12]
 8006c90:	6923      	ldr	r3, [r4, #16]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10b      	bne.n	8006cae <__swsetup_r+0x86>
 8006c96:	21a0      	movs	r1, #160	@ 0xa0
 8006c98:	2280      	movs	r2, #128	@ 0x80
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	0089      	lsls	r1, r1, #2
 8006c9e:	0092      	lsls	r2, r2, #2
 8006ca0:	400b      	ands	r3, r1
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d003      	beq.n	8006cae <__swsetup_r+0x86>
 8006ca6:	0021      	movs	r1, r4
 8006ca8:	0028      	movs	r0, r5
 8006caa:	f000 fd37 	bl	800771c <__smakebuf_r>
 8006cae:	220c      	movs	r2, #12
 8006cb0:	5ea3      	ldrsh	r3, [r4, r2]
 8006cb2:	2101      	movs	r1, #1
 8006cb4:	001a      	movs	r2, r3
 8006cb6:	400a      	ands	r2, r1
 8006cb8:	420b      	tst	r3, r1
 8006cba:	d00b      	beq.n	8006cd4 <__swsetup_r+0xac>
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	60a2      	str	r2, [r4, #8]
 8006cc0:	6962      	ldr	r2, [r4, #20]
 8006cc2:	4252      	negs	r2, r2
 8006cc4:	61a2      	str	r2, [r4, #24]
 8006cc6:	2000      	movs	r0, #0
 8006cc8:	6922      	ldr	r2, [r4, #16]
 8006cca:	4282      	cmp	r2, r0
 8006ccc:	d101      	bne.n	8006cd2 <__swsetup_r+0xaa>
 8006cce:	061a      	lsls	r2, r3, #24
 8006cd0:	d4be      	bmi.n	8006c50 <__swsetup_r+0x28>
 8006cd2:	bd70      	pop	{r4, r5, r6, pc}
 8006cd4:	0799      	lsls	r1, r3, #30
 8006cd6:	d400      	bmi.n	8006cda <__swsetup_r+0xb2>
 8006cd8:	6962      	ldr	r2, [r4, #20]
 8006cda:	60a2      	str	r2, [r4, #8]
 8006cdc:	e7f3      	b.n	8006cc6 <__swsetup_r+0x9e>
 8006cde:	46c0      	nop			@ (mov r8, r8)
 8006ce0:	20000018 	.word	0x20000018

08006ce4 <memset>:
 8006ce4:	0003      	movs	r3, r0
 8006ce6:	1882      	adds	r2, r0, r2
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d100      	bne.n	8006cee <memset+0xa>
 8006cec:	4770      	bx	lr
 8006cee:	7019      	strb	r1, [r3, #0]
 8006cf0:	3301      	adds	r3, #1
 8006cf2:	e7f9      	b.n	8006ce8 <memset+0x4>

08006cf4 <_close_r>:
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	b570      	push	{r4, r5, r6, lr}
 8006cf8:	4d06      	ldr	r5, [pc, #24]	@ (8006d14 <_close_r+0x20>)
 8006cfa:	0004      	movs	r4, r0
 8006cfc:	0008      	movs	r0, r1
 8006cfe:	602b      	str	r3, [r5, #0]
 8006d00:	f7fa f8eb 	bl	8000eda <_close>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d103      	bne.n	8006d10 <_close_r+0x1c>
 8006d08:	682b      	ldr	r3, [r5, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d000      	beq.n	8006d10 <_close_r+0x1c>
 8006d0e:	6023      	str	r3, [r4, #0]
 8006d10:	bd70      	pop	{r4, r5, r6, pc}
 8006d12:	46c0      	nop			@ (mov r8, r8)
 8006d14:	20000370 	.word	0x20000370

08006d18 <_lseek_r>:
 8006d18:	b570      	push	{r4, r5, r6, lr}
 8006d1a:	0004      	movs	r4, r0
 8006d1c:	0008      	movs	r0, r1
 8006d1e:	0011      	movs	r1, r2
 8006d20:	001a      	movs	r2, r3
 8006d22:	2300      	movs	r3, #0
 8006d24:	4d05      	ldr	r5, [pc, #20]	@ (8006d3c <_lseek_r+0x24>)
 8006d26:	602b      	str	r3, [r5, #0]
 8006d28:	f7fa f8f8 	bl	8000f1c <_lseek>
 8006d2c:	1c43      	adds	r3, r0, #1
 8006d2e:	d103      	bne.n	8006d38 <_lseek_r+0x20>
 8006d30:	682b      	ldr	r3, [r5, #0]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d000      	beq.n	8006d38 <_lseek_r+0x20>
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	bd70      	pop	{r4, r5, r6, pc}
 8006d3a:	46c0      	nop			@ (mov r8, r8)
 8006d3c:	20000370 	.word	0x20000370

08006d40 <_read_r>:
 8006d40:	b570      	push	{r4, r5, r6, lr}
 8006d42:	0004      	movs	r4, r0
 8006d44:	0008      	movs	r0, r1
 8006d46:	0011      	movs	r1, r2
 8006d48:	001a      	movs	r2, r3
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	4d05      	ldr	r5, [pc, #20]	@ (8006d64 <_read_r+0x24>)
 8006d4e:	602b      	str	r3, [r5, #0]
 8006d50:	f7fa f8a6 	bl	8000ea0 <_read>
 8006d54:	1c43      	adds	r3, r0, #1
 8006d56:	d103      	bne.n	8006d60 <_read_r+0x20>
 8006d58:	682b      	ldr	r3, [r5, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d000      	beq.n	8006d60 <_read_r+0x20>
 8006d5e:	6023      	str	r3, [r4, #0]
 8006d60:	bd70      	pop	{r4, r5, r6, pc}
 8006d62:	46c0      	nop			@ (mov r8, r8)
 8006d64:	20000370 	.word	0x20000370

08006d68 <_write_r>:
 8006d68:	b570      	push	{r4, r5, r6, lr}
 8006d6a:	0004      	movs	r4, r0
 8006d6c:	0008      	movs	r0, r1
 8006d6e:	0011      	movs	r1, r2
 8006d70:	001a      	movs	r2, r3
 8006d72:	2300      	movs	r3, #0
 8006d74:	4d05      	ldr	r5, [pc, #20]	@ (8006d8c <_write_r+0x24>)
 8006d76:	602b      	str	r3, [r5, #0]
 8006d78:	f7f9 fb72 	bl	8000460 <_write>
 8006d7c:	1c43      	adds	r3, r0, #1
 8006d7e:	d103      	bne.n	8006d88 <_write_r+0x20>
 8006d80:	682b      	ldr	r3, [r5, #0]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d000      	beq.n	8006d88 <_write_r+0x20>
 8006d86:	6023      	str	r3, [r4, #0]
 8006d88:	bd70      	pop	{r4, r5, r6, pc}
 8006d8a:	46c0      	nop			@ (mov r8, r8)
 8006d8c:	20000370 	.word	0x20000370

08006d90 <__errno>:
 8006d90:	4b01      	ldr	r3, [pc, #4]	@ (8006d98 <__errno+0x8>)
 8006d92:	6818      	ldr	r0, [r3, #0]
 8006d94:	4770      	bx	lr
 8006d96:	46c0      	nop			@ (mov r8, r8)
 8006d98:	20000018 	.word	0x20000018

08006d9c <__libc_init_array>:
 8006d9c:	b570      	push	{r4, r5, r6, lr}
 8006d9e:	2600      	movs	r6, #0
 8006da0:	4c0c      	ldr	r4, [pc, #48]	@ (8006dd4 <__libc_init_array+0x38>)
 8006da2:	4d0d      	ldr	r5, [pc, #52]	@ (8006dd8 <__libc_init_array+0x3c>)
 8006da4:	1b64      	subs	r4, r4, r5
 8006da6:	10a4      	asrs	r4, r4, #2
 8006da8:	42a6      	cmp	r6, r4
 8006daa:	d109      	bne.n	8006dc0 <__libc_init_array+0x24>
 8006dac:	2600      	movs	r6, #0
 8006dae:	f000 fd39 	bl	8007824 <_init>
 8006db2:	4c0a      	ldr	r4, [pc, #40]	@ (8006ddc <__libc_init_array+0x40>)
 8006db4:	4d0a      	ldr	r5, [pc, #40]	@ (8006de0 <__libc_init_array+0x44>)
 8006db6:	1b64      	subs	r4, r4, r5
 8006db8:	10a4      	asrs	r4, r4, #2
 8006dba:	42a6      	cmp	r6, r4
 8006dbc:	d105      	bne.n	8006dca <__libc_init_array+0x2e>
 8006dbe:	bd70      	pop	{r4, r5, r6, pc}
 8006dc0:	00b3      	lsls	r3, r6, #2
 8006dc2:	58eb      	ldr	r3, [r5, r3]
 8006dc4:	4798      	blx	r3
 8006dc6:	3601      	adds	r6, #1
 8006dc8:	e7ee      	b.n	8006da8 <__libc_init_array+0xc>
 8006dca:	00b3      	lsls	r3, r6, #2
 8006dcc:	58eb      	ldr	r3, [r5, r3]
 8006dce:	4798      	blx	r3
 8006dd0:	3601      	adds	r6, #1
 8006dd2:	e7f2      	b.n	8006dba <__libc_init_array+0x1e>
 8006dd4:	080079e4 	.word	0x080079e4
 8006dd8:	080079e4 	.word	0x080079e4
 8006ddc:	080079e8 	.word	0x080079e8
 8006de0:	080079e4 	.word	0x080079e4

08006de4 <__retarget_lock_init_recursive>:
 8006de4:	4770      	bx	lr

08006de6 <__retarget_lock_acquire_recursive>:
 8006de6:	4770      	bx	lr

08006de8 <__retarget_lock_release_recursive>:
 8006de8:	4770      	bx	lr
	...

08006dec <_free_r>:
 8006dec:	b570      	push	{r4, r5, r6, lr}
 8006dee:	0005      	movs	r5, r0
 8006df0:	1e0c      	subs	r4, r1, #0
 8006df2:	d010      	beq.n	8006e16 <_free_r+0x2a>
 8006df4:	3c04      	subs	r4, #4
 8006df6:	6823      	ldr	r3, [r4, #0]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	da00      	bge.n	8006dfe <_free_r+0x12>
 8006dfc:	18e4      	adds	r4, r4, r3
 8006dfe:	0028      	movs	r0, r5
 8006e00:	f000 f8e0 	bl	8006fc4 <__malloc_lock>
 8006e04:	4a1d      	ldr	r2, [pc, #116]	@ (8006e7c <_free_r+0x90>)
 8006e06:	6813      	ldr	r3, [r2, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d105      	bne.n	8006e18 <_free_r+0x2c>
 8006e0c:	6063      	str	r3, [r4, #4]
 8006e0e:	6014      	str	r4, [r2, #0]
 8006e10:	0028      	movs	r0, r5
 8006e12:	f000 f8df 	bl	8006fd4 <__malloc_unlock>
 8006e16:	bd70      	pop	{r4, r5, r6, pc}
 8006e18:	42a3      	cmp	r3, r4
 8006e1a:	d908      	bls.n	8006e2e <_free_r+0x42>
 8006e1c:	6820      	ldr	r0, [r4, #0]
 8006e1e:	1821      	adds	r1, r4, r0
 8006e20:	428b      	cmp	r3, r1
 8006e22:	d1f3      	bne.n	8006e0c <_free_r+0x20>
 8006e24:	6819      	ldr	r1, [r3, #0]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	1809      	adds	r1, r1, r0
 8006e2a:	6021      	str	r1, [r4, #0]
 8006e2c:	e7ee      	b.n	8006e0c <_free_r+0x20>
 8006e2e:	001a      	movs	r2, r3
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <_free_r+0x4e>
 8006e36:	42a3      	cmp	r3, r4
 8006e38:	d9f9      	bls.n	8006e2e <_free_r+0x42>
 8006e3a:	6811      	ldr	r1, [r2, #0]
 8006e3c:	1850      	adds	r0, r2, r1
 8006e3e:	42a0      	cmp	r0, r4
 8006e40:	d10b      	bne.n	8006e5a <_free_r+0x6e>
 8006e42:	6820      	ldr	r0, [r4, #0]
 8006e44:	1809      	adds	r1, r1, r0
 8006e46:	1850      	adds	r0, r2, r1
 8006e48:	6011      	str	r1, [r2, #0]
 8006e4a:	4283      	cmp	r3, r0
 8006e4c:	d1e0      	bne.n	8006e10 <_free_r+0x24>
 8006e4e:	6818      	ldr	r0, [r3, #0]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	1841      	adds	r1, r0, r1
 8006e54:	6011      	str	r1, [r2, #0]
 8006e56:	6053      	str	r3, [r2, #4]
 8006e58:	e7da      	b.n	8006e10 <_free_r+0x24>
 8006e5a:	42a0      	cmp	r0, r4
 8006e5c:	d902      	bls.n	8006e64 <_free_r+0x78>
 8006e5e:	230c      	movs	r3, #12
 8006e60:	602b      	str	r3, [r5, #0]
 8006e62:	e7d5      	b.n	8006e10 <_free_r+0x24>
 8006e64:	6820      	ldr	r0, [r4, #0]
 8006e66:	1821      	adds	r1, r4, r0
 8006e68:	428b      	cmp	r3, r1
 8006e6a:	d103      	bne.n	8006e74 <_free_r+0x88>
 8006e6c:	6819      	ldr	r1, [r3, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	1809      	adds	r1, r1, r0
 8006e72:	6021      	str	r1, [r4, #0]
 8006e74:	6063      	str	r3, [r4, #4]
 8006e76:	6054      	str	r4, [r2, #4]
 8006e78:	e7ca      	b.n	8006e10 <_free_r+0x24>
 8006e7a:	46c0      	nop			@ (mov r8, r8)
 8006e7c:	2000037c 	.word	0x2000037c

08006e80 <sbrk_aligned>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	4e0f      	ldr	r6, [pc, #60]	@ (8006ec0 <sbrk_aligned+0x40>)
 8006e84:	000d      	movs	r5, r1
 8006e86:	6831      	ldr	r1, [r6, #0]
 8006e88:	0004      	movs	r4, r0
 8006e8a:	2900      	cmp	r1, #0
 8006e8c:	d102      	bne.n	8006e94 <sbrk_aligned+0x14>
 8006e8e:	f000 fcab 	bl	80077e8 <_sbrk_r>
 8006e92:	6030      	str	r0, [r6, #0]
 8006e94:	0029      	movs	r1, r5
 8006e96:	0020      	movs	r0, r4
 8006e98:	f000 fca6 	bl	80077e8 <_sbrk_r>
 8006e9c:	1c43      	adds	r3, r0, #1
 8006e9e:	d103      	bne.n	8006ea8 <sbrk_aligned+0x28>
 8006ea0:	2501      	movs	r5, #1
 8006ea2:	426d      	negs	r5, r5
 8006ea4:	0028      	movs	r0, r5
 8006ea6:	bd70      	pop	{r4, r5, r6, pc}
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	1cc5      	adds	r5, r0, #3
 8006eac:	439d      	bics	r5, r3
 8006eae:	42a8      	cmp	r0, r5
 8006eb0:	d0f8      	beq.n	8006ea4 <sbrk_aligned+0x24>
 8006eb2:	1a29      	subs	r1, r5, r0
 8006eb4:	0020      	movs	r0, r4
 8006eb6:	f000 fc97 	bl	80077e8 <_sbrk_r>
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d1f2      	bne.n	8006ea4 <sbrk_aligned+0x24>
 8006ebe:	e7ef      	b.n	8006ea0 <sbrk_aligned+0x20>
 8006ec0:	20000378 	.word	0x20000378

08006ec4 <_malloc_r>:
 8006ec4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ec6:	2203      	movs	r2, #3
 8006ec8:	1ccb      	adds	r3, r1, #3
 8006eca:	4393      	bics	r3, r2
 8006ecc:	3308      	adds	r3, #8
 8006ece:	0005      	movs	r5, r0
 8006ed0:	001f      	movs	r7, r3
 8006ed2:	2b0c      	cmp	r3, #12
 8006ed4:	d234      	bcs.n	8006f40 <_malloc_r+0x7c>
 8006ed6:	270c      	movs	r7, #12
 8006ed8:	42b9      	cmp	r1, r7
 8006eda:	d833      	bhi.n	8006f44 <_malloc_r+0x80>
 8006edc:	0028      	movs	r0, r5
 8006ede:	f000 f871 	bl	8006fc4 <__malloc_lock>
 8006ee2:	4e37      	ldr	r6, [pc, #220]	@ (8006fc0 <_malloc_r+0xfc>)
 8006ee4:	6833      	ldr	r3, [r6, #0]
 8006ee6:	001c      	movs	r4, r3
 8006ee8:	2c00      	cmp	r4, #0
 8006eea:	d12f      	bne.n	8006f4c <_malloc_r+0x88>
 8006eec:	0039      	movs	r1, r7
 8006eee:	0028      	movs	r0, r5
 8006ef0:	f7ff ffc6 	bl	8006e80 <sbrk_aligned>
 8006ef4:	0004      	movs	r4, r0
 8006ef6:	1c43      	adds	r3, r0, #1
 8006ef8:	d15f      	bne.n	8006fba <_malloc_r+0xf6>
 8006efa:	6834      	ldr	r4, [r6, #0]
 8006efc:	9400      	str	r4, [sp, #0]
 8006efe:	9b00      	ldr	r3, [sp, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d14a      	bne.n	8006f9a <_malloc_r+0xd6>
 8006f04:	2c00      	cmp	r4, #0
 8006f06:	d052      	beq.n	8006fae <_malloc_r+0xea>
 8006f08:	6823      	ldr	r3, [r4, #0]
 8006f0a:	0028      	movs	r0, r5
 8006f0c:	18e3      	adds	r3, r4, r3
 8006f0e:	9900      	ldr	r1, [sp, #0]
 8006f10:	9301      	str	r3, [sp, #4]
 8006f12:	f000 fc69 	bl	80077e8 <_sbrk_r>
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	4283      	cmp	r3, r0
 8006f1a:	d148      	bne.n	8006fae <_malloc_r+0xea>
 8006f1c:	6823      	ldr	r3, [r4, #0]
 8006f1e:	0028      	movs	r0, r5
 8006f20:	1aff      	subs	r7, r7, r3
 8006f22:	0039      	movs	r1, r7
 8006f24:	f7ff ffac 	bl	8006e80 <sbrk_aligned>
 8006f28:	3001      	adds	r0, #1
 8006f2a:	d040      	beq.n	8006fae <_malloc_r+0xea>
 8006f2c:	6823      	ldr	r3, [r4, #0]
 8006f2e:	19db      	adds	r3, r3, r7
 8006f30:	6023      	str	r3, [r4, #0]
 8006f32:	6833      	ldr	r3, [r6, #0]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	2a00      	cmp	r2, #0
 8006f38:	d133      	bne.n	8006fa2 <_malloc_r+0xde>
 8006f3a:	9b00      	ldr	r3, [sp, #0]
 8006f3c:	6033      	str	r3, [r6, #0]
 8006f3e:	e019      	b.n	8006f74 <_malloc_r+0xb0>
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dac9      	bge.n	8006ed8 <_malloc_r+0x14>
 8006f44:	230c      	movs	r3, #12
 8006f46:	602b      	str	r3, [r5, #0]
 8006f48:	2000      	movs	r0, #0
 8006f4a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f4c:	6821      	ldr	r1, [r4, #0]
 8006f4e:	1bc9      	subs	r1, r1, r7
 8006f50:	d420      	bmi.n	8006f94 <_malloc_r+0xd0>
 8006f52:	290b      	cmp	r1, #11
 8006f54:	d90a      	bls.n	8006f6c <_malloc_r+0xa8>
 8006f56:	19e2      	adds	r2, r4, r7
 8006f58:	6027      	str	r7, [r4, #0]
 8006f5a:	42a3      	cmp	r3, r4
 8006f5c:	d104      	bne.n	8006f68 <_malloc_r+0xa4>
 8006f5e:	6032      	str	r2, [r6, #0]
 8006f60:	6863      	ldr	r3, [r4, #4]
 8006f62:	6011      	str	r1, [r2, #0]
 8006f64:	6053      	str	r3, [r2, #4]
 8006f66:	e005      	b.n	8006f74 <_malloc_r+0xb0>
 8006f68:	605a      	str	r2, [r3, #4]
 8006f6a:	e7f9      	b.n	8006f60 <_malloc_r+0x9c>
 8006f6c:	6862      	ldr	r2, [r4, #4]
 8006f6e:	42a3      	cmp	r3, r4
 8006f70:	d10e      	bne.n	8006f90 <_malloc_r+0xcc>
 8006f72:	6032      	str	r2, [r6, #0]
 8006f74:	0028      	movs	r0, r5
 8006f76:	f000 f82d 	bl	8006fd4 <__malloc_unlock>
 8006f7a:	0020      	movs	r0, r4
 8006f7c:	2207      	movs	r2, #7
 8006f7e:	300b      	adds	r0, #11
 8006f80:	1d23      	adds	r3, r4, #4
 8006f82:	4390      	bics	r0, r2
 8006f84:	1ac2      	subs	r2, r0, r3
 8006f86:	4298      	cmp	r0, r3
 8006f88:	d0df      	beq.n	8006f4a <_malloc_r+0x86>
 8006f8a:	1a1b      	subs	r3, r3, r0
 8006f8c:	50a3      	str	r3, [r4, r2]
 8006f8e:	e7dc      	b.n	8006f4a <_malloc_r+0x86>
 8006f90:	605a      	str	r2, [r3, #4]
 8006f92:	e7ef      	b.n	8006f74 <_malloc_r+0xb0>
 8006f94:	0023      	movs	r3, r4
 8006f96:	6864      	ldr	r4, [r4, #4]
 8006f98:	e7a6      	b.n	8006ee8 <_malloc_r+0x24>
 8006f9a:	9c00      	ldr	r4, [sp, #0]
 8006f9c:	6863      	ldr	r3, [r4, #4]
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	e7ad      	b.n	8006efe <_malloc_r+0x3a>
 8006fa2:	001a      	movs	r2, r3
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	42a3      	cmp	r3, r4
 8006fa8:	d1fb      	bne.n	8006fa2 <_malloc_r+0xde>
 8006faa:	2300      	movs	r3, #0
 8006fac:	e7da      	b.n	8006f64 <_malloc_r+0xa0>
 8006fae:	230c      	movs	r3, #12
 8006fb0:	0028      	movs	r0, r5
 8006fb2:	602b      	str	r3, [r5, #0]
 8006fb4:	f000 f80e 	bl	8006fd4 <__malloc_unlock>
 8006fb8:	e7c6      	b.n	8006f48 <_malloc_r+0x84>
 8006fba:	6007      	str	r7, [r0, #0]
 8006fbc:	e7da      	b.n	8006f74 <_malloc_r+0xb0>
 8006fbe:	46c0      	nop			@ (mov r8, r8)
 8006fc0:	2000037c 	.word	0x2000037c

08006fc4 <__malloc_lock>:
 8006fc4:	b510      	push	{r4, lr}
 8006fc6:	4802      	ldr	r0, [pc, #8]	@ (8006fd0 <__malloc_lock+0xc>)
 8006fc8:	f7ff ff0d 	bl	8006de6 <__retarget_lock_acquire_recursive>
 8006fcc:	bd10      	pop	{r4, pc}
 8006fce:	46c0      	nop			@ (mov r8, r8)
 8006fd0:	20000374 	.word	0x20000374

08006fd4 <__malloc_unlock>:
 8006fd4:	b510      	push	{r4, lr}
 8006fd6:	4802      	ldr	r0, [pc, #8]	@ (8006fe0 <__malloc_unlock+0xc>)
 8006fd8:	f7ff ff06 	bl	8006de8 <__retarget_lock_release_recursive>
 8006fdc:	bd10      	pop	{r4, pc}
 8006fde:	46c0      	nop			@ (mov r8, r8)
 8006fe0:	20000374 	.word	0x20000374

08006fe4 <__sfputc_r>:
 8006fe4:	6893      	ldr	r3, [r2, #8]
 8006fe6:	b510      	push	{r4, lr}
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	6093      	str	r3, [r2, #8]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	da04      	bge.n	8006ffa <__sfputc_r+0x16>
 8006ff0:	6994      	ldr	r4, [r2, #24]
 8006ff2:	42a3      	cmp	r3, r4
 8006ff4:	db07      	blt.n	8007006 <__sfputc_r+0x22>
 8006ff6:	290a      	cmp	r1, #10
 8006ff8:	d005      	beq.n	8007006 <__sfputc_r+0x22>
 8006ffa:	6813      	ldr	r3, [r2, #0]
 8006ffc:	1c58      	adds	r0, r3, #1
 8006ffe:	6010      	str	r0, [r2, #0]
 8007000:	7019      	strb	r1, [r3, #0]
 8007002:	0008      	movs	r0, r1
 8007004:	bd10      	pop	{r4, pc}
 8007006:	f7ff fdcd 	bl	8006ba4 <__swbuf_r>
 800700a:	0001      	movs	r1, r0
 800700c:	e7f9      	b.n	8007002 <__sfputc_r+0x1e>

0800700e <__sfputs_r>:
 800700e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007010:	0006      	movs	r6, r0
 8007012:	000f      	movs	r7, r1
 8007014:	0014      	movs	r4, r2
 8007016:	18d5      	adds	r5, r2, r3
 8007018:	42ac      	cmp	r4, r5
 800701a:	d101      	bne.n	8007020 <__sfputs_r+0x12>
 800701c:	2000      	movs	r0, #0
 800701e:	e007      	b.n	8007030 <__sfputs_r+0x22>
 8007020:	7821      	ldrb	r1, [r4, #0]
 8007022:	003a      	movs	r2, r7
 8007024:	0030      	movs	r0, r6
 8007026:	f7ff ffdd 	bl	8006fe4 <__sfputc_r>
 800702a:	3401      	adds	r4, #1
 800702c:	1c43      	adds	r3, r0, #1
 800702e:	d1f3      	bne.n	8007018 <__sfputs_r+0xa>
 8007030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007034 <_vfiprintf_r>:
 8007034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007036:	b0a1      	sub	sp, #132	@ 0x84
 8007038:	000f      	movs	r7, r1
 800703a:	0015      	movs	r5, r2
 800703c:	001e      	movs	r6, r3
 800703e:	9003      	str	r0, [sp, #12]
 8007040:	2800      	cmp	r0, #0
 8007042:	d004      	beq.n	800704e <_vfiprintf_r+0x1a>
 8007044:	6a03      	ldr	r3, [r0, #32]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d101      	bne.n	800704e <_vfiprintf_r+0x1a>
 800704a:	f7ff fcbb 	bl	80069c4 <__sinit>
 800704e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007050:	07db      	lsls	r3, r3, #31
 8007052:	d405      	bmi.n	8007060 <_vfiprintf_r+0x2c>
 8007054:	89bb      	ldrh	r3, [r7, #12]
 8007056:	059b      	lsls	r3, r3, #22
 8007058:	d402      	bmi.n	8007060 <_vfiprintf_r+0x2c>
 800705a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800705c:	f7ff fec3 	bl	8006de6 <__retarget_lock_acquire_recursive>
 8007060:	89bb      	ldrh	r3, [r7, #12]
 8007062:	071b      	lsls	r3, r3, #28
 8007064:	d502      	bpl.n	800706c <_vfiprintf_r+0x38>
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d113      	bne.n	8007094 <_vfiprintf_r+0x60>
 800706c:	0039      	movs	r1, r7
 800706e:	9803      	ldr	r0, [sp, #12]
 8007070:	f7ff fdda 	bl	8006c28 <__swsetup_r>
 8007074:	2800      	cmp	r0, #0
 8007076:	d00d      	beq.n	8007094 <_vfiprintf_r+0x60>
 8007078:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800707a:	07db      	lsls	r3, r3, #31
 800707c:	d503      	bpl.n	8007086 <_vfiprintf_r+0x52>
 800707e:	2001      	movs	r0, #1
 8007080:	4240      	negs	r0, r0
 8007082:	b021      	add	sp, #132	@ 0x84
 8007084:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007086:	89bb      	ldrh	r3, [r7, #12]
 8007088:	059b      	lsls	r3, r3, #22
 800708a:	d4f8      	bmi.n	800707e <_vfiprintf_r+0x4a>
 800708c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800708e:	f7ff feab 	bl	8006de8 <__retarget_lock_release_recursive>
 8007092:	e7f4      	b.n	800707e <_vfiprintf_r+0x4a>
 8007094:	2300      	movs	r3, #0
 8007096:	ac08      	add	r4, sp, #32
 8007098:	6163      	str	r3, [r4, #20]
 800709a:	3320      	adds	r3, #32
 800709c:	7663      	strb	r3, [r4, #25]
 800709e:	3310      	adds	r3, #16
 80070a0:	76a3      	strb	r3, [r4, #26]
 80070a2:	9607      	str	r6, [sp, #28]
 80070a4:	002e      	movs	r6, r5
 80070a6:	7833      	ldrb	r3, [r6, #0]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d001      	beq.n	80070b0 <_vfiprintf_r+0x7c>
 80070ac:	2b25      	cmp	r3, #37	@ 0x25
 80070ae:	d148      	bne.n	8007142 <_vfiprintf_r+0x10e>
 80070b0:	1b73      	subs	r3, r6, r5
 80070b2:	9305      	str	r3, [sp, #20]
 80070b4:	42ae      	cmp	r6, r5
 80070b6:	d00b      	beq.n	80070d0 <_vfiprintf_r+0x9c>
 80070b8:	002a      	movs	r2, r5
 80070ba:	0039      	movs	r1, r7
 80070bc:	9803      	ldr	r0, [sp, #12]
 80070be:	f7ff ffa6 	bl	800700e <__sfputs_r>
 80070c2:	3001      	adds	r0, #1
 80070c4:	d100      	bne.n	80070c8 <_vfiprintf_r+0x94>
 80070c6:	e0ae      	b.n	8007226 <_vfiprintf_r+0x1f2>
 80070c8:	6963      	ldr	r3, [r4, #20]
 80070ca:	9a05      	ldr	r2, [sp, #20]
 80070cc:	189b      	adds	r3, r3, r2
 80070ce:	6163      	str	r3, [r4, #20]
 80070d0:	7833      	ldrb	r3, [r6, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d100      	bne.n	80070d8 <_vfiprintf_r+0xa4>
 80070d6:	e0a6      	b.n	8007226 <_vfiprintf_r+0x1f2>
 80070d8:	2201      	movs	r2, #1
 80070da:	2300      	movs	r3, #0
 80070dc:	4252      	negs	r2, r2
 80070de:	6062      	str	r2, [r4, #4]
 80070e0:	a904      	add	r1, sp, #16
 80070e2:	3254      	adds	r2, #84	@ 0x54
 80070e4:	1852      	adds	r2, r2, r1
 80070e6:	1c75      	adds	r5, r6, #1
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	60e3      	str	r3, [r4, #12]
 80070ec:	60a3      	str	r3, [r4, #8]
 80070ee:	7013      	strb	r3, [r2, #0]
 80070f0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80070f2:	4b59      	ldr	r3, [pc, #356]	@ (8007258 <_vfiprintf_r+0x224>)
 80070f4:	2205      	movs	r2, #5
 80070f6:	0018      	movs	r0, r3
 80070f8:	7829      	ldrb	r1, [r5, #0]
 80070fa:	9305      	str	r3, [sp, #20]
 80070fc:	f000 fb86 	bl	800780c <memchr>
 8007100:	1c6e      	adds	r6, r5, #1
 8007102:	2800      	cmp	r0, #0
 8007104:	d11f      	bne.n	8007146 <_vfiprintf_r+0x112>
 8007106:	6822      	ldr	r2, [r4, #0]
 8007108:	06d3      	lsls	r3, r2, #27
 800710a:	d504      	bpl.n	8007116 <_vfiprintf_r+0xe2>
 800710c:	2353      	movs	r3, #83	@ 0x53
 800710e:	a904      	add	r1, sp, #16
 8007110:	185b      	adds	r3, r3, r1
 8007112:	2120      	movs	r1, #32
 8007114:	7019      	strb	r1, [r3, #0]
 8007116:	0713      	lsls	r3, r2, #28
 8007118:	d504      	bpl.n	8007124 <_vfiprintf_r+0xf0>
 800711a:	2353      	movs	r3, #83	@ 0x53
 800711c:	a904      	add	r1, sp, #16
 800711e:	185b      	adds	r3, r3, r1
 8007120:	212b      	movs	r1, #43	@ 0x2b
 8007122:	7019      	strb	r1, [r3, #0]
 8007124:	782b      	ldrb	r3, [r5, #0]
 8007126:	2b2a      	cmp	r3, #42	@ 0x2a
 8007128:	d016      	beq.n	8007158 <_vfiprintf_r+0x124>
 800712a:	002e      	movs	r6, r5
 800712c:	2100      	movs	r1, #0
 800712e:	200a      	movs	r0, #10
 8007130:	68e3      	ldr	r3, [r4, #12]
 8007132:	7832      	ldrb	r2, [r6, #0]
 8007134:	1c75      	adds	r5, r6, #1
 8007136:	3a30      	subs	r2, #48	@ 0x30
 8007138:	2a09      	cmp	r2, #9
 800713a:	d950      	bls.n	80071de <_vfiprintf_r+0x1aa>
 800713c:	2900      	cmp	r1, #0
 800713e:	d111      	bne.n	8007164 <_vfiprintf_r+0x130>
 8007140:	e017      	b.n	8007172 <_vfiprintf_r+0x13e>
 8007142:	3601      	adds	r6, #1
 8007144:	e7af      	b.n	80070a6 <_vfiprintf_r+0x72>
 8007146:	9b05      	ldr	r3, [sp, #20]
 8007148:	6822      	ldr	r2, [r4, #0]
 800714a:	1ac0      	subs	r0, r0, r3
 800714c:	2301      	movs	r3, #1
 800714e:	4083      	lsls	r3, r0
 8007150:	4313      	orrs	r3, r2
 8007152:	0035      	movs	r5, r6
 8007154:	6023      	str	r3, [r4, #0]
 8007156:	e7cc      	b.n	80070f2 <_vfiprintf_r+0xbe>
 8007158:	9b07      	ldr	r3, [sp, #28]
 800715a:	1d19      	adds	r1, r3, #4
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	9107      	str	r1, [sp, #28]
 8007160:	2b00      	cmp	r3, #0
 8007162:	db01      	blt.n	8007168 <_vfiprintf_r+0x134>
 8007164:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007166:	e004      	b.n	8007172 <_vfiprintf_r+0x13e>
 8007168:	425b      	negs	r3, r3
 800716a:	60e3      	str	r3, [r4, #12]
 800716c:	2302      	movs	r3, #2
 800716e:	4313      	orrs	r3, r2
 8007170:	6023      	str	r3, [r4, #0]
 8007172:	7833      	ldrb	r3, [r6, #0]
 8007174:	2b2e      	cmp	r3, #46	@ 0x2e
 8007176:	d10c      	bne.n	8007192 <_vfiprintf_r+0x15e>
 8007178:	7873      	ldrb	r3, [r6, #1]
 800717a:	2b2a      	cmp	r3, #42	@ 0x2a
 800717c:	d134      	bne.n	80071e8 <_vfiprintf_r+0x1b4>
 800717e:	9b07      	ldr	r3, [sp, #28]
 8007180:	3602      	adds	r6, #2
 8007182:	1d1a      	adds	r2, r3, #4
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	9207      	str	r2, [sp, #28]
 8007188:	2b00      	cmp	r3, #0
 800718a:	da01      	bge.n	8007190 <_vfiprintf_r+0x15c>
 800718c:	2301      	movs	r3, #1
 800718e:	425b      	negs	r3, r3
 8007190:	9309      	str	r3, [sp, #36]	@ 0x24
 8007192:	4d32      	ldr	r5, [pc, #200]	@ (800725c <_vfiprintf_r+0x228>)
 8007194:	2203      	movs	r2, #3
 8007196:	0028      	movs	r0, r5
 8007198:	7831      	ldrb	r1, [r6, #0]
 800719a:	f000 fb37 	bl	800780c <memchr>
 800719e:	2800      	cmp	r0, #0
 80071a0:	d006      	beq.n	80071b0 <_vfiprintf_r+0x17c>
 80071a2:	2340      	movs	r3, #64	@ 0x40
 80071a4:	1b40      	subs	r0, r0, r5
 80071a6:	4083      	lsls	r3, r0
 80071a8:	6822      	ldr	r2, [r4, #0]
 80071aa:	3601      	adds	r6, #1
 80071ac:	4313      	orrs	r3, r2
 80071ae:	6023      	str	r3, [r4, #0]
 80071b0:	7831      	ldrb	r1, [r6, #0]
 80071b2:	2206      	movs	r2, #6
 80071b4:	482a      	ldr	r0, [pc, #168]	@ (8007260 <_vfiprintf_r+0x22c>)
 80071b6:	1c75      	adds	r5, r6, #1
 80071b8:	7621      	strb	r1, [r4, #24]
 80071ba:	f000 fb27 	bl	800780c <memchr>
 80071be:	2800      	cmp	r0, #0
 80071c0:	d040      	beq.n	8007244 <_vfiprintf_r+0x210>
 80071c2:	4b28      	ldr	r3, [pc, #160]	@ (8007264 <_vfiprintf_r+0x230>)
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d122      	bne.n	800720e <_vfiprintf_r+0x1da>
 80071c8:	2207      	movs	r2, #7
 80071ca:	9b07      	ldr	r3, [sp, #28]
 80071cc:	3307      	adds	r3, #7
 80071ce:	4393      	bics	r3, r2
 80071d0:	3308      	adds	r3, #8
 80071d2:	9307      	str	r3, [sp, #28]
 80071d4:	6963      	ldr	r3, [r4, #20]
 80071d6:	9a04      	ldr	r2, [sp, #16]
 80071d8:	189b      	adds	r3, r3, r2
 80071da:	6163      	str	r3, [r4, #20]
 80071dc:	e762      	b.n	80070a4 <_vfiprintf_r+0x70>
 80071de:	4343      	muls	r3, r0
 80071e0:	002e      	movs	r6, r5
 80071e2:	2101      	movs	r1, #1
 80071e4:	189b      	adds	r3, r3, r2
 80071e6:	e7a4      	b.n	8007132 <_vfiprintf_r+0xfe>
 80071e8:	2300      	movs	r3, #0
 80071ea:	200a      	movs	r0, #10
 80071ec:	0019      	movs	r1, r3
 80071ee:	3601      	adds	r6, #1
 80071f0:	6063      	str	r3, [r4, #4]
 80071f2:	7832      	ldrb	r2, [r6, #0]
 80071f4:	1c75      	adds	r5, r6, #1
 80071f6:	3a30      	subs	r2, #48	@ 0x30
 80071f8:	2a09      	cmp	r2, #9
 80071fa:	d903      	bls.n	8007204 <_vfiprintf_r+0x1d0>
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d0c8      	beq.n	8007192 <_vfiprintf_r+0x15e>
 8007200:	9109      	str	r1, [sp, #36]	@ 0x24
 8007202:	e7c6      	b.n	8007192 <_vfiprintf_r+0x15e>
 8007204:	4341      	muls	r1, r0
 8007206:	002e      	movs	r6, r5
 8007208:	2301      	movs	r3, #1
 800720a:	1889      	adds	r1, r1, r2
 800720c:	e7f1      	b.n	80071f2 <_vfiprintf_r+0x1be>
 800720e:	aa07      	add	r2, sp, #28
 8007210:	9200      	str	r2, [sp, #0]
 8007212:	0021      	movs	r1, r4
 8007214:	003a      	movs	r2, r7
 8007216:	4b14      	ldr	r3, [pc, #80]	@ (8007268 <_vfiprintf_r+0x234>)
 8007218:	9803      	ldr	r0, [sp, #12]
 800721a:	e000      	b.n	800721e <_vfiprintf_r+0x1ea>
 800721c:	bf00      	nop
 800721e:	9004      	str	r0, [sp, #16]
 8007220:	9b04      	ldr	r3, [sp, #16]
 8007222:	3301      	adds	r3, #1
 8007224:	d1d6      	bne.n	80071d4 <_vfiprintf_r+0x1a0>
 8007226:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007228:	07db      	lsls	r3, r3, #31
 800722a:	d405      	bmi.n	8007238 <_vfiprintf_r+0x204>
 800722c:	89bb      	ldrh	r3, [r7, #12]
 800722e:	059b      	lsls	r3, r3, #22
 8007230:	d402      	bmi.n	8007238 <_vfiprintf_r+0x204>
 8007232:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007234:	f7ff fdd8 	bl	8006de8 <__retarget_lock_release_recursive>
 8007238:	89bb      	ldrh	r3, [r7, #12]
 800723a:	065b      	lsls	r3, r3, #25
 800723c:	d500      	bpl.n	8007240 <_vfiprintf_r+0x20c>
 800723e:	e71e      	b.n	800707e <_vfiprintf_r+0x4a>
 8007240:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007242:	e71e      	b.n	8007082 <_vfiprintf_r+0x4e>
 8007244:	aa07      	add	r2, sp, #28
 8007246:	9200      	str	r2, [sp, #0]
 8007248:	0021      	movs	r1, r4
 800724a:	003a      	movs	r2, r7
 800724c:	4b06      	ldr	r3, [pc, #24]	@ (8007268 <_vfiprintf_r+0x234>)
 800724e:	9803      	ldr	r0, [sp, #12]
 8007250:	f000 f87c 	bl	800734c <_printf_i>
 8007254:	e7e3      	b.n	800721e <_vfiprintf_r+0x1ea>
 8007256:	46c0      	nop			@ (mov r8, r8)
 8007258:	080079a8 	.word	0x080079a8
 800725c:	080079ae 	.word	0x080079ae
 8007260:	080079b2 	.word	0x080079b2
 8007264:	00000000 	.word	0x00000000
 8007268:	0800700f 	.word	0x0800700f

0800726c <_printf_common>:
 800726c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800726e:	0016      	movs	r6, r2
 8007270:	9301      	str	r3, [sp, #4]
 8007272:	688a      	ldr	r2, [r1, #8]
 8007274:	690b      	ldr	r3, [r1, #16]
 8007276:	000c      	movs	r4, r1
 8007278:	9000      	str	r0, [sp, #0]
 800727a:	4293      	cmp	r3, r2
 800727c:	da00      	bge.n	8007280 <_printf_common+0x14>
 800727e:	0013      	movs	r3, r2
 8007280:	0022      	movs	r2, r4
 8007282:	6033      	str	r3, [r6, #0]
 8007284:	3243      	adds	r2, #67	@ 0x43
 8007286:	7812      	ldrb	r2, [r2, #0]
 8007288:	2a00      	cmp	r2, #0
 800728a:	d001      	beq.n	8007290 <_printf_common+0x24>
 800728c:	3301      	adds	r3, #1
 800728e:	6033      	str	r3, [r6, #0]
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	069b      	lsls	r3, r3, #26
 8007294:	d502      	bpl.n	800729c <_printf_common+0x30>
 8007296:	6833      	ldr	r3, [r6, #0]
 8007298:	3302      	adds	r3, #2
 800729a:	6033      	str	r3, [r6, #0]
 800729c:	6822      	ldr	r2, [r4, #0]
 800729e:	2306      	movs	r3, #6
 80072a0:	0015      	movs	r5, r2
 80072a2:	401d      	ands	r5, r3
 80072a4:	421a      	tst	r2, r3
 80072a6:	d027      	beq.n	80072f8 <_printf_common+0x8c>
 80072a8:	0023      	movs	r3, r4
 80072aa:	3343      	adds	r3, #67	@ 0x43
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	1e5a      	subs	r2, r3, #1
 80072b0:	4193      	sbcs	r3, r2
 80072b2:	6822      	ldr	r2, [r4, #0]
 80072b4:	0692      	lsls	r2, r2, #26
 80072b6:	d430      	bmi.n	800731a <_printf_common+0xae>
 80072b8:	0022      	movs	r2, r4
 80072ba:	9901      	ldr	r1, [sp, #4]
 80072bc:	9800      	ldr	r0, [sp, #0]
 80072be:	9d08      	ldr	r5, [sp, #32]
 80072c0:	3243      	adds	r2, #67	@ 0x43
 80072c2:	47a8      	blx	r5
 80072c4:	3001      	adds	r0, #1
 80072c6:	d025      	beq.n	8007314 <_printf_common+0xa8>
 80072c8:	2206      	movs	r2, #6
 80072ca:	6823      	ldr	r3, [r4, #0]
 80072cc:	2500      	movs	r5, #0
 80072ce:	4013      	ands	r3, r2
 80072d0:	2b04      	cmp	r3, #4
 80072d2:	d105      	bne.n	80072e0 <_printf_common+0x74>
 80072d4:	6833      	ldr	r3, [r6, #0]
 80072d6:	68e5      	ldr	r5, [r4, #12]
 80072d8:	1aed      	subs	r5, r5, r3
 80072da:	43eb      	mvns	r3, r5
 80072dc:	17db      	asrs	r3, r3, #31
 80072de:	401d      	ands	r5, r3
 80072e0:	68a3      	ldr	r3, [r4, #8]
 80072e2:	6922      	ldr	r2, [r4, #16]
 80072e4:	4293      	cmp	r3, r2
 80072e6:	dd01      	ble.n	80072ec <_printf_common+0x80>
 80072e8:	1a9b      	subs	r3, r3, r2
 80072ea:	18ed      	adds	r5, r5, r3
 80072ec:	2600      	movs	r6, #0
 80072ee:	42b5      	cmp	r5, r6
 80072f0:	d120      	bne.n	8007334 <_printf_common+0xc8>
 80072f2:	2000      	movs	r0, #0
 80072f4:	e010      	b.n	8007318 <_printf_common+0xac>
 80072f6:	3501      	adds	r5, #1
 80072f8:	68e3      	ldr	r3, [r4, #12]
 80072fa:	6832      	ldr	r2, [r6, #0]
 80072fc:	1a9b      	subs	r3, r3, r2
 80072fe:	42ab      	cmp	r3, r5
 8007300:	ddd2      	ble.n	80072a8 <_printf_common+0x3c>
 8007302:	0022      	movs	r2, r4
 8007304:	2301      	movs	r3, #1
 8007306:	9901      	ldr	r1, [sp, #4]
 8007308:	9800      	ldr	r0, [sp, #0]
 800730a:	9f08      	ldr	r7, [sp, #32]
 800730c:	3219      	adds	r2, #25
 800730e:	47b8      	blx	r7
 8007310:	3001      	adds	r0, #1
 8007312:	d1f0      	bne.n	80072f6 <_printf_common+0x8a>
 8007314:	2001      	movs	r0, #1
 8007316:	4240      	negs	r0, r0
 8007318:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800731a:	2030      	movs	r0, #48	@ 0x30
 800731c:	18e1      	adds	r1, r4, r3
 800731e:	3143      	adds	r1, #67	@ 0x43
 8007320:	7008      	strb	r0, [r1, #0]
 8007322:	0021      	movs	r1, r4
 8007324:	1c5a      	adds	r2, r3, #1
 8007326:	3145      	adds	r1, #69	@ 0x45
 8007328:	7809      	ldrb	r1, [r1, #0]
 800732a:	18a2      	adds	r2, r4, r2
 800732c:	3243      	adds	r2, #67	@ 0x43
 800732e:	3302      	adds	r3, #2
 8007330:	7011      	strb	r1, [r2, #0]
 8007332:	e7c1      	b.n	80072b8 <_printf_common+0x4c>
 8007334:	0022      	movs	r2, r4
 8007336:	2301      	movs	r3, #1
 8007338:	9901      	ldr	r1, [sp, #4]
 800733a:	9800      	ldr	r0, [sp, #0]
 800733c:	9f08      	ldr	r7, [sp, #32]
 800733e:	321a      	adds	r2, #26
 8007340:	47b8      	blx	r7
 8007342:	3001      	adds	r0, #1
 8007344:	d0e6      	beq.n	8007314 <_printf_common+0xa8>
 8007346:	3601      	adds	r6, #1
 8007348:	e7d1      	b.n	80072ee <_printf_common+0x82>
	...

0800734c <_printf_i>:
 800734c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800734e:	b08b      	sub	sp, #44	@ 0x2c
 8007350:	9206      	str	r2, [sp, #24]
 8007352:	000a      	movs	r2, r1
 8007354:	3243      	adds	r2, #67	@ 0x43
 8007356:	9307      	str	r3, [sp, #28]
 8007358:	9005      	str	r0, [sp, #20]
 800735a:	9203      	str	r2, [sp, #12]
 800735c:	7e0a      	ldrb	r2, [r1, #24]
 800735e:	000c      	movs	r4, r1
 8007360:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007362:	2a78      	cmp	r2, #120	@ 0x78
 8007364:	d809      	bhi.n	800737a <_printf_i+0x2e>
 8007366:	2a62      	cmp	r2, #98	@ 0x62
 8007368:	d80b      	bhi.n	8007382 <_printf_i+0x36>
 800736a:	2a00      	cmp	r2, #0
 800736c:	d100      	bne.n	8007370 <_printf_i+0x24>
 800736e:	e0ba      	b.n	80074e6 <_printf_i+0x19a>
 8007370:	497a      	ldr	r1, [pc, #488]	@ (800755c <_printf_i+0x210>)
 8007372:	9104      	str	r1, [sp, #16]
 8007374:	2a58      	cmp	r2, #88	@ 0x58
 8007376:	d100      	bne.n	800737a <_printf_i+0x2e>
 8007378:	e08e      	b.n	8007498 <_printf_i+0x14c>
 800737a:	0025      	movs	r5, r4
 800737c:	3542      	adds	r5, #66	@ 0x42
 800737e:	702a      	strb	r2, [r5, #0]
 8007380:	e022      	b.n	80073c8 <_printf_i+0x7c>
 8007382:	0010      	movs	r0, r2
 8007384:	3863      	subs	r0, #99	@ 0x63
 8007386:	2815      	cmp	r0, #21
 8007388:	d8f7      	bhi.n	800737a <_printf_i+0x2e>
 800738a:	f7f8 febd 	bl	8000108 <__gnu_thumb1_case_shi>
 800738e:	0016      	.short	0x0016
 8007390:	fff6001f 	.word	0xfff6001f
 8007394:	fff6fff6 	.word	0xfff6fff6
 8007398:	001ffff6 	.word	0x001ffff6
 800739c:	fff6fff6 	.word	0xfff6fff6
 80073a0:	fff6fff6 	.word	0xfff6fff6
 80073a4:	0036009f 	.word	0x0036009f
 80073a8:	fff6007e 	.word	0xfff6007e
 80073ac:	00b0fff6 	.word	0x00b0fff6
 80073b0:	0036fff6 	.word	0x0036fff6
 80073b4:	fff6fff6 	.word	0xfff6fff6
 80073b8:	0082      	.short	0x0082
 80073ba:	0025      	movs	r5, r4
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	3542      	adds	r5, #66	@ 0x42
 80073c0:	1d11      	adds	r1, r2, #4
 80073c2:	6019      	str	r1, [r3, #0]
 80073c4:	6813      	ldr	r3, [r2, #0]
 80073c6:	702b      	strb	r3, [r5, #0]
 80073c8:	2301      	movs	r3, #1
 80073ca:	e09e      	b.n	800750a <_printf_i+0x1be>
 80073cc:	6818      	ldr	r0, [r3, #0]
 80073ce:	6809      	ldr	r1, [r1, #0]
 80073d0:	1d02      	adds	r2, r0, #4
 80073d2:	060d      	lsls	r5, r1, #24
 80073d4:	d50b      	bpl.n	80073ee <_printf_i+0xa2>
 80073d6:	6806      	ldr	r6, [r0, #0]
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	2e00      	cmp	r6, #0
 80073dc:	da03      	bge.n	80073e6 <_printf_i+0x9a>
 80073de:	232d      	movs	r3, #45	@ 0x2d
 80073e0:	9a03      	ldr	r2, [sp, #12]
 80073e2:	4276      	negs	r6, r6
 80073e4:	7013      	strb	r3, [r2, #0]
 80073e6:	4b5d      	ldr	r3, [pc, #372]	@ (800755c <_printf_i+0x210>)
 80073e8:	270a      	movs	r7, #10
 80073ea:	9304      	str	r3, [sp, #16]
 80073ec:	e018      	b.n	8007420 <_printf_i+0xd4>
 80073ee:	6806      	ldr	r6, [r0, #0]
 80073f0:	601a      	str	r2, [r3, #0]
 80073f2:	0649      	lsls	r1, r1, #25
 80073f4:	d5f1      	bpl.n	80073da <_printf_i+0x8e>
 80073f6:	b236      	sxth	r6, r6
 80073f8:	e7ef      	b.n	80073da <_printf_i+0x8e>
 80073fa:	6808      	ldr	r0, [r1, #0]
 80073fc:	6819      	ldr	r1, [r3, #0]
 80073fe:	c940      	ldmia	r1!, {r6}
 8007400:	0605      	lsls	r5, r0, #24
 8007402:	d402      	bmi.n	800740a <_printf_i+0xbe>
 8007404:	0640      	lsls	r0, r0, #25
 8007406:	d500      	bpl.n	800740a <_printf_i+0xbe>
 8007408:	b2b6      	uxth	r6, r6
 800740a:	6019      	str	r1, [r3, #0]
 800740c:	4b53      	ldr	r3, [pc, #332]	@ (800755c <_printf_i+0x210>)
 800740e:	270a      	movs	r7, #10
 8007410:	9304      	str	r3, [sp, #16]
 8007412:	2a6f      	cmp	r2, #111	@ 0x6f
 8007414:	d100      	bne.n	8007418 <_printf_i+0xcc>
 8007416:	3f02      	subs	r7, #2
 8007418:	0023      	movs	r3, r4
 800741a:	2200      	movs	r2, #0
 800741c:	3343      	adds	r3, #67	@ 0x43
 800741e:	701a      	strb	r2, [r3, #0]
 8007420:	6863      	ldr	r3, [r4, #4]
 8007422:	60a3      	str	r3, [r4, #8]
 8007424:	2b00      	cmp	r3, #0
 8007426:	db06      	blt.n	8007436 <_printf_i+0xea>
 8007428:	2104      	movs	r1, #4
 800742a:	6822      	ldr	r2, [r4, #0]
 800742c:	9d03      	ldr	r5, [sp, #12]
 800742e:	438a      	bics	r2, r1
 8007430:	6022      	str	r2, [r4, #0]
 8007432:	4333      	orrs	r3, r6
 8007434:	d00c      	beq.n	8007450 <_printf_i+0x104>
 8007436:	9d03      	ldr	r5, [sp, #12]
 8007438:	0030      	movs	r0, r6
 800743a:	0039      	movs	r1, r7
 800743c:	f7f8 fef4 	bl	8000228 <__aeabi_uidivmod>
 8007440:	9b04      	ldr	r3, [sp, #16]
 8007442:	3d01      	subs	r5, #1
 8007444:	5c5b      	ldrb	r3, [r3, r1]
 8007446:	702b      	strb	r3, [r5, #0]
 8007448:	0033      	movs	r3, r6
 800744a:	0006      	movs	r6, r0
 800744c:	429f      	cmp	r7, r3
 800744e:	d9f3      	bls.n	8007438 <_printf_i+0xec>
 8007450:	2f08      	cmp	r7, #8
 8007452:	d109      	bne.n	8007468 <_printf_i+0x11c>
 8007454:	6823      	ldr	r3, [r4, #0]
 8007456:	07db      	lsls	r3, r3, #31
 8007458:	d506      	bpl.n	8007468 <_printf_i+0x11c>
 800745a:	6862      	ldr	r2, [r4, #4]
 800745c:	6923      	ldr	r3, [r4, #16]
 800745e:	429a      	cmp	r2, r3
 8007460:	dc02      	bgt.n	8007468 <_printf_i+0x11c>
 8007462:	2330      	movs	r3, #48	@ 0x30
 8007464:	3d01      	subs	r5, #1
 8007466:	702b      	strb	r3, [r5, #0]
 8007468:	9b03      	ldr	r3, [sp, #12]
 800746a:	1b5b      	subs	r3, r3, r5
 800746c:	6123      	str	r3, [r4, #16]
 800746e:	9b07      	ldr	r3, [sp, #28]
 8007470:	0021      	movs	r1, r4
 8007472:	9300      	str	r3, [sp, #0]
 8007474:	9805      	ldr	r0, [sp, #20]
 8007476:	9b06      	ldr	r3, [sp, #24]
 8007478:	aa09      	add	r2, sp, #36	@ 0x24
 800747a:	f7ff fef7 	bl	800726c <_printf_common>
 800747e:	3001      	adds	r0, #1
 8007480:	d148      	bne.n	8007514 <_printf_i+0x1c8>
 8007482:	2001      	movs	r0, #1
 8007484:	4240      	negs	r0, r0
 8007486:	b00b      	add	sp, #44	@ 0x2c
 8007488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800748a:	2220      	movs	r2, #32
 800748c:	6809      	ldr	r1, [r1, #0]
 800748e:	430a      	orrs	r2, r1
 8007490:	6022      	str	r2, [r4, #0]
 8007492:	2278      	movs	r2, #120	@ 0x78
 8007494:	4932      	ldr	r1, [pc, #200]	@ (8007560 <_printf_i+0x214>)
 8007496:	9104      	str	r1, [sp, #16]
 8007498:	0021      	movs	r1, r4
 800749a:	3145      	adds	r1, #69	@ 0x45
 800749c:	700a      	strb	r2, [r1, #0]
 800749e:	6819      	ldr	r1, [r3, #0]
 80074a0:	6822      	ldr	r2, [r4, #0]
 80074a2:	c940      	ldmia	r1!, {r6}
 80074a4:	0610      	lsls	r0, r2, #24
 80074a6:	d402      	bmi.n	80074ae <_printf_i+0x162>
 80074a8:	0650      	lsls	r0, r2, #25
 80074aa:	d500      	bpl.n	80074ae <_printf_i+0x162>
 80074ac:	b2b6      	uxth	r6, r6
 80074ae:	6019      	str	r1, [r3, #0]
 80074b0:	07d3      	lsls	r3, r2, #31
 80074b2:	d502      	bpl.n	80074ba <_printf_i+0x16e>
 80074b4:	2320      	movs	r3, #32
 80074b6:	4313      	orrs	r3, r2
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	2e00      	cmp	r6, #0
 80074bc:	d001      	beq.n	80074c2 <_printf_i+0x176>
 80074be:	2710      	movs	r7, #16
 80074c0:	e7aa      	b.n	8007418 <_printf_i+0xcc>
 80074c2:	2220      	movs	r2, #32
 80074c4:	6823      	ldr	r3, [r4, #0]
 80074c6:	4393      	bics	r3, r2
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	e7f8      	b.n	80074be <_printf_i+0x172>
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	680d      	ldr	r5, [r1, #0]
 80074d0:	1d10      	adds	r0, r2, #4
 80074d2:	6949      	ldr	r1, [r1, #20]
 80074d4:	6018      	str	r0, [r3, #0]
 80074d6:	6813      	ldr	r3, [r2, #0]
 80074d8:	062e      	lsls	r6, r5, #24
 80074da:	d501      	bpl.n	80074e0 <_printf_i+0x194>
 80074dc:	6019      	str	r1, [r3, #0]
 80074de:	e002      	b.n	80074e6 <_printf_i+0x19a>
 80074e0:	066d      	lsls	r5, r5, #25
 80074e2:	d5fb      	bpl.n	80074dc <_printf_i+0x190>
 80074e4:	8019      	strh	r1, [r3, #0]
 80074e6:	2300      	movs	r3, #0
 80074e8:	9d03      	ldr	r5, [sp, #12]
 80074ea:	6123      	str	r3, [r4, #16]
 80074ec:	e7bf      	b.n	800746e <_printf_i+0x122>
 80074ee:	681a      	ldr	r2, [r3, #0]
 80074f0:	1d11      	adds	r1, r2, #4
 80074f2:	6019      	str	r1, [r3, #0]
 80074f4:	6815      	ldr	r5, [r2, #0]
 80074f6:	2100      	movs	r1, #0
 80074f8:	0028      	movs	r0, r5
 80074fa:	6862      	ldr	r2, [r4, #4]
 80074fc:	f000 f986 	bl	800780c <memchr>
 8007500:	2800      	cmp	r0, #0
 8007502:	d001      	beq.n	8007508 <_printf_i+0x1bc>
 8007504:	1b40      	subs	r0, r0, r5
 8007506:	6060      	str	r0, [r4, #4]
 8007508:	6863      	ldr	r3, [r4, #4]
 800750a:	6123      	str	r3, [r4, #16]
 800750c:	2300      	movs	r3, #0
 800750e:	9a03      	ldr	r2, [sp, #12]
 8007510:	7013      	strb	r3, [r2, #0]
 8007512:	e7ac      	b.n	800746e <_printf_i+0x122>
 8007514:	002a      	movs	r2, r5
 8007516:	6923      	ldr	r3, [r4, #16]
 8007518:	9906      	ldr	r1, [sp, #24]
 800751a:	9805      	ldr	r0, [sp, #20]
 800751c:	9d07      	ldr	r5, [sp, #28]
 800751e:	47a8      	blx	r5
 8007520:	3001      	adds	r0, #1
 8007522:	d0ae      	beq.n	8007482 <_printf_i+0x136>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	079b      	lsls	r3, r3, #30
 8007528:	d415      	bmi.n	8007556 <_printf_i+0x20a>
 800752a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800752c:	68e0      	ldr	r0, [r4, #12]
 800752e:	4298      	cmp	r0, r3
 8007530:	daa9      	bge.n	8007486 <_printf_i+0x13a>
 8007532:	0018      	movs	r0, r3
 8007534:	e7a7      	b.n	8007486 <_printf_i+0x13a>
 8007536:	0022      	movs	r2, r4
 8007538:	2301      	movs	r3, #1
 800753a:	9906      	ldr	r1, [sp, #24]
 800753c:	9805      	ldr	r0, [sp, #20]
 800753e:	9e07      	ldr	r6, [sp, #28]
 8007540:	3219      	adds	r2, #25
 8007542:	47b0      	blx	r6
 8007544:	3001      	adds	r0, #1
 8007546:	d09c      	beq.n	8007482 <_printf_i+0x136>
 8007548:	3501      	adds	r5, #1
 800754a:	68e3      	ldr	r3, [r4, #12]
 800754c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800754e:	1a9b      	subs	r3, r3, r2
 8007550:	42ab      	cmp	r3, r5
 8007552:	dcf0      	bgt.n	8007536 <_printf_i+0x1ea>
 8007554:	e7e9      	b.n	800752a <_printf_i+0x1de>
 8007556:	2500      	movs	r5, #0
 8007558:	e7f7      	b.n	800754a <_printf_i+0x1fe>
 800755a:	46c0      	nop			@ (mov r8, r8)
 800755c:	080079b9 	.word	0x080079b9
 8007560:	080079ca 	.word	0x080079ca

08007564 <__sflush_r>:
 8007564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007566:	220c      	movs	r2, #12
 8007568:	5e8b      	ldrsh	r3, [r1, r2]
 800756a:	0005      	movs	r5, r0
 800756c:	000c      	movs	r4, r1
 800756e:	071a      	lsls	r2, r3, #28
 8007570:	d456      	bmi.n	8007620 <__sflush_r+0xbc>
 8007572:	684a      	ldr	r2, [r1, #4]
 8007574:	2a00      	cmp	r2, #0
 8007576:	dc02      	bgt.n	800757e <__sflush_r+0x1a>
 8007578:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800757a:	2a00      	cmp	r2, #0
 800757c:	dd4e      	ble.n	800761c <__sflush_r+0xb8>
 800757e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007580:	2f00      	cmp	r7, #0
 8007582:	d04b      	beq.n	800761c <__sflush_r+0xb8>
 8007584:	2200      	movs	r2, #0
 8007586:	2080      	movs	r0, #128	@ 0x80
 8007588:	682e      	ldr	r6, [r5, #0]
 800758a:	602a      	str	r2, [r5, #0]
 800758c:	001a      	movs	r2, r3
 800758e:	0140      	lsls	r0, r0, #5
 8007590:	6a21      	ldr	r1, [r4, #32]
 8007592:	4002      	ands	r2, r0
 8007594:	4203      	tst	r3, r0
 8007596:	d033      	beq.n	8007600 <__sflush_r+0x9c>
 8007598:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	075b      	lsls	r3, r3, #29
 800759e:	d506      	bpl.n	80075ae <__sflush_r+0x4a>
 80075a0:	6863      	ldr	r3, [r4, #4]
 80075a2:	1ad2      	subs	r2, r2, r3
 80075a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d001      	beq.n	80075ae <__sflush_r+0x4a>
 80075aa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80075ac:	1ad2      	subs	r2, r2, r3
 80075ae:	2300      	movs	r3, #0
 80075b0:	0028      	movs	r0, r5
 80075b2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80075b4:	6a21      	ldr	r1, [r4, #32]
 80075b6:	47b8      	blx	r7
 80075b8:	89a2      	ldrh	r2, [r4, #12]
 80075ba:	1c43      	adds	r3, r0, #1
 80075bc:	d106      	bne.n	80075cc <__sflush_r+0x68>
 80075be:	6829      	ldr	r1, [r5, #0]
 80075c0:	291d      	cmp	r1, #29
 80075c2:	d846      	bhi.n	8007652 <__sflush_r+0xee>
 80075c4:	4b29      	ldr	r3, [pc, #164]	@ (800766c <__sflush_r+0x108>)
 80075c6:	40cb      	lsrs	r3, r1
 80075c8:	07db      	lsls	r3, r3, #31
 80075ca:	d542      	bpl.n	8007652 <__sflush_r+0xee>
 80075cc:	2300      	movs	r3, #0
 80075ce:	6063      	str	r3, [r4, #4]
 80075d0:	6923      	ldr	r3, [r4, #16]
 80075d2:	6023      	str	r3, [r4, #0]
 80075d4:	04d2      	lsls	r2, r2, #19
 80075d6:	d505      	bpl.n	80075e4 <__sflush_r+0x80>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d102      	bne.n	80075e2 <__sflush_r+0x7e>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d100      	bne.n	80075e4 <__sflush_r+0x80>
 80075e2:	6560      	str	r0, [r4, #84]	@ 0x54
 80075e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075e6:	602e      	str	r6, [r5, #0]
 80075e8:	2900      	cmp	r1, #0
 80075ea:	d017      	beq.n	800761c <__sflush_r+0xb8>
 80075ec:	0023      	movs	r3, r4
 80075ee:	3344      	adds	r3, #68	@ 0x44
 80075f0:	4299      	cmp	r1, r3
 80075f2:	d002      	beq.n	80075fa <__sflush_r+0x96>
 80075f4:	0028      	movs	r0, r5
 80075f6:	f7ff fbf9 	bl	8006dec <_free_r>
 80075fa:	2300      	movs	r3, #0
 80075fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80075fe:	e00d      	b.n	800761c <__sflush_r+0xb8>
 8007600:	2301      	movs	r3, #1
 8007602:	0028      	movs	r0, r5
 8007604:	47b8      	blx	r7
 8007606:	0002      	movs	r2, r0
 8007608:	1c43      	adds	r3, r0, #1
 800760a:	d1c6      	bne.n	800759a <__sflush_r+0x36>
 800760c:	682b      	ldr	r3, [r5, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d0c3      	beq.n	800759a <__sflush_r+0x36>
 8007612:	2b1d      	cmp	r3, #29
 8007614:	d001      	beq.n	800761a <__sflush_r+0xb6>
 8007616:	2b16      	cmp	r3, #22
 8007618:	d11a      	bne.n	8007650 <__sflush_r+0xec>
 800761a:	602e      	str	r6, [r5, #0]
 800761c:	2000      	movs	r0, #0
 800761e:	e01e      	b.n	800765e <__sflush_r+0xfa>
 8007620:	690e      	ldr	r6, [r1, #16]
 8007622:	2e00      	cmp	r6, #0
 8007624:	d0fa      	beq.n	800761c <__sflush_r+0xb8>
 8007626:	680f      	ldr	r7, [r1, #0]
 8007628:	600e      	str	r6, [r1, #0]
 800762a:	1bba      	subs	r2, r7, r6
 800762c:	9201      	str	r2, [sp, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	079b      	lsls	r3, r3, #30
 8007632:	d100      	bne.n	8007636 <__sflush_r+0xd2>
 8007634:	694a      	ldr	r2, [r1, #20]
 8007636:	60a2      	str	r2, [r4, #8]
 8007638:	9b01      	ldr	r3, [sp, #4]
 800763a:	2b00      	cmp	r3, #0
 800763c:	ddee      	ble.n	800761c <__sflush_r+0xb8>
 800763e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007640:	0032      	movs	r2, r6
 8007642:	001f      	movs	r7, r3
 8007644:	0028      	movs	r0, r5
 8007646:	9b01      	ldr	r3, [sp, #4]
 8007648:	6a21      	ldr	r1, [r4, #32]
 800764a:	47b8      	blx	r7
 800764c:	2800      	cmp	r0, #0
 800764e:	dc07      	bgt.n	8007660 <__sflush_r+0xfc>
 8007650:	89a2      	ldrh	r2, [r4, #12]
 8007652:	2340      	movs	r3, #64	@ 0x40
 8007654:	2001      	movs	r0, #1
 8007656:	4313      	orrs	r3, r2
 8007658:	b21b      	sxth	r3, r3
 800765a:	81a3      	strh	r3, [r4, #12]
 800765c:	4240      	negs	r0, r0
 800765e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007660:	9b01      	ldr	r3, [sp, #4]
 8007662:	1836      	adds	r6, r6, r0
 8007664:	1a1b      	subs	r3, r3, r0
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	e7e6      	b.n	8007638 <__sflush_r+0xd4>
 800766a:	46c0      	nop			@ (mov r8, r8)
 800766c:	20400001 	.word	0x20400001

08007670 <_fflush_r>:
 8007670:	690b      	ldr	r3, [r1, #16]
 8007672:	b570      	push	{r4, r5, r6, lr}
 8007674:	0005      	movs	r5, r0
 8007676:	000c      	movs	r4, r1
 8007678:	2b00      	cmp	r3, #0
 800767a:	d102      	bne.n	8007682 <_fflush_r+0x12>
 800767c:	2500      	movs	r5, #0
 800767e:	0028      	movs	r0, r5
 8007680:	bd70      	pop	{r4, r5, r6, pc}
 8007682:	2800      	cmp	r0, #0
 8007684:	d004      	beq.n	8007690 <_fflush_r+0x20>
 8007686:	6a03      	ldr	r3, [r0, #32]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d101      	bne.n	8007690 <_fflush_r+0x20>
 800768c:	f7ff f99a 	bl	80069c4 <__sinit>
 8007690:	220c      	movs	r2, #12
 8007692:	5ea3      	ldrsh	r3, [r4, r2]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d0f1      	beq.n	800767c <_fflush_r+0xc>
 8007698:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800769a:	07d2      	lsls	r2, r2, #31
 800769c:	d404      	bmi.n	80076a8 <_fflush_r+0x38>
 800769e:	059b      	lsls	r3, r3, #22
 80076a0:	d402      	bmi.n	80076a8 <_fflush_r+0x38>
 80076a2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076a4:	f7ff fb9f 	bl	8006de6 <__retarget_lock_acquire_recursive>
 80076a8:	0028      	movs	r0, r5
 80076aa:	0021      	movs	r1, r4
 80076ac:	f7ff ff5a 	bl	8007564 <__sflush_r>
 80076b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80076b2:	0005      	movs	r5, r0
 80076b4:	07db      	lsls	r3, r3, #31
 80076b6:	d4e2      	bmi.n	800767e <_fflush_r+0xe>
 80076b8:	89a3      	ldrh	r3, [r4, #12]
 80076ba:	059b      	lsls	r3, r3, #22
 80076bc:	d4df      	bmi.n	800767e <_fflush_r+0xe>
 80076be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80076c0:	f7ff fb92 	bl	8006de8 <__retarget_lock_release_recursive>
 80076c4:	e7db      	b.n	800767e <_fflush_r+0xe>
	...

080076c8 <__swhatbuf_r>:
 80076c8:	b570      	push	{r4, r5, r6, lr}
 80076ca:	000e      	movs	r6, r1
 80076cc:	001d      	movs	r5, r3
 80076ce:	230e      	movs	r3, #14
 80076d0:	5ec9      	ldrsh	r1, [r1, r3]
 80076d2:	0014      	movs	r4, r2
 80076d4:	b096      	sub	sp, #88	@ 0x58
 80076d6:	2900      	cmp	r1, #0
 80076d8:	da0c      	bge.n	80076f4 <__swhatbuf_r+0x2c>
 80076da:	89b2      	ldrh	r2, [r6, #12]
 80076dc:	2380      	movs	r3, #128	@ 0x80
 80076de:	0011      	movs	r1, r2
 80076e0:	4019      	ands	r1, r3
 80076e2:	421a      	tst	r2, r3
 80076e4:	d114      	bne.n	8007710 <__swhatbuf_r+0x48>
 80076e6:	2380      	movs	r3, #128	@ 0x80
 80076e8:	00db      	lsls	r3, r3, #3
 80076ea:	2000      	movs	r0, #0
 80076ec:	6029      	str	r1, [r5, #0]
 80076ee:	6023      	str	r3, [r4, #0]
 80076f0:	b016      	add	sp, #88	@ 0x58
 80076f2:	bd70      	pop	{r4, r5, r6, pc}
 80076f4:	466a      	mov	r2, sp
 80076f6:	f000 f853 	bl	80077a0 <_fstat_r>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	dbed      	blt.n	80076da <__swhatbuf_r+0x12>
 80076fe:	23f0      	movs	r3, #240	@ 0xf0
 8007700:	9901      	ldr	r1, [sp, #4]
 8007702:	021b      	lsls	r3, r3, #8
 8007704:	4019      	ands	r1, r3
 8007706:	4b04      	ldr	r3, [pc, #16]	@ (8007718 <__swhatbuf_r+0x50>)
 8007708:	18c9      	adds	r1, r1, r3
 800770a:	424b      	negs	r3, r1
 800770c:	4159      	adcs	r1, r3
 800770e:	e7ea      	b.n	80076e6 <__swhatbuf_r+0x1e>
 8007710:	2100      	movs	r1, #0
 8007712:	2340      	movs	r3, #64	@ 0x40
 8007714:	e7e9      	b.n	80076ea <__swhatbuf_r+0x22>
 8007716:	46c0      	nop			@ (mov r8, r8)
 8007718:	ffffe000 	.word	0xffffe000

0800771c <__smakebuf_r>:
 800771c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800771e:	2602      	movs	r6, #2
 8007720:	898b      	ldrh	r3, [r1, #12]
 8007722:	0005      	movs	r5, r0
 8007724:	000c      	movs	r4, r1
 8007726:	b085      	sub	sp, #20
 8007728:	4233      	tst	r3, r6
 800772a:	d007      	beq.n	800773c <__smakebuf_r+0x20>
 800772c:	0023      	movs	r3, r4
 800772e:	3347      	adds	r3, #71	@ 0x47
 8007730:	6023      	str	r3, [r4, #0]
 8007732:	6123      	str	r3, [r4, #16]
 8007734:	2301      	movs	r3, #1
 8007736:	6163      	str	r3, [r4, #20]
 8007738:	b005      	add	sp, #20
 800773a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800773c:	ab03      	add	r3, sp, #12
 800773e:	aa02      	add	r2, sp, #8
 8007740:	f7ff ffc2 	bl	80076c8 <__swhatbuf_r>
 8007744:	9f02      	ldr	r7, [sp, #8]
 8007746:	9001      	str	r0, [sp, #4]
 8007748:	0039      	movs	r1, r7
 800774a:	0028      	movs	r0, r5
 800774c:	f7ff fbba 	bl	8006ec4 <_malloc_r>
 8007750:	2800      	cmp	r0, #0
 8007752:	d108      	bne.n	8007766 <__smakebuf_r+0x4a>
 8007754:	220c      	movs	r2, #12
 8007756:	5ea3      	ldrsh	r3, [r4, r2]
 8007758:	059a      	lsls	r2, r3, #22
 800775a:	d4ed      	bmi.n	8007738 <__smakebuf_r+0x1c>
 800775c:	2203      	movs	r2, #3
 800775e:	4393      	bics	r3, r2
 8007760:	431e      	orrs	r6, r3
 8007762:	81a6      	strh	r6, [r4, #12]
 8007764:	e7e2      	b.n	800772c <__smakebuf_r+0x10>
 8007766:	2380      	movs	r3, #128	@ 0x80
 8007768:	89a2      	ldrh	r2, [r4, #12]
 800776a:	6020      	str	r0, [r4, #0]
 800776c:	4313      	orrs	r3, r2
 800776e:	81a3      	strh	r3, [r4, #12]
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	6120      	str	r0, [r4, #16]
 8007774:	6167      	str	r7, [r4, #20]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00c      	beq.n	8007794 <__smakebuf_r+0x78>
 800777a:	0028      	movs	r0, r5
 800777c:	230e      	movs	r3, #14
 800777e:	5ee1      	ldrsh	r1, [r4, r3]
 8007780:	f000 f820 	bl	80077c4 <_isatty_r>
 8007784:	2800      	cmp	r0, #0
 8007786:	d005      	beq.n	8007794 <__smakebuf_r+0x78>
 8007788:	2303      	movs	r3, #3
 800778a:	89a2      	ldrh	r2, [r4, #12]
 800778c:	439a      	bics	r2, r3
 800778e:	3b02      	subs	r3, #2
 8007790:	4313      	orrs	r3, r2
 8007792:	81a3      	strh	r3, [r4, #12]
 8007794:	89a3      	ldrh	r3, [r4, #12]
 8007796:	9a01      	ldr	r2, [sp, #4]
 8007798:	4313      	orrs	r3, r2
 800779a:	81a3      	strh	r3, [r4, #12]
 800779c:	e7cc      	b.n	8007738 <__smakebuf_r+0x1c>
	...

080077a0 <_fstat_r>:
 80077a0:	2300      	movs	r3, #0
 80077a2:	b570      	push	{r4, r5, r6, lr}
 80077a4:	4d06      	ldr	r5, [pc, #24]	@ (80077c0 <_fstat_r+0x20>)
 80077a6:	0004      	movs	r4, r0
 80077a8:	0008      	movs	r0, r1
 80077aa:	0011      	movs	r1, r2
 80077ac:	602b      	str	r3, [r5, #0]
 80077ae:	f7f9 fb9e 	bl	8000eee <_fstat>
 80077b2:	1c43      	adds	r3, r0, #1
 80077b4:	d103      	bne.n	80077be <_fstat_r+0x1e>
 80077b6:	682b      	ldr	r3, [r5, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d000      	beq.n	80077be <_fstat_r+0x1e>
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	bd70      	pop	{r4, r5, r6, pc}
 80077c0:	20000370 	.word	0x20000370

080077c4 <_isatty_r>:
 80077c4:	2300      	movs	r3, #0
 80077c6:	b570      	push	{r4, r5, r6, lr}
 80077c8:	4d06      	ldr	r5, [pc, #24]	@ (80077e4 <_isatty_r+0x20>)
 80077ca:	0004      	movs	r4, r0
 80077cc:	0008      	movs	r0, r1
 80077ce:	602b      	str	r3, [r5, #0]
 80077d0:	f7f9 fb9b 	bl	8000f0a <_isatty>
 80077d4:	1c43      	adds	r3, r0, #1
 80077d6:	d103      	bne.n	80077e0 <_isatty_r+0x1c>
 80077d8:	682b      	ldr	r3, [r5, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d000      	beq.n	80077e0 <_isatty_r+0x1c>
 80077de:	6023      	str	r3, [r4, #0]
 80077e0:	bd70      	pop	{r4, r5, r6, pc}
 80077e2:	46c0      	nop			@ (mov r8, r8)
 80077e4:	20000370 	.word	0x20000370

080077e8 <_sbrk_r>:
 80077e8:	2300      	movs	r3, #0
 80077ea:	b570      	push	{r4, r5, r6, lr}
 80077ec:	4d06      	ldr	r5, [pc, #24]	@ (8007808 <_sbrk_r+0x20>)
 80077ee:	0004      	movs	r4, r0
 80077f0:	0008      	movs	r0, r1
 80077f2:	602b      	str	r3, [r5, #0]
 80077f4:	f7f9 fb9e 	bl	8000f34 <_sbrk>
 80077f8:	1c43      	adds	r3, r0, #1
 80077fa:	d103      	bne.n	8007804 <_sbrk_r+0x1c>
 80077fc:	682b      	ldr	r3, [r5, #0]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d000      	beq.n	8007804 <_sbrk_r+0x1c>
 8007802:	6023      	str	r3, [r4, #0]
 8007804:	bd70      	pop	{r4, r5, r6, pc}
 8007806:	46c0      	nop			@ (mov r8, r8)
 8007808:	20000370 	.word	0x20000370

0800780c <memchr>:
 800780c:	b2c9      	uxtb	r1, r1
 800780e:	1882      	adds	r2, r0, r2
 8007810:	4290      	cmp	r0, r2
 8007812:	d101      	bne.n	8007818 <memchr+0xc>
 8007814:	2000      	movs	r0, #0
 8007816:	4770      	bx	lr
 8007818:	7803      	ldrb	r3, [r0, #0]
 800781a:	428b      	cmp	r3, r1
 800781c:	d0fb      	beq.n	8007816 <memchr+0xa>
 800781e:	3001      	adds	r0, #1
 8007820:	e7f6      	b.n	8007810 <memchr+0x4>
	...

08007824 <_init>:
 8007824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007826:	46c0      	nop			@ (mov r8, r8)
 8007828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800782a:	bc08      	pop	{r3}
 800782c:	469e      	mov	lr, r3
 800782e:	4770      	bx	lr

08007830 <_fini>:
 8007830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007832:	46c0      	nop			@ (mov r8, r8)
 8007834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007836:	bc08      	pop	{r3}
 8007838:	469e      	mov	lr, r3
 800783a:	4770      	bx	lr
