/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  reg [9:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [26:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  reg [35:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = !(celloutsig_0_9z[2] ? celloutsig_0_9z[3] : celloutsig_0_5z);
  assign celloutsig_0_16z = !(celloutsig_0_12z ? celloutsig_0_10z : celloutsig_0_10z);
  assign celloutsig_0_0z = ~(in_data[91] | in_data[50]);
  assign celloutsig_0_5z = ~(in_data[3] | in_data[40]);
  assign celloutsig_0_12z = ~(celloutsig_0_2z[1] | celloutsig_0_8z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_2z) & in_data[140]);
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_0z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[5] | celloutsig_0_1z) & celloutsig_0_2z[5]);
  assign celloutsig_0_32z = celloutsig_0_3z ^ celloutsig_0_29z;
  assign celloutsig_1_2z = in_data[159] ^ celloutsig_1_0z;
  assign celloutsig_1_11z = celloutsig_1_5z ^ in_data[171];
  assign celloutsig_1_12z = celloutsig_1_11z ^ celloutsig_1_7z;
  assign celloutsig_0_20z = celloutsig_0_1z ^ celloutsig_0_10z;
  assign celloutsig_0_22z = celloutsig_0_6z[2] ^ celloutsig_0_20z;
  assign celloutsig_0_27z = in_data[87] ^ celloutsig_0_10z;
  assign celloutsig_0_4z = in_data[86:81] / { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_43z = { celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_21z } / { 1'h1, celloutsig_0_11z[7:0] };
  assign celloutsig_1_8z = in_data[132:129] / { 1'h1, in_data[148], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_11z = { in_data[19:17], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z } / { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_11z[6:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[3], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_2z = in_data[51:46] / { 1'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_11z[7], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } / { 1'h1, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_14z = celloutsig_0_11z[6:1] >= { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_13z[5:1] >= in_data[58:54];
  assign celloutsig_0_6z = celloutsig_0_4z[3] ? { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } : { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_3z } != { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_6z } | { in_data[28], celloutsig_0_6z };
  assign celloutsig_1_18z = & { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[0] & celloutsig_1_1z;
  assign celloutsig_1_1z = ^ { in_data[153:135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = ^ celloutsig_0_4z[5:1];
  assign celloutsig_0_1z = ^ in_data[82:78];
  assign celloutsig_0_19z = ^ celloutsig_0_18z[7:4];
  assign celloutsig_0_29z = ^ { celloutsig_0_25z[2:1], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_28z };
  assign celloutsig_1_6z = { in_data[128:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } <<< in_data[143:128];
  assign celloutsig_1_14z = { in_data[184:161], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } <<< { celloutsig_1_9z[33:20], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_14z[23:22], celloutsig_1_13z, celloutsig_1_6z } - { celloutsig_1_6z[11:10], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_11z[7:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z } ~^ { in_data[51:46], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_44z = ~((celloutsig_0_1z & celloutsig_0_15z) | celloutsig_0_19z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[154]);
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_3z = { in_data[177:174], celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 36'h000000000;
    else if (!clkin_data[32]) celloutsig_1_9z = { in_data[188:159], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_25z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_13z[13:5], celloutsig_0_22z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_28z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_28z = { celloutsig_0_9z[3:2], celloutsig_0_1z, celloutsig_0_21z };
  assign celloutsig_1_0z = ~((in_data[160] & in_data[171]) | (in_data[102] & in_data[152]));
  assign { out_data[128], out_data[114:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
