DECL|I2S_ACT_SLOT_EVEN|macro|I2S_ACT_SLOT_EVEN
DECL|I2S_ACT_SLOT_ODD|macro|I2S_ACT_SLOT_ODD
DECL|I2S_DATA_LINE_0|macro|I2S_DATA_LINE_0
DECL|I2S_DATA_LINE_1|macro|I2S_DATA_LINE_1
DECL|I2S_INACT_HIGH_LEVEL|macro|I2S_INACT_HIGH_LEVEL
DECL|I2S_INACT_LOW_LEVEL|macro|I2S_INACT_LOW_LEVEL
DECL|I2S_INACT_TRI_STATE|macro|I2S_INACT_TRI_STATE
DECL|I2S_INT_RDATA|macro|I2S_INT_RDATA
DECL|I2S_INT_RDMA|macro|I2S_INT_RDMA
DECL|I2S_INT_RLAST|macro|I2S_INT_RLAST
DECL|I2S_INT_ROVRN|macro|I2S_INT_ROVRN
DECL|I2S_INT_RSTAFRM|macro|I2S_INT_RSTAFRM
DECL|I2S_INT_RSYNCERR|macro|I2S_INT_RSYNCERR
DECL|I2S_INT_XDATA|macro|I2S_INT_XDATA
DECL|I2S_INT_XDMA|macro|I2S_INT_XDMA
DECL|I2S_INT_XLAST|macro|I2S_INT_XLAST
DECL|I2S_INT_XSTAFRM|macro|I2S_INT_XSTAFRM
DECL|I2S_INT_XSYNCERR|macro|I2S_INT_XSYNCERR
DECL|I2S_INT_XUNDRN|macro|I2S_INT_XUNDRN
DECL|I2S_MODE_MASTER|macro|I2S_MODE_MASTER
DECL|I2S_MODE_SLAVE|macro|I2S_MODE_SLAVE
DECL|I2S_MODE_TX_ONLY|macro|I2S_MODE_TX_ONLY
DECL|I2S_MODE_TX_RX_SYNC|macro|I2S_MODE_TX_RX_SYNC
DECL|I2S_PORT_CPU|macro|I2S_PORT_CPU
DECL|I2S_PORT_DMA|macro|I2S_PORT_DMA
DECL|I2S_RX_DMA_PORT|macro|I2S_RX_DMA_PORT
DECL|I2S_SER_MODE_DISABLE|macro|I2S_SER_MODE_DISABLE
DECL|I2S_SER_MODE_RX|macro|I2S_SER_MODE_RX
DECL|I2S_SER_MODE_TX|macro|I2S_SER_MODE_TX
DECL|I2S_SLOT_SIZE_16|macro|I2S_SLOT_SIZE_16
DECL|I2S_SLOT_SIZE_24|macro|I2S_SLOT_SIZE_24
DECL|I2S_SLOT_SIZE_8|macro|I2S_SLOT_SIZE_8
DECL|I2S_STS_RDATA|macro|I2S_STS_RDATA
DECL|I2S_STS_RDMAERR|macro|I2S_STS_RDMAERR
DECL|I2S_STS_RDMA|macro|I2S_STS_RDMA
DECL|I2S_STS_RERR|macro|I2S_STS_RERR
DECL|I2S_STS_RLAST|macro|I2S_STS_RLAST
DECL|I2S_STS_ROVERN|macro|I2S_STS_ROVERN
DECL|I2S_STS_RSTAFRM|macro|I2S_STS_RSTAFRM
DECL|I2S_STS_RSYNCERR|macro|I2S_STS_RSYNCERR
DECL|I2S_STS_XDATA|macro|I2S_STS_XDATA
DECL|I2S_STS_XDMAERR|macro|I2S_STS_XDMAERR
DECL|I2S_STS_XDMA|macro|I2S_STS_XDMA
DECL|I2S_STS_XERR|macro|I2S_STS_XERR
DECL|I2S_STS_XLAST|macro|I2S_STS_XLAST
DECL|I2S_STS_XSTAFRM|macro|I2S_STS_XSTAFRM
DECL|I2S_STS_XSYNCERR|macro|I2S_STS_XSYNCERR
DECL|I2S_STS_XUNDRN|macro|I2S_STS_XUNDRN
DECL|I2S_TX_DMA_PORT|macro|I2S_TX_DMA_PORT
DECL|__I2S_H__|macro|__I2S_H__
