<stg><name>sep_convolution_filter</name>


<trans_list>

<trans id="362" from="1" to="2">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="2" to="40">
<condition id="325">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="2" to="3">
<condition id="363">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="3" to="4">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="4" to="5">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="5" to="6">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="6" to="7">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="7" to="8">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="8" to="9">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="9" to="10">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="10" to="11">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="11" to="12">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="12" to="13">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="13" to="14">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="14" to="15">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="15" to="16">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="16" to="17">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="17" to="18">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="18" to="19">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="19" to="20">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="20" to="21">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="21" to="22">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="22" to="23">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="23" to="24">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="24" to="25">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="25" to="26">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="26" to="27">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="27" to="28">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="28" to="29">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="29" to="30">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="30" to="31">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="31" to="32">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="32" to="33">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="33" to="34">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="34" to="35">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="35" to="36">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="36" to="37">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="37" to="38">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="38" to="39">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="39" to="2">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
codeRepl1:0  %kernel_h_V_0_loc_1 = alloca i8

]]></Node>
<StgValue><ssdm name="kernel_h_V_0_loc_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:1  %i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:2  %j_1 = alloca i32

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecBitsMap([51 x i8]* %kernel_config_V), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1:6  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @sep_convolution_filt) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:7  call void (...)* @_ssdm_op_SpecInterface([51 x i8]* %kernel_config_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:8  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:9  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:10  %kernel_config_V_addr = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl1:11  %kernel_config_V_addr_1 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
codeRepl1:12  %kernel_h_V_0_load = load i8* @kernel_h_V_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_0_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:13  store i32 0, i32* %j_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:14  store i32 0, i32* %i_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl1:15  store i8 %kernel_h_V_0_load, i8* %kernel_h_V_0_loc_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:16  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %codeRepl1 ], [ %indvar_flatten_next, %._crit_edge80 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:1  %iteration = phi i19 [ 0, %codeRepl1 ], [ %iteration_mid2, %._crit_edge80 ]

]]></Node>
<StgValue><ssdm name="iteration"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %row = phi i9 [ 0, %codeRepl1 ], [ %row_mid2, %._crit_edge80 ]

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:3  %iteration_1 = phi i19 [ 0, %codeRepl1 ], [ %tmp_20, %._crit_edge80 ]

]]></Node>
<StgValue><ssdm name="iteration_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:4  %col = phi i10 [ 0, %codeRepl1 ], [ %col_1, %._crit_edge80 ]

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %exitcond_flatten = icmp eq i19 %indvar_flatten, -213719

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten, label %15, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:1  %tmp_5 = add i19 %iteration, 643

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:2  %exitcond = icmp eq i10 %col, -381

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.reset:3  %iteration_1_mid2 = select i1 %exitcond, i19 %tmp_5, i19 %iteration_1

]]></Node>
<StgValue><ssdm name="iteration_1_mid2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:4  %col_mid2 = select i1 %exitcond, i10 0, i10 %col

]]></Node>
<StgValue><ssdm name="col_mid2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:5  %row_s = add i9 %row, 1

]]></Node>
<StgValue><ssdm name="row_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %tmp_5_mid1 = icmp ult i9 %row_s, -32

]]></Node>
<StgValue><ssdm name="tmp_5_mid1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:7  %tmp_6 = icmp ult i9 %row, -32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:8  %tmp_5_mid2 = select i1 %exitcond, i1 %tmp_5_mid1, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:9  %tmp_7_mid1 = icmp ugt i9 %row_s, 2

]]></Node>
<StgValue><ssdm name="tmp_7_mid1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:10  %tmp_7 = icmp ugt i9 %row, 2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:11  %tmp_7_mid2 = select i1 %exitcond, i1 %tmp_7_mid1, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_mid2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
.reset:12  %iteration_mid2 = select i1 %exitcond, i19 %tmp_5, i19 %iteration

]]></Node>
<StgValue><ssdm name="iteration_mid2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:13  %row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row

]]></Node>
<StgValue><ssdm name="row_mid2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:15  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.reset:17  %tmp_9 = icmp ult i19 %iteration_1_mid2, 49

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:18  br i1 %tmp_9, label %._crit_edge75, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_8 = icmp eq i19 %iteration_1_mid2, 49

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8, label %9, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:0  %tmp_4 = icmp eq i19 %iteration_1_mid2, 50

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %11, label %._crit_edge78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge78:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load = load i8* %kernel_config_V_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge75:0  %i_1_load = load i32* %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge75:1  %j_1_load = load i32* %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge75:2  %tmp_s = icmp sgt i32 %j_1_load, 6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge75:3  %tmp_2 = add nsw i32 %i_1_load, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge75:4  %p_j_1 = select i1 %tmp_s, i32 0, i32 %j_1_load

]]></Node>
<StgValue><ssdm name="p_j_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge75:5  %tmp_2_i_1 = select i1 %tmp_s, i32 %tmp_2, i32 %i_1_load

]]></Node>
<StgValue><ssdm name="tmp_2_i_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge75:6  %tmp_3 = icmp eq i32 %tmp_2_i_1, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge75:7  br i1 %tmp_3, label %1, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = icmp eq i32 %p_j_1, 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_11, label %5, label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="19">
<![CDATA[
:0  %tmp_12 = zext i19 %iteration_1_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_config_V_addr_3 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_3 = load i8* %kernel_config_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="32">
<![CDATA[
:3  %tmp_22 = trunc i32 %tmp_2_i_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
:4  switch i3 %tmp_22, label %branch6 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge77:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="19">
<![CDATA[
:0  %tmp_10 = zext i19 %iteration_1_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %kernel_config_V_addr_2 = getelementptr [51 x i8]* %kernel_config_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="kernel_config_V_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32">
<![CDATA[
:3  %tmp_21 = trunc i32 %p_j_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
:4  switch i3 %tmp_21, label %branch13 [
    i3 0, label %branch7
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
    i3 -3, label %branch12
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = icmp eq i32 %p_j_1, 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_13, label %3, label %._crit_edge76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge76:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = add nsw i32 %p_j_1, 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %tmp_14, i32* %j_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_2_i_1, i32* %i_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_15 = icmp ult i10 %col_mid2, -384

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %or_cond = and i1 %tmp_15, %tmp_5_mid2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %or_cond, label %14, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></Node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %tmp_18 = icmp ugt i10 %col_mid2, 2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %or_cond1 = and i1 %tmp_7_mid2, %tmp_18

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %or_cond1, label %codeRepl4, label %._crit_edge80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge80:0  %tmp_20 = add i19 %iteration_1_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge80:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str8, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge80:2  %col_1 = add i10 %col_mid2, 1

]]></Node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge80:3  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load_2 = load i8* %kernel_config_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load_2, i8* @kernel_off_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
:0  %kernel_config_V_load = load i8* %kernel_config_V_addr, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_config_V_load, i8* @kernel_sum_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_3 = load i8* %kernel_config_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_3"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
:2  %kernel_config_V_load_1 = load i8* %kernel_config_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_config_V_load_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch7:1  store i8 %kernel_config_V_load_1, i8* %kernel_h_V_0_loc_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_16 = zext i10 %col_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %line_buffer_V_2_addr = getelementptr [640 x i8]* @line_buffer_V_2, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %line_buffer_V_3_addr = getelementptr [640 x i8]* @line_buffer_V_3, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_addr"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %line_buffer_V_4_addr = getelementptr [640 x i8]* @line_buffer_V_4, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_addr"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %line_buffer_V_5_addr = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_addr"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></Node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch5:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="6"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch6:0  store i8 %kernel_config_V_load_3, i8* @kernel_v_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="6"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_22" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch11:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch10:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch8:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="6"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch13:0  store i8 %kernel_config_V_load_1, i8* @kernel_h_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="6"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_21" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8">
<![CDATA[
:0  %kernel_h_V_0_loc_1_l = load i8* %kernel_h_V_0_loc_1

]]></Node>
<StgValue><ssdm name="kernel_h_V_0_loc_1_l"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %kernel_h_V_0_loc_1_l, i8* @kernel_v_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:3  store i8 %line_buffer_V_0_load, i8* @window_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:6  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7  store i8 %line_buffer_V_1_load, i8* @window_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:9  %line_buffer_V_2_load = load i8* %line_buffer_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_2_load"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  store i8 %line_buffer_V_2_load, i8* %line_buffer_V_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  store i8 %line_buffer_V_2_load, i8* @window_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:13  %line_buffer_V_3_load = load i8* %line_buffer_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_3_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:14  store i8 %line_buffer_V_3_load, i8* %line_buffer_V_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:15  store i8 %line_buffer_V_3_load, i8* @window_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:17  %line_buffer_V_4_load = load i8* %line_buffer_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_4_load"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:18  store i8 %line_buffer_V_4_load, i8* %line_buffer_V_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:19  store i8 %line_buffer_V_4_load, i8* @window_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:21  %line_buffer_V_5_load = load i8* %line_buffer_V_5_addr, align 1

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader.preheader:22  store i8 %line_buffer_V_5_load, i8* %line_buffer_V_4_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:23  store i8 %line_buffer_V_5_load, i8* @window_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:24  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_17 = zext i10 %col_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_5_addr_1 = getelementptr [640 x i8]* @line_buffer_V_5, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="line_buffer_V_5_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:0  %kernel_h_V_0_loc_1_l_1 = load i8* %kernel_h_V_0_loc_1

]]></Node>
<StgValue><ssdm name="kernel_h_V_0_loc_1_l_1"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:1  %kernel_sum_V_load = load i8* @kernel_sum_V, align 1

]]></Node>
<StgValue><ssdm name="kernel_sum_V_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:2  %kernel_off_V_load = load i8* @kernel_off_V, align 1

]]></Node>
<StgValue><ssdm name="kernel_off_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:3  %kernel_v_V_0_load = load i8* @kernel_v_V_0, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_0_load"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:4  %lhs_V = sext i8 %kernel_v_V_0_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:5  %window_V_0_load = load i8* @window_V_0, align 1

]]></Node>
<StgValue><ssdm name="window_V_0_load"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:6  %rhs_V = zext i8 %window_V_0_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:7  %r_V = mul i16 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="16">
<![CDATA[
codeRepl4:8  %tmp_19_cast = sext i16 %r_V to i17

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:9  %kernel_v_V_1_load = load i8* @kernel_v_V_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_1_load"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:10  %lhs_V_s = sext i8 %kernel_v_V_1_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:11  %window_V_1_load = load i8* @window_V_1, align 1

]]></Node>
<StgValue><ssdm name="window_V_1_load"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:12  %rhs_V_s = zext i8 %window_V_1_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:13  %r_V_s = mul i16 %lhs_V_s, %rhs_V_s

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="17" op_0_bw="16">
<![CDATA[
codeRepl4:14  %tmp_32_1_cast = sext i16 %r_V_s to i17

]]></Node>
<StgValue><ssdm name="tmp_32_1_cast"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:15  %kernel_v_V_2_load = load i8* @kernel_v_V_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_2_load"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:16  %lhs_V_3 = sext i8 %kernel_v_V_2_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:17  %window_V_2_load = load i8* @window_V_2, align 1

]]></Node>
<StgValue><ssdm name="window_V_2_load"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:18  %rhs_V_3 = zext i8 %window_V_2_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:19  %r_V_2 = mul i16 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="16">
<![CDATA[
codeRepl4:20  %tmp_32_2_cast = sext i16 %r_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_32_2_cast"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:21  %kernel_v_V_3_load = load i8* @kernel_v_V_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_3_load"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:22  %lhs_V_7 = sext i8 %kernel_v_V_3_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:23  %window_V_3_load = load i8* @window_V_3, align 1

]]></Node>
<StgValue><ssdm name="window_V_3_load"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:24  %rhs_V_7 = zext i8 %window_V_3_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:25  %r_V_3 = mul i16 %lhs_V_7, %rhs_V_7

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="16">
<![CDATA[
codeRepl4:26  %tmp_32_3_cast = sext i16 %r_V_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_32_3_cast"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:27  %kernel_v_V_4_load = load i8* @kernel_v_V_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_4_load"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:28  %lhs_V_4 = sext i8 %kernel_v_V_4_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:29  %window_V_4_load = load i8* @window_V_4, align 1

]]></Node>
<StgValue><ssdm name="window_V_4_load"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:30  %rhs_V_4 = zext i8 %window_V_4_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:31  %r_V_4 = mul i16 %lhs_V_4, %rhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="16">
<![CDATA[
codeRepl4:32  %tmp_32_4_cast = sext i16 %r_V_4 to i18

]]></Node>
<StgValue><ssdm name="tmp_32_4_cast"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:33  %kernel_v_V_5_load = load i8* @kernel_v_V_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_5_load"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:34  %lhs_V_5 = sext i8 %kernel_v_V_5_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:35  %window_V_5_load = load i8* @window_V_5, align 1

]]></Node>
<StgValue><ssdm name="window_V_5_load"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:36  %rhs_V_5 = zext i8 %window_V_5_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:37  %r_V_7 = mul i16 %lhs_V_5, %rhs_V_5

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="17" op_0_bw="16">
<![CDATA[
codeRepl4:38  %tmp_32_5_cast = sext i16 %r_V_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_32_5_cast"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:39  %kernel_v_V_6_load = load i8* @kernel_v_V_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_v_V_6_load"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:40  %lhs_V_6 = sext i8 %kernel_v_V_6_load to i16

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:41  %window_V_6_load = load i8* @window_V_6, align 1

]]></Node>
<StgValue><ssdm name="window_V_6_load"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
codeRepl4:42  %rhs_V_6 = zext i8 %window_V_6_load to i16

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl4:43  %r_V_6 = mul i16 %lhs_V_6, %rhs_V_6

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="16">
<![CDATA[
codeRepl4:44  %tmp_32_6_cast = sext i16 %r_V_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_32_6_cast"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl4:45  %tmp6 = add i17 %tmp_32_5_cast, %tmp_32_3_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="17">
<![CDATA[
codeRepl4:46  %tmp6_cast = sext i17 %tmp6 to i18

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl4:47  %tmp5 = add i18 %tmp6_cast, %tmp_32_4_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="19" op_0_bw="18">
<![CDATA[
codeRepl4:48  %tmp5_cast = sext i18 %tmp5 to i19

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl4:49  %tmp8 = add i17 %tmp_19_cast, %tmp_32_2_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="18" op_0_bw="17">
<![CDATA[
codeRepl4:50  %tmp8_cast = sext i17 %tmp8 to i18

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl4:51  %tmp9 = add i17 %tmp_32_1_cast, %tmp_32_6_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="18" op_0_bw="17">
<![CDATA[
codeRepl4:52  %tmp9_cast = sext i17 %tmp9 to i18

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl4:53  %tmp7 = add i18 %tmp9_cast, %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="19" op_0_bw="18">
<![CDATA[
codeRepl4:54  %tmp7_cast = sext i18 %tmp7 to i19

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:55  %temp_v_V_6 = add i19 %tmp7_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="temp_v_V_6"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="19" op_0_bw="19">
<![CDATA[
codeRepl4:56  %convolution_buffer_V = load i19* @convolution_buffer_V_1, align 4

]]></Node>
<StgValue><ssdm name="convolution_buffer_V"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:57  %lhs_V_8 = sext i19 %convolution_buffer_V to i27

]]></Node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:58  %rhs_V_8 = sext i8 %kernel_h_V_0_loc_1_l_1 to i27

]]></Node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:59  %r_V_5 = mul i27 %lhs_V_8, %rhs_V_8

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="27">
<![CDATA[
codeRepl4:60  %tmp_20_cast = sext i27 %r_V_5 to i28

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="19">
<![CDATA[
codeRepl4:61  %convolution_buffer_V_7 = load i19* @convolution_buffer_V_2, align 8

]]></Node>
<StgValue><ssdm name="convolution_buffer_V_7"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:62  store i19 %convolution_buffer_V_7, i19* @convolution_buffer_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:63  %lhs_V_3_1 = sext i19 %convolution_buffer_V_7 to i27

]]></Node>
<StgValue><ssdm name="lhs_V_3_1"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:64  %kernel_h_V_1_load = load i8* @kernel_h_V_1, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_1_load"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:65  %rhs_V_3_1 = sext i8 %kernel_h_V_1_load to i27

]]></Node>
<StgValue><ssdm name="rhs_V_3_1"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:66  %r_V_4_1 = mul i27 %lhs_V_3_1, %rhs_V_3_1

]]></Node>
<StgValue><ssdm name="r_V_4_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="27">
<![CDATA[
codeRepl4:67  %tmp_42_1_cast = sext i27 %r_V_4_1 to i28

]]></Node>
<StgValue><ssdm name="tmp_42_1_cast"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="19" op_0_bw="19">
<![CDATA[
codeRepl4:68  %convolution_buffer_V_8 = load i19* @convolution_buffer_V_3, align 4

]]></Node>
<StgValue><ssdm name="convolution_buffer_V_8"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:69  store i19 %convolution_buffer_V_8, i19* @convolution_buffer_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:70  %lhs_V_3_2 = sext i19 %convolution_buffer_V_8 to i27

]]></Node>
<StgValue><ssdm name="lhs_V_3_2"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:71  %kernel_h_V_2_load = load i8* @kernel_h_V_2, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_2_load"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:72  %rhs_V_3_2 = sext i8 %kernel_h_V_2_load to i27

]]></Node>
<StgValue><ssdm name="rhs_V_3_2"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:73  %r_V_4_2 = mul i27 %lhs_V_3_2, %rhs_V_3_2

]]></Node>
<StgValue><ssdm name="r_V_4_2"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="27">
<![CDATA[
codeRepl4:74  %tmp_42_2_cast = sext i27 %r_V_4_2 to i28

]]></Node>
<StgValue><ssdm name="tmp_42_2_cast"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="19" op_0_bw="19">
<![CDATA[
codeRepl4:75  %convolution_buffer_V_9 = load i19* @convolution_buffer_V_4, align 16

]]></Node>
<StgValue><ssdm name="convolution_buffer_V_9"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:76  store i19 %convolution_buffer_V_9, i19* @convolution_buffer_V_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:77  %lhs_V_3_3 = sext i19 %convolution_buffer_V_9 to i27

]]></Node>
<StgValue><ssdm name="lhs_V_3_3"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:78  %kernel_h_V_3_load = load i8* @kernel_h_V_3, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_3_load"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:79  %rhs_V_3_3 = sext i8 %kernel_h_V_3_load to i27

]]></Node>
<StgValue><ssdm name="rhs_V_3_3"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:80  %r_V_4_3 = mul i27 %lhs_V_3_3, %rhs_V_3_3

]]></Node>
<StgValue><ssdm name="r_V_4_3"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="27">
<![CDATA[
codeRepl4:81  %tmp_42_3_cast = sext i27 %r_V_4_3 to i28

]]></Node>
<StgValue><ssdm name="tmp_42_3_cast"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="19" op_0_bw="19">
<![CDATA[
codeRepl4:82  %convolution_buffer_V_10 = load i19* @convolution_buffer_V_5, align 4

]]></Node>
<StgValue><ssdm name="convolution_buffer_V_10"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:83  store i19 %convolution_buffer_V_10, i19* @convolution_buffer_V_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:84  %lhs_V_3_4 = sext i19 %convolution_buffer_V_10 to i27

]]></Node>
<StgValue><ssdm name="lhs_V_3_4"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:85  %kernel_h_V_4_load = load i8* @kernel_h_V_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_4_load"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:86  %rhs_V_3_4 = sext i8 %kernel_h_V_4_load to i27

]]></Node>
<StgValue><ssdm name="rhs_V_3_4"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:87  %r_V_4_4 = mul i27 %lhs_V_3_4, %rhs_V_3_4

]]></Node>
<StgValue><ssdm name="r_V_4_4"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="27">
<![CDATA[
codeRepl4:88  %tmp_42_4_cast = sext i27 %r_V_4_4 to i28

]]></Node>
<StgValue><ssdm name="tmp_42_4_cast"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="19" op_0_bw="19">
<![CDATA[
codeRepl4:89  %convolution_buffer_V_11 = load i19* @convolution_buffer_V_6, align 8

]]></Node>
<StgValue><ssdm name="convolution_buffer_V_11"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:90  store i19 %convolution_buffer_V_11, i19* @convolution_buffer_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:91  %lhs_V_3_5 = sext i19 %convolution_buffer_V_11 to i27

]]></Node>
<StgValue><ssdm name="lhs_V_3_5"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:92  %kernel_h_V_5_load = load i8* @kernel_h_V_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_5_load"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:93  %rhs_V_3_5 = sext i8 %kernel_h_V_5_load to i27

]]></Node>
<StgValue><ssdm name="rhs_V_3_5"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:94  %r_V_4_5 = mul i27 %lhs_V_3_5, %rhs_V_3_5

]]></Node>
<StgValue><ssdm name="r_V_4_5"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="27" op_0_bw="19">
<![CDATA[
codeRepl4:95  %lhs_V_1 = sext i19 %temp_v_V_6 to i27

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:96  %kernel_h_V_6_load = load i8* @kernel_h_V_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_h_V_6_load"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="27" op_0_bw="8">
<![CDATA[
codeRepl4:97  %rhs_V_1 = sext i8 %kernel_h_V_6_load to i27

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:98  %r_V_1 = mul i27 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl4:99  %tmp1 = add i28 %tmp_42_1_cast, %tmp_42_2_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl4:100  %tmp2 = add i28 %tmp1, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="29" op_0_bw="28">
<![CDATA[
codeRepl4:101  %tmp10_cast = sext i28 %tmp2 to i29

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl4:102  %tmp3 = add i28 %tmp_42_3_cast, %tmp_42_4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
codeRepl4:103  %tmp4 = add i27 %r_V_4_5, %r_V_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="28" op_0_bw="27">
<![CDATA[
codeRepl4:104  %tmp14_cast = sext i27 %tmp4 to i28

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
codeRepl4:105  %tmp = add i28 %tmp14_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="29" op_0_bw="28">
<![CDATA[
codeRepl4:106  %tmp12_cast = sext i28 %tmp to i29

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
codeRepl4:107  %temp_h_V = add i29 %tmp12_cast, %tmp10_cast

]]></Node>
<StgValue><ssdm name="temp_h_V"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="30" op_0_bw="29">
<![CDATA[
codeRepl4:108  %temp_h_V_cast = sext i29 %temp_h_V to i30

]]></Node>
<StgValue><ssdm name="temp_h_V_cast"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
codeRepl4:109  store i19 %temp_v_V_6, i19* @convolution_buffer_V_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="30" op_0_bw="8">
<![CDATA[
codeRepl4:110  %tmp_35_tr = sext i8 %kernel_sum_V_load to i30

]]></Node>
<StgValue><ssdm name="tmp_35_tr"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="34" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="323" st_id="6" stage="33" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="324" st_id="7" stage="32" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="325" st_id="8" stage="31" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="326" st_id="9" stage="30" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="327" st_id="10" stage="29" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="328" st_id="11" stage="28" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="329" st_id="12" stage="27" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="330" st_id="13" stage="26" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="331" st_id="14" stage="25" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="332" st_id="15" stage="24" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="333" st_id="16" stage="23" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="334" st_id="17" stage="22" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="335" st_id="18" stage="21" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="336" st_id="19" stage="20" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="19" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="338" st_id="21" stage="18" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="339" st_id="22" stage="17" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="340" st_id="23" stage="16" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="341" st_id="24" stage="15" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="342" st_id="25" stage="14" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="343" st_id="26" stage="13" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="344" st_id="27" stage="12" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="345" st_id="28" stage="11" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="346" st_id="29" stage="10" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="347" st_id="30" stage="9" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="348" st_id="31" stage="8" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="349" st_id="32" stage="7" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="350" st_id="33" stage="6" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="351" st_id="34" stage="5" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="352" st_id="35" stage="4" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="353" st_id="36" stage="3" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="354" st_id="37" stage="2" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="355" st_id="38" stage="1" lat="34">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="30" op_1_bw="30">
<![CDATA[
codeRepl4:111  %tmp_19 = sdiv i30 %temp_h_V_cast, %tmp_35_tr

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="356" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8">
<![CDATA[
codeRepl4:112  %tmp_23 = trunc i30 %tmp_19 to i8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="357" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl4:113  %r_V_9 = add i8 %tmp_23, %kernel_off_V_load

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="358" st_id="38" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl4:114  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %r_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="359" st_id="39" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl4:114  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %r_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
codeRepl4:115  br label %._crit_edge80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="361" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
