#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Dec  4 22:30:26 2017
# Process ID: 9820
# Current directory: C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5608 C:\Users\Administrator\Documents\GitHub\Resistor-Capacitance-Inductance-Measurement-System\Display\lcd_test\lcd_test.xpr
# Log file: C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/vivado.log
# Journal file: C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/bd/system/system.bd}
create_bd_cell -type ip -vlnv fudan_university:peter:system_wrapper:1.0 system_wrapper_0
startgroup
make_bd_pins_external  [get_bd_cells system_wrapper_0]
make_bd_intf_pins_external  [get_bd_cells system_wrapper_0]
endgroup
delete_bd_objs [get_bd_nets data_in_1] [get_bd_ports data_in]
file mkdir C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/new
close [ open C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/new/test.v w ]
add_files C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference test test_0
set_property location {1 164 193} [get_bd_cells test_0]
connect_bd_net [get_bd_pins system_wrapper_0/data_in] [get_bd_pins test_0/data_output]
set_property target_constrs_file C:/Users/Administrator/Documents/GitHub/Resistor-Capacitance-Inductance-Measurement-System/Display/lcd_test/lcd_test.srcs/constrs_1/imports/new/lcd.xdc [current_fileset -constrset]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
