Analysis & Synthesis report for Top
Sat Dec 19 23:03:18 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec 19 23:03:18 2020          ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Top                                        ;
; Top-level Entity Name              ; Top                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Top                ; Top                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Dec 19 23:02:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: Top
Info (12021): Found 2 design units, including 2 entities, in source file mux_3to1.v
    Info (12023): Found entity 1: mux_3to1
    Info (12023): Found entity 2: testbench_mux_3to1
Info (12021): Found 2 design units, including 2 entities, in source file pc.v
    Info (12023): Found entity 1: PC
    Info (12023): Found entity 2: testbench_PC
Warning (12019): Can't analyze file -- file shift_lift_26bits.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file shift_left_32bits.v
    Info (12023): Found entity 1: shift_left_32bits
    Info (12023): Found entity 2: testbench_shift_left_32bits
Info (12021): Found 2 design units, including 2 entities, in source file mux_4to1.v
    Info (12023): Found entity 1: mux_4to1
    Info (12023): Found entity 2: testbench_mux_4to1
Info (12021): Found 2 design units, including 2 entities, in source file sign_extend.v
    Info (12023): Found entity 1: sign_extend
    Info (12023): Found entity 2: testbench_sign_extend
Info (12021): Found 2 design units, including 2 entities, in source file zero_extend.v
    Info (12023): Found entity 1: zero_extend
    Info (12023): Found entity 2: testbench_zero_extend
Warning (12019): Can't analyze file -- file test.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit
    Info (12023): Found entity 2: testbench_control_unit
Warning (12019): Can't analyze file -- file popo.v is missing
Warning (12019): Can't analyze file -- file Register_file.v is missing
Warning (12019): Can't analyze file -- file RegisterFile_testbench.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file if_id.v
    Info (12023): Found entity 1: IF_ID
    Info (12023): Found entity 2: testbench_IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file id_exe.v
    Info (12023): Found entity 1: ID_EXE
Info (12021): Found 2 design units, including 2 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: Forwarding_unit
    Info (12023): Found entity 2: testbench_Forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file mux_2to1_35bits.v
    Info (12023): Found entity 1: mux_2to1_35bits
Info (12021): Found 1 design units, including 1 entities, in source file exe_mem.v
    Info (12023): Found entity 1: EXE_MEM
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit
Info (12021): Found 1 design units, including 1 entities, in source file insmem.v
    Info (12023): Found entity 1: instructionMemory
Warning (10236): Verilog HDL Implicit Net warning at Top.v(117): created implicit net for "PC_IN"
Warning (10236): Verilog HDL Implicit Net warning at Top.v(158): created implicit net for "Jal_control"
Warning (10236): Verilog HDL Implicit Net warning at Top.v(178): created implicit net for "Write_data64"
Warning (10236): Verilog HDL Implicit Net warning at Top.v(253): created implicit net for "ALUsrc"
Warning (10236): Verilog HDL Implicit Net warning at Top.v(276): created implicit net for "bc1t_out"
Info (12127): Elaborating entity "Top" for the top level hierarchy
Warning (12125): Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clock
Info (12128): Elaborating entity "clock" for hierarchy "clock:Clock"
Warning (10755): Verilog HDL warning at clock.v(9): assignments to clk create a combinational loop
Info (12128): Elaborating entity "PC" for hierarchy "PC:top_PC"
Warning (12125): Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: Adder
    Info (12023): Found entity 2: testbench_Adder
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:PC_Adder"
Info (12128): Elaborating entity "instructionMemory" for hierarchy "instructionMemory:top_Instruction_memory"
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:Top_IF_ID"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:Top_control_unit"
Warning (10272): Verilog HDL Case Statement warning at control_unit.v(129): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(39): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(441): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "float_control_read", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "HILO_read_control", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "IF_Flush", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "ID_Flush", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "Store_Byte_control", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "Store_FP", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(38): inferring latch(es) for variable "control_signal", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "control_signal[0]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[1]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[2]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[3]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[4]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[5]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[6]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[7]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[8]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[9]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[10]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[11]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[12]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[13]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[14]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[15]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[16]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[17]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[18]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[19]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[20]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[21]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[22]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[23]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[24]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[25]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[26]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[27]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[28]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[29]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[30]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[31]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[32]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[33]" at control_unit.v(38)
Info (10041): Inferred latch for "control_signal[34]" at control_unit.v(38)
Info (10041): Inferred latch for "Store_FP" at control_unit.v(38)
Info (10041): Inferred latch for "Store_Byte_control" at control_unit.v(38)
Info (10041): Inferred latch for "ID_Flush" at control_unit.v(38)
Info (10041): Inferred latch for "IF_Flush" at control_unit.v(38)
Info (10041): Inferred latch for "HILO_read_control[0]" at control_unit.v(38)
Info (10041): Inferred latch for "HILO_read_control[1]" at control_unit.v(38)
Info (10041): Inferred latch for "float_control_read" at control_unit.v(38)
Warning (12125): Using design file shift_left_26bits.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: shift_left_26bits
    Info (12023): Found entity 2: testbench_shift_left_26bits
Info (12128): Elaborating entity "shift_left_26bits" for hierarchy "shift_left_26bits:Top_shift_left26"
Warning (12125): Using design file mux_2to1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: mux_2to1
    Info (12023): Found entity 2: testbench_mux_2to1
Info (12128): Elaborating entity "mux_2to1" for hierarchy "mux_2to1:MUX_ID1"
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:Top_sign_extend"
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:Top_zero_extend"
Warning (10090): Verilog HDL syntax warning at registerfile.v(645): extra block comment delimiter characters /* within block comment
Warning (12125): Using design file registerfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registerFile
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:Top_registerFile"
Info (12128): Elaborating entity "mux_3to1" for hierarchy "mux_3to1:MUX_ID5"
Warning (10235): Verilog HDL Always Construct warning at mux_3to1.v(10): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux_3to1.v(12): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux_3to1.v(14): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:Top_hazard_Detection_unit"
Info (12128): Elaborating entity "mux_2to1_35bits" for hierarchy "mux_2to1_35bits:MUX_ID6"
Info (12128): Elaborating entity "ID_EXE" for hierarchy "ID_EXE:Top_ID_EXE"
Info (12128): Elaborating entity "shift_left_32bits" for hierarchy "shift_left_32bits:Top_shift_left_32"
Info (12128): Elaborating entity "mux_4to1" for hierarchy "mux_4to1:MUX_EXE2"
Warning (10235): Verilog HDL Always Construct warning at mux_4to1.v(11): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux_4to1.v(13): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux_4to1.v(15): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux_4to1.v(17): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Forwarding_unit" for hierarchy "Forwarding_unit:Top_Forwarding_unit"
Error (12006): Node instance "Top_ALU" instantiates undefined entity "ALU" File: D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v Line: 261
Info (144001): Generated suppressed messages file D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 35 warnings
    Error: Peak virtual memory: 4703 megabytes
    Error: Processing ended: Sat Dec 19 23:03:18 2020
    Error: Elapsed time: 00:00:40
    Error: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/output_files/Top.map.smsg.


