var group__cpu__stm32__periph__fmc =
[
    [ "cpu_fmc.h", "cpu__fmc_8h.html", null ],
    [ "fmc_nor_sram_timing_t", "structfmc__nor__sram__timing__t.html", [
      [ "addr_hold", "structfmc__nor__sram__timing__t.html#a969394807c74d5dc63020103cad09ea7", null ],
      [ "addr_setup", "structfmc__nor__sram__timing__t.html#ad62e34cd58399caf992dc0ab154bbb25", null ],
      [ "bus_turnaround", "structfmc__nor__sram__timing__t.html#a29055136b6901800917bdfccdd5553fa", null ],
      [ "clk_div", "structfmc__nor__sram__timing__t.html#a385419a8feac996dce9e1a5aa4d5e32d", null ],
      [ "data_latency", "structfmc__nor__sram__timing__t.html#ae8a5e95506ad984d6be36e089885be30", null ],
      [ "data_setup", "structfmc__nor__sram__timing__t.html#a8bdbd04baf625a913117f8773ede93a2", null ],
      [ "mode", "structfmc__nor__sram__timing__t.html#abc5527011dd220f3359408819449055d", null ]
    ] ],
    [ "fmc_nor_sram_bank_conf_t", "structfmc__nor__sram__bank__conf__t.html", [
      [ "ext_mode", "structfmc__nor__sram__bank__conf__t.html#a02b8c33ed215dd40fcab8add7b2291c1", null ],
      [ "mux_enable", "structfmc__nor__sram__bank__conf__t.html#a83050d5e64d0a45822fe7658537c3d1b", null ],
      [ "r_timing", "structfmc__nor__sram__bank__conf__t.html#ada1c5d922ed9a2100b6bbc2c7c3f3063", null ],
      [ "sub_bank", "structfmc__nor__sram__bank__conf__t.html#aa1403542c0365a09a2c7b6989c40ff90", null ],
      [ "w_timing", "structfmc__nor__sram__bank__conf__t.html#a3449e02f45d470862eaee5e5754bbbf8", null ],
      [ "wait_enable", "structfmc__nor__sram__bank__conf__t.html#a772e3a3075d817b6188f8dab5d0ae5cc", null ]
    ] ],
    [ "fmc_sdram_timing_t", "structfmc__sdram__timing__t.html", [
      [ "exit_self_refresh", "structfmc__sdram__timing__t.html#abce0c194159cb57615f1aecc106fe84b", null ],
      [ "load_mode_register", "structfmc__sdram__timing__t.html#a9bdccc07217144775ff9a4a2b08eecfa", null ],
      [ "recovery_delay", "structfmc__sdram__timing__t.html#aee5b040a5d32e0bfc0765b339b0baa2d", null ],
      [ "refresh_period", "structfmc__sdram__timing__t.html#a15daec6ab4fef5c6413088e501982743", null ],
      [ "row_cylce", "structfmc__sdram__timing__t.html#a76897cf4de830e4a78e00652d80f785a", null ],
      [ "row_precharge", "structfmc__sdram__timing__t.html#a60d0fdf530ff19c28bb0080df94214b3", null ],
      [ "row_to_col_delay", "structfmc__sdram__timing__t.html#a8ed1ae8eee670c643a7b53e27e0dffa2", null ],
      [ "self_refresh", "structfmc__sdram__timing__t.html#ab4222b744549928b12b6b0857dec0a96", null ]
    ] ],
    [ "fmc_sdram_bank_conf_t", "structfmc__sdram__bank__conf__t.html", [
      [ "burst_interleaved", "structfmc__sdram__bank__conf__t.html#adbe62613538218d0762560b956c5d6b1", null ],
      [ "burst_len", "structfmc__sdram__bank__conf__t.html#ab510edf13a01e865e27f8a9d9f6c38ad", null ],
      [ "burst_read", "structfmc__sdram__bank__conf__t.html#a551b241d81ca6f075e2ef2e21e85068c", null ],
      [ "burst_write", "structfmc__sdram__bank__conf__t.html#a3a42002220ac474bbb8163ddb0877207", null ],
      [ "cas_latency", "structfmc__sdram__bank__conf__t.html#a082c58632158fe40ebd8b920d9421789", null ],
      [ "clk_period", "structfmc__sdram__bank__conf__t.html#af5d40cdae8550847e1c30411036c2bf5", null ],
      [ "col_bits", "structfmc__sdram__bank__conf__t.html#a4e8d8bf814df1781c7a3dda7e362acc7", null ],
      [ "four_banks", "structfmc__sdram__bank__conf__t.html#ae56c61616bf2e2cfe6846c9f2aef1fba", null ],
      [ "read_delay", "structfmc__sdram__bank__conf__t.html#ad01b87222a382282821dc054de1cbe72", null ],
      [ "row_bits", "structfmc__sdram__bank__conf__t.html#a975d480330b3ed13f9d911cd2bdce50e", null ],
      [ "timing", "structfmc__sdram__bank__conf__t.html#ac15bdc59c82737558a7d2a3e51342b0a", null ],
      [ "write_protect", "structfmc__sdram__bank__conf__t.html#acfe65b240f4326971e271cb515bbf4d8", null ]
    ] ],
    [ "fmc_gpio_t", "structfmc__gpio__t.html", [
      [ "af", "structfmc__gpio__t.html#ab183760989056f6016ac7265312644cf", null ],
      [ "pin", "structfmc__gpio__t.html#a675c86ab7e8700d3db09c087ba0b212a", null ]
    ] ],
    [ "fmc_conf_t", "structfmc__conf__t.html", [
      [ "addr", "structfmc__conf__t.html#acc10dbc1374e4b5e4f825147fae4037e", null ],
      [ "bus", "structfmc__conf__t.html#a22b493b61773e8eacb13ff66f7f4ad4f", null ],
      [ "data", "structfmc__conf__t.html#a1dc115cd83588853e79128db852b5e44", null ],
      [ "nbl0_pin", "structfmc__conf__t.html#a3a23ed9f4e91961f6e8526f1e8741116", null ],
      [ "nbl1_pin", "structfmc__conf__t.html#a4397e7b5b0ba8355b9967041f787ba41", null ],
      [ "nbl2_pin", "structfmc__conf__t.html#a9202fc1fb4a0afee372d44fc78b27dab", null ],
      [ "nbl3_pin", "structfmc__conf__t.html#ae93c87d3388f1a6400c6c7e096207a13", null ],
      [ "nwait_pin", "structfmc__conf__t.html#a076ba399563a7a011de965fc5043cca0", null ],
      [ "rcc_mask", "structfmc__conf__t.html#a9424326653bb485fff93381efbfd57af", null ]
    ] ],
    [ "fmc_bank_conf_t", "structfmc__bank__conf__t.html", [
      [ "address", "structfmc__bank__conf__t.html#a87919d7f622d6c30099f9e9e70d91236", null ],
      [ "bank", "structfmc__bank__conf__t.html#ae4492f29a0c6d5e4084b9257bc5c8e0a", null ],
      [ "data_width", "structfmc__bank__conf__t.html#a37718eb26c6378acb1ecd16226306d97", null ],
      [ "mem_type", "structfmc__bank__conf__t.html#acf88b47612bca54ce7ce90524d47a4e8", null ],
      [ "nor_sram", "structfmc__bank__conf__t.html#a86ede94f08cba07289be6bd6765b9169", null ],
      [ "sdram", "structfmc__bank__conf__t.html#a989f7b8c8e00f1ff1f59dfe3078c58ed", null ],
      [ "size", "structfmc__bank__conf__t.html#a9b8a15c5cf21ff566054d3d6b7a99314", null ]
    ] ],
    [ "FMC_ADDR_PIN_NUMOF", "group__cpu__stm32__periph__fmc.html#ga4c376973f7069198f5f31c4593383597", null ],
    [ "FMC_BANK_CONFIG", "group__cpu__stm32__periph__fmc.html#gaed7a824162ea5775855d1fde267aaeed", null ],
    [ "FMC_DATA_PIN_NUMOF", "group__cpu__stm32__periph__fmc.html#ga01f9230e11a78288f576ae2e9d92f5d4", null ],
    [ "FMC_RAM_ADDR", "group__cpu__stm32__periph__fmc.html#gaa0c9f4159e5629c9ed5c62118a4b110c", null ],
    [ "FMC_RAM_LEN", "group__cpu__stm32__periph__fmc.html#ga237ddf955cf211da2030064d96f80c0e", null ],
    [ "fmc_bank_id_t", "group__cpu__stm32__periph__fmc.html#ga689625e82f72aff1d53930590122c815", null ],
    [ "fmc_access_mode_t", "group__cpu__stm32__periph__fmc.html#ga6685a1b712ad877fd3db27f387c8afac", [
      [ "FMC_MODE_A", "group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca5e4cb7f6f8212af395762e32d93ccff3", null ],
      [ "FMC_MODE_B", "group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca6090617ceb03c35545ebae6d298823cc", null ],
      [ "FMC_MODE_C", "group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afaca94373e7ebf6baba67e9f5be2a37b6d22", null ],
      [ "FMC_MODE_D", "group__cpu__stm32__periph__fmc.html#gga6685a1b712ad877fd3db27f387c8afacad1f0e70fe26ddf0bd4517bd5f2672f9e", null ]
    ] ],
    [ "fmc_bank_t", "group__cpu__stm32__periph__fmc.html#gaef94480dd64bc489e5f33a798dbf860f", [
      [ "FMC_BANK_1", "group__cpu__stm32__periph__fmc.html#ggaef94480dd64bc489e5f33a798dbf860fa723baa45bf58058bd2f8e4580c4c43e8", null ]
    ] ],
    [ "fmc_bus_width_t", "group__cpu__stm32__periph__fmc.html#gaa5ab40a19c345116d07e001b7b3115e7", [
      [ "FMC_BUS_WIDTH_8BIT", "group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ae0606e3f6fe838d5addea437ecce109a", null ],
      [ "FMC_BUS_WIDTH_16BIT", "group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7a6625fb248b4caa2126a8d02c2c8a7876", null ],
      [ "FMC_BUS_WIDTH_32BIT", "group__cpu__stm32__periph__fmc.html#ggaa5ab40a19c345116d07e001b7b3115e7ac557f2c6f523a28fcb4d6a1256fb46c2", null ]
    ] ],
    [ "fmc_bust_length_t", "group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043", null ],
    [ "fmc_mem_type_t", "group__cpu__stm32__periph__fmc.html#ga57e434ef101e4cbe9af5e00001698efe", [
      [ "FMC_SRAM", "group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea8316ceb18368f0048815d499ec22b196", null ],
      [ "FMC_PSRAM", "group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea9cb4487bda0ecd42870e77aa058a525c", null ],
      [ "FMC_NOR", "group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea3b9e1649f1aaddf8ae84c271dbf98052", null ],
      [ "FMC_NAND", "group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efeab7260beec0a3aedc2f261f4da2eb4a37", null ],
      [ "FMC_SDRAM", "group__cpu__stm32__periph__fmc.html#gga57e434ef101e4cbe9af5e00001698efea0baa333defde0521c1a7b54cb9abd9f8", null ]
    ] ]
];