// Seed: 1869269683
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout uwire id_1;
  assign id_2 = 1;
  assign id_5 = id_8;
  assign id_1 = -1;
  wire [1 : -1] id_10;
  logic id_11;
  wire id_12 = id_12;
endmodule
module module_1 (
    output uwire id_0
    , id_11,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    output wor id_7,
    input supply1 id_8
    , id_12,
    output wor id_9
);
  initial release id_0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12
  );
endmodule
