// Seed: 515866421
module module_0 ();
  wire id_1, id_2;
  bit id_3;
  wire id_4[1 'd0 : -1 'b0], id_5, id_6;
  id_7 :
  assert property (@(*) 1) begin : LABEL_0
    begin : LABEL_1
      id_3 = id_5;
    end
  end
  assign id_3 = 1 - -1 || -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd4,
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd57
) (
    _id_1[id_3 : id_2],
    _id_2,
    _id_3,
    id_4[1+1-id_1 : 1&1]
);
  inout logic [7:0] id_4;
  output wire _id_3;
  module_0 modCall_1 ();
  output wire _id_2;
  inout logic [7:0] _id_1;
  wire [-1 : 1] id_5;
endmodule
