-- VHDL Entity SineInterpolator_test.sineGen_tb.symbol
--
-- Created:
--          by - oliver.gubler.UNKNOWN (WE5370)
--          at - 17:03:01 16.02.2018
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2015.2 (Build 5)
--


ENTITY sineGen_tb IS
-- Declarations

END sineGen_tb ;

