Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/eduar/OneDrive/Escritorio/UAM/PF/controlobras/p4ej1_tb_isim_beh.exe -prj C:/Users/eduar/OneDrive/Escritorio/UAM/PF/controlobras/p4ej1_tb_beh.prj work.p4ej1_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/controlobras/control_obras.vf" into library work
Analyzing Verilog file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/controlobras/p4ej1.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/eduar/OneDrive/Escritorio/UAM/PF/controlobras/../p4ej1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module AND2
Compiling module INV
Compiling module AND3
Compiling module OR2
Compiling module XOR2
Compiling module OR3
Compiling module BUF
Compiling module control_obras
Compiling module control_obras_MUSER_p4ej1
Compiling module FDC
Compiling module p4ej1
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vl_types
Compiling architecture testbench_arch of entity p4ej1_tb
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Compiled 12 Verilog Units
Built simulation executable C:/Users/eduar/OneDrive/Escritorio/UAM/PF/controlobras/p4ej1_tb_isim_beh.exe
Fuse Memory Usage: 55028 KB
Fuse CPU Usage: 499 ms
