$date
	Sun Oct 23 07:42:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#334280
b10001 !
1"
#334282
b10001 &
b10001 %
1$
#334283
0"
#334286
b110100 &
b110100 %
#334290
b11010 &
b11010 %
#334294
b1101 &
b1101 %
#334298
b101000 &
b101000 %
#334302
b10100 &
b10100 %
#334306
b1010 &
b1010 %
#334310
b101 &
b101 %
#334314
b10000 &
b10000 %
#334318
b1000 &
b1000 %
#334322
b100 &
b100 %
#334326
b10 &
b10 %
#334330
b1 &
b1 %
1#
#334334
b0 &
0#
b0 %
0$
#1384116
b1 !
1"
#1384118
b1 &
b1 %
1$
#1384119
0"
#1384122
1#
#1384126
b0 &
0#
b0 %
0$
#2322764
b10011 !
1"
#2322766
b10011 &
b10011 %
1$
#2322767
0"
#2322770
b111010 &
b111010 %
#2322774
b11101 &
b11101 %
#2322778
b1011000 &
b1011000 %
#2322782
b101100 &
b101100 %
#2322786
b10110 &
b10110 %
#2322790
b1011 &
b1011 %
#2322794
b100010 &
b100010 %
#2322798
b10001 &
b10001 %
#2322802
b110100 &
b110100 %
#2322806
b11010 &
b11010 %
#2322810
b1101 &
b1101 %
#2322814
b101000 &
b101000 %
#2322818
b10100 &
b10100 %
#2322822
b1010 &
b1010 %
#2322826
b101 &
b101 %
#2322830
b10000 &
b10000 %
#2322834
b1000 &
b1000 %
#2322838
b100 &
b100 %
#2322842
b10 &
b10 %
#2322846
b1 &
1#
b1 %
#2322850
b0 &
b0 %
0#
0$
#4500012
