{
  "module_name": "qcom,gcc-qcs404.h",
  "hash_id": "fb6a3f7523cff0844cbbb5d95a628a283e7c9feaf44fd3c603f1e52ff43697c1",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-qcs404.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_GCC_QCS404_H\n#define _DT_BINDINGS_CLK_QCOM_GCC_QCS404_H\n\n#define GCC_APSS_AHB_CLK_SRC\t\t\t\t0\n#define GCC_BLSP1_QUP0_I2C_APPS_CLK_SRC\t\t\t1\n#define GCC_BLSP1_QUP0_SPI_APPS_CLK_SRC\t\t\t2\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t\t3\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t\t4\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t\t5\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t\t6\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t\t7\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t\t8\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t\t9\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t\t10\n#define GCC_BLSP1_UART0_APPS_CLK_SRC\t\t\t11\n#define GCC_BLSP1_UART1_APPS_CLK_SRC\t\t\t12\n#define GCC_BLSP1_UART2_APPS_CLK_SRC\t\t\t13\n#define GCC_BLSP1_UART3_APPS_CLK_SRC\t\t\t14\n#define GCC_BLSP2_QUP0_I2C_APPS_CLK_SRC\t\t\t15\n#define GCC_BLSP2_QUP0_SPI_APPS_CLK_SRC\t\t\t16\n#define GCC_BLSP2_UART0_APPS_CLK_SRC\t\t\t17\n#define GCC_BYTE0_CLK_SRC\t\t\t\t18\n#define GCC_EMAC_CLK_SRC\t\t\t\t19\n#define GCC_EMAC_PTP_CLK_SRC\t\t\t\t20\n#define GCC_ESC0_CLK_SRC\t\t\t\t21\n#define GCC_APSS_AHB_CLK\t\t\t\t22\n#define GCC_APSS_AXI_CLK\t\t\t\t23\n#define GCC_BIMC_APSS_AXI_CLK\t\t\t\t24\n#define GCC_BIMC_GFX_CLK\t\t\t\t25\n#define GCC_BIMC_MDSS_CLK\t\t\t\t26\n#define GCC_BLSP1_AHB_CLK\t\t\t\t27\n#define GCC_BLSP1_QUP0_I2C_APPS_CLK\t\t\t28\n#define GCC_BLSP1_QUP0_SPI_APPS_CLK\t\t\t29\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t\t30\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t\t31\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t\t32\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t\t33\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t\t34\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t\t35\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t\t36\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t\t37\n#define GCC_BLSP1_UART0_APPS_CLK\t\t\t38\n#define GCC_BLSP1_UART1_APPS_CLK\t\t\t39\n#define GCC_BLSP1_UART2_APPS_CLK\t\t\t40\n#define GCC_BLSP1_UART3_APPS_CLK\t\t\t41\n#define GCC_BLSP2_AHB_CLK\t\t\t\t42\n#define GCC_BLSP2_QUP0_I2C_APPS_CLK\t\t\t43\n#define GCC_BLSP2_QUP0_SPI_APPS_CLK\t\t\t44\n#define GCC_BLSP2_UART0_APPS_CLK\t\t\t45\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t\t46\n#define GCC_DCC_CLK\t\t\t\t\t47\n#define GCC_GENI_IR_H_CLK\t\t\t\t48\n#define GCC_ETH_AXI_CLK\t\t\t\t\t49\n#define GCC_ETH_PTP_CLK\t\t\t\t\t50\n#define GCC_ETH_RGMII_CLK\t\t\t\t51\n#define GCC_ETH_SLAVE_AHB_CLK\t\t\t\t52\n#define GCC_GENI_IR_S_CLK\t\t\t\t53\n#define GCC_GP1_CLK\t\t\t\t\t54\n#define GCC_GP2_CLK\t\t\t\t\t55\n#define GCC_GP3_CLK\t\t\t\t\t56\n#define GCC_MDSS_AHB_CLK\t\t\t\t57\n#define GCC_MDSS_AXI_CLK\t\t\t\t58\n#define GCC_MDSS_BYTE0_CLK\t\t\t\t59\n#define GCC_MDSS_ESC0_CLK\t\t\t\t60\n#define GCC_MDSS_HDMI_APP_CLK\t\t\t\t61\n#define GCC_MDSS_HDMI_PCLK_CLK\t\t\t\t62\n#define GCC_MDSS_MDP_CLK\t\t\t\t63\n#define GCC_MDSS_PCLK0_CLK\t\t\t\t64\n#define GCC_MDSS_VSYNC_CLK\t\t\t\t65\n#define GCC_OXILI_AHB_CLK\t\t\t\t66\n#define GCC_OXILI_GFX3D_CLK\t\t\t\t67\n#define GCC_PCIE_0_AUX_CLK\t\t\t\t68\n#define GCC_PCIE_0_CFG_AHB_CLK\t\t\t\t69\n#define GCC_PCIE_0_MSTR_AXI_CLK\t\t\t\t70\n#define GCC_PCIE_0_PIPE_CLK\t\t\t\t71\n#define GCC_PCIE_0_SLV_AXI_CLK\t\t\t\t72\n#define GCC_PCNOC_USB2_CLK\t\t\t\t73\n#define GCC_PCNOC_USB3_CLK\t\t\t\t74\n#define GCC_PDM2_CLK\t\t\t\t\t75\n#define GCC_PDM_AHB_CLK\t\t\t\t\t76\n#define GCC_VSYNC_CLK_SRC\t\t\t\t77\n#define GCC_PRNG_AHB_CLK\t\t\t\t78\n#define GCC_PWM0_XO512_CLK\t\t\t\t79\n#define GCC_PWM1_XO512_CLK\t\t\t\t80\n#define GCC_PWM2_XO512_CLK\t\t\t\t81\n#define GCC_SDCC1_AHB_CLK\t\t\t\t82\n#define GCC_SDCC1_APPS_CLK\t\t\t\t83\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t\t84\n#define GCC_SDCC2_AHB_CLK\t\t\t\t85\n#define GCC_SDCC2_APPS_CLK\t\t\t\t86\n#define GCC_SYS_NOC_USB3_CLK\t\t\t\t87\n#define GCC_USB20_MOCK_UTMI_CLK\t\t\t\t88\n#define GCC_USB2A_PHY_SLEEP_CLK\t\t\t\t89\n#define GCC_USB30_MASTER_CLK\t\t\t\t90\n#define GCC_USB30_MOCK_UTMI_CLK\t\t\t\t91\n#define GCC_USB30_SLEEP_CLK\t\t\t\t92\n#define GCC_USB3_PHY_AUX_CLK\t\t\t\t93\n#define GCC_USB3_PHY_PIPE_CLK\t\t\t\t94\n#define GCC_USB_HS_PHY_CFG_AHB_CLK\t\t\t95\n#define GCC_USB_HS_SYSTEM_CLK\t\t\t\t96\n#define GCC_GFX3D_CLK_SRC\t\t\t\t97\n#define GCC_GP1_CLK_SRC\t\t\t\t\t98\n#define GCC_GP2_CLK_SRC\t\t\t\t\t99\n#define GCC_GP3_CLK_SRC\t\t\t\t\t100\n#define GCC_GPLL0_OUT_MAIN\t\t\t\t101\n#define GCC_GPLL1_OUT_MAIN\t\t\t\t102\n#define GCC_GPLL3_OUT_MAIN\t\t\t\t103\n#define GCC_GPLL4_OUT_MAIN\t\t\t\t104\n#define GCC_HDMI_APP_CLK_SRC\t\t\t\t105\n#define GCC_HDMI_PCLK_CLK_SRC\t\t\t\t106\n#define GCC_MDP_CLK_SRC\t\t\t\t\t107\n#define GCC_PCIE_0_AUX_CLK_SRC\t\t\t\t108\n#define GCC_PCIE_0_PIPE_CLK_SRC\t\t\t\t109\n#define GCC_PCLK0_CLK_SRC\t\t\t\t110\n#define GCC_PDM2_CLK_SRC\t\t\t\t111\n#define GCC_SDCC1_APPS_CLK_SRC\t\t\t\t112\n#define GCC_SDCC1_ICE_CORE_CLK_SRC\t\t\t113\n#define GCC_SDCC2_APPS_CLK_SRC\t\t\t\t114\n#define GCC_USB20_MOCK_UTMI_CLK_SRC\t\t\t115\n#define GCC_USB30_MASTER_CLK_SRC\t\t\t116\n#define GCC_USB30_MOCK_UTMI_CLK_SRC\t\t\t117\n#define GCC_USB3_PHY_AUX_CLK_SRC\t\t\t118\n#define GCC_USB_HS_SYSTEM_CLK_SRC\t\t\t119\n#define GCC_GPLL0_AO_CLK_SRC\t\t\t\t120\n#define GCC_USB_HS_INACTIVITY_TIMERS_CLK\t\t122\n#define GCC_GPLL0_AO_OUT_MAIN\t\t\t\t123\n#define GCC_GPLL0_SLEEP_CLK_SRC\t\t\t\t124\n#define GCC_GPLL6\t\t\t\t\t125\n#define GCC_GPLL6_OUT_AUX\t\t\t\t126\n#define GCC_MDSS_MDP_VOTE_CLK\t\t\t\t127\n#define GCC_MDSS_ROTATOR_VOTE_CLK\t\t\t128\n#define GCC_BIMC_GPU_CLK\t\t\t\t129\n#define GCC_GTCU_AHB_CLK\t\t\t\t130\n#define GCC_GFX_TCU_CLK\t\t\t\t\t131\n#define GCC_GFX_TBU_CLK\t\t\t\t\t132\n#define GCC_SMMU_CFG_CLK\t\t\t\t133\n#define GCC_APSS_TCU_CLK\t\t\t\t134\n#define GCC_CRYPTO_AHB_CLK\t\t\t\t135\n#define GCC_CRYPTO_AXI_CLK\t\t\t\t136\n#define GCC_CRYPTO_CLK\t\t\t\t\t137\n#define GCC_MDP_TBU_CLK\t\t\t\t\t138\n#define GCC_QDSS_DAP_CLK\t\t\t\t139\n#define GCC_DCC_XO_CLK\t\t\t\t\t140\n#define GCC_WCSS_Q6_AHB_CLK\t\t\t\t141\n#define GCC_WCSS_Q6_AXIM_CLK\t\t\t\t142\n#define GCC_CDSP_CFG_AHB_CLK\t\t\t\t143\n#define GCC_BIMC_CDSP_CLK\t\t\t\t144\n#define GCC_CDSP_TBU_CLK\t\t\t\t145\n#define GCC_CDSP_BIMC_CLK_SRC\t\t\t\t146\n\n#define GCC_GENI_IR_BCR\t\t\t\t\t0\n#define GCC_USB_HS_BCR\t\t\t\t\t1\n#define GCC_USB2_HS_PHY_ONLY_BCR\t\t\t2\n#define GCC_QUSB2_PHY_BCR\t\t\t\t3\n#define GCC_USB_HS_PHY_CFG_AHB_BCR\t\t\t4\n#define GCC_USB2A_PHY_BCR\t\t\t\t5\n#define GCC_USB3_PHY_BCR\t\t\t\t6\n#define GCC_USB_30_BCR\t\t\t\t\t7\n#define GCC_USB3PHY_PHY_BCR\t\t\t\t8\n#define GCC_PCIE_0_BCR\t\t\t\t\t9\n#define GCC_PCIE_0_PHY_BCR\t\t\t\t10\n#define GCC_PCIE_0_LINK_DOWN_BCR\t\t\t11\n#define GCC_PCIEPHY_0_PHY_BCR\t\t\t\t12\n#define GCC_EMAC_BCR\t\t\t\t\t13\n#define GCC_CDSP_RESTART\t\t\t\t14\n#define GCC_PCIE_0_AXI_MASTER_STICKY_ARES\t\t15\n#define GCC_PCIE_0_AHB_ARES\t\t\t\t16\n#define GCC_PCIE_0_AXI_SLAVE_ARES\t\t\t17\n#define GCC_PCIE_0_AXI_MASTER_ARES\t\t\t18\n#define GCC_PCIE_0_CORE_STICKY_ARES\t\t\t19\n#define GCC_PCIE_0_SLEEP_ARES\t\t\t\t20\n#define GCC_PCIE_0_PIPE_ARES\t\t\t\t21\n#define GCC_WDSP_RESTART\t\t\t\t22\n\n \n#define MDSS_GDSC\t\t\t\t0\n#define OXILI_GDSC\t\t\t\t1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}