#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1784db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x179de70 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x17889b0 .functor NOT 1, L_0x17d3c30, C4<0>, C4<0>, C4<0>;
L_0x17d3a10 .functor XOR 9, L_0x17d3840, L_0x17d3970, C4<000000000>, C4<000000000>;
L_0x17d3b20 .functor XOR 9, L_0x17d3a10, L_0x17d3a80, C4<000000000>, C4<000000000>;
v0x17d0df0_0 .net *"_ivl_10", 8 0, L_0x17d3a80;  1 drivers
v0x17d0ef0_0 .net *"_ivl_12", 8 0, L_0x17d3b20;  1 drivers
v0x17d0fd0_0 .net *"_ivl_2", 8 0, L_0x17d37a0;  1 drivers
v0x17d1090_0 .net *"_ivl_4", 8 0, L_0x17d3840;  1 drivers
v0x17d1170_0 .net *"_ivl_6", 8 0, L_0x17d3970;  1 drivers
v0x17d12a0_0 .net *"_ivl_8", 8 0, L_0x17d3a10;  1 drivers
v0x17d1380_0 .net "a", 7 0, v0x17cf480_0;  1 drivers
v0x17d1440_0 .net "b", 7 0, v0x17cf540_0;  1 drivers
v0x17d1500_0 .var "clk", 0 0;
v0x17d15a0_0 .net "overflow_dut", 0 0, L_0x17d35f0;  1 drivers
v0x17d1640_0 .net "overflow_ref", 0 0, L_0x1789400;  1 drivers
v0x17d16e0_0 .net "s_dut", 7 0, L_0x17d2960;  1 drivers
v0x17d17b0_0 .net "s_ref", 7 0, L_0x17d21c0;  1 drivers
v0x17d1880_0 .var/2u "stats1", 223 0;
v0x17d1920_0 .var/2u "strobe", 0 0;
v0x17d19c0_0 .net "tb_match", 0 0, L_0x17d3c30;  1 drivers
v0x17d1a80_0 .net "tb_mismatch", 0 0, L_0x17889b0;  1 drivers
v0x17d1c50_0 .net "wavedrom_enable", 0 0, v0x17cf680_0;  1 drivers
v0x17d1d20_0 .net "wavedrom_title", 511 0, v0x17cf720_0;  1 drivers
L_0x17d37a0 .concat [ 1 8 0 0], L_0x1789400, L_0x17d21c0;
L_0x17d3840 .concat [ 1 8 0 0], L_0x1789400, L_0x17d21c0;
L_0x17d3970 .concat [ 1 8 0 0], L_0x17d35f0, L_0x17d2960;
L_0x17d3a80 .concat [ 1 8 0 0], L_0x1789400, L_0x17d21c0;
L_0x17d3c30 .cmp/eeq 9, L_0x17d37a0, L_0x17d3b20;
S_0x179e000 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x179de70;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1788d20 .functor XOR 1, L_0x17d2330, L_0x17d23d0, C4<0>, C4<0>;
L_0x1789090 .functor XOR 1, L_0x17d2640, L_0x17d2730, C4<0>, C4<0>;
L_0x1789400 .functor AND 1, L_0x17d2550, L_0x1789090, C4<1>, C4<1>;
v0x17883c0_0 .net *"_ivl_0", 8 0, L_0x17d1e50;  1 drivers
v0x1788750_0 .net *"_ivl_13", 0 0, L_0x17d2330;  1 drivers
v0x1788ac0_0 .net *"_ivl_15", 0 0, L_0x17d23d0;  1 drivers
v0x1788e30_0 .net *"_ivl_16", 0 0, L_0x1788d20;  1 drivers
v0x17891a0_0 .net *"_ivl_19", 0 0, L_0x17d2550;  1 drivers
v0x1789510_0 .net *"_ivl_21", 0 0, L_0x17d2640;  1 drivers
v0x1789880_0 .net *"_ivl_23", 0 0, L_0x17d2730;  1 drivers
v0x17ce410_0 .net *"_ivl_24", 0 0, L_0x1789090;  1 drivers
L_0x7f27f8695018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17ce4d0_0 .net *"_ivl_3", 0 0, L_0x7f27f8695018;  1 drivers
v0x17ce640_0 .net *"_ivl_4", 8 0, L_0x17d1f50;  1 drivers
L_0x7f27f8695060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17ce720_0 .net *"_ivl_7", 0 0, L_0x7f27f8695060;  1 drivers
v0x17ce800_0 .net "a", 7 0, v0x17cf480_0;  alias, 1 drivers
v0x17ce8e0_0 .net "b", 7 0, v0x17cf540_0;  alias, 1 drivers
v0x17ce9c0_0 .net "overflow", 0 0, L_0x1789400;  alias, 1 drivers
v0x17cea80_0 .net "s", 7 0, L_0x17d21c0;  alias, 1 drivers
v0x17ceb60_0 .net "sum", 8 0, L_0x17d20d0;  1 drivers
L_0x17d1e50 .concat [ 8 1 0 0], v0x17cf480_0, L_0x7f27f8695018;
L_0x17d1f50 .concat [ 8 1 0 0], v0x17cf540_0, L_0x7f27f8695060;
L_0x17d20d0 .arith/sum 9, L_0x17d1e50, L_0x17d1f50;
L_0x17d21c0 .part L_0x17d20d0, 0, 8;
L_0x17d2330 .part v0x17cf480_0, 7, 1;
L_0x17d23d0 .part v0x17cf540_0, 7, 1;
L_0x17d2550 .reduce/nor L_0x1788d20;
L_0x17d2640 .part v0x17cf480_0, 7, 1;
L_0x17d2730 .part L_0x17d21c0, 7, 1;
S_0x17cecc0 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x179de70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x17cf480_0 .var "a", 7 0;
v0x17cf540_0 .var "b", 7 0;
v0x17cf5e0_0 .net "clk", 0 0, v0x17d1500_0;  1 drivers
v0x17cf680_0 .var "wavedrom_enable", 0 0;
v0x17cf720_0 .var "wavedrom_title", 511 0;
E_0x17975e0/0 .event negedge, v0x17cf5e0_0;
E_0x17975e0/1 .event posedge, v0x17cf5e0_0;
E_0x17975e0 .event/or E_0x17975e0/0, E_0x17975e0/1;
E_0x1797320 .event negedge, v0x17cf5e0_0;
E_0x1797af0 .event posedge, v0x17cf5e0_0;
S_0x17cef80 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x17cecc0;
 .timescale -12 -12;
v0x17cf180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17cf280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x17cecc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17cf8f0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x179de70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1789770 .functor AND 1, L_0x17d2a50, L_0x17d2c00, C4<1>, C4<1>;
L_0x179eb60 .functor NOT 1, L_0x17d2d40, C4<0>, C4<0>, C4<0>;
L_0x17a9ac0 .functor AND 1, L_0x1789770, L_0x179eb60, C4<1>, C4<1>;
L_0x17d2fa0 .functor NOT 1, L_0x17d2f00, C4<0>, C4<0>, C4<0>;
L_0x17d3280 .functor NOT 1, L_0x17d3090, C4<0>, C4<0>, C4<0>;
L_0x17d3340 .functor AND 1, L_0x17d2fa0, L_0x17d3280, C4<1>, C4<1>;
L_0x17d3530 .functor AND 1, L_0x17d3340, L_0x17d3490, C4<1>, C4<1>;
L_0x17d35f0 .functor OR 1, L_0x17a9ac0, L_0x17d3530, C4<0>, C4<0>;
v0x17cfb90_0 .net *"_ivl_10", 0 0, L_0x179eb60;  1 drivers
v0x17cfc70_0 .net *"_ivl_12", 0 0, L_0x17a9ac0;  1 drivers
v0x17cfd50_0 .net *"_ivl_15", 0 0, L_0x17d2f00;  1 drivers
v0x17cfe40_0 .net *"_ivl_16", 0 0, L_0x17d2fa0;  1 drivers
v0x17cff20_0 .net *"_ivl_19", 0 0, L_0x17d3090;  1 drivers
v0x17d0050_0 .net *"_ivl_20", 0 0, L_0x17d3280;  1 drivers
v0x17d0130_0 .net *"_ivl_22", 0 0, L_0x17d3340;  1 drivers
v0x17d0210_0 .net *"_ivl_25", 0 0, L_0x17d3490;  1 drivers
v0x17d02f0_0 .net *"_ivl_26", 0 0, L_0x17d3530;  1 drivers
v0x17d0460_0 .net *"_ivl_3", 0 0, L_0x17d2a50;  1 drivers
v0x17d0540_0 .net *"_ivl_5", 0 0, L_0x17d2c00;  1 drivers
v0x17d0620_0 .net *"_ivl_6", 0 0, L_0x1789770;  1 drivers
v0x17d0700_0 .net *"_ivl_9", 0 0, L_0x17d2d40;  1 drivers
v0x17d07e0_0 .net "a", 7 0, v0x17cf480_0;  alias, 1 drivers
v0x17d08a0_0 .net "b", 7 0, v0x17cf540_0;  alias, 1 drivers
v0x17d09b0_0 .net "overflow", 0 0, L_0x17d35f0;  alias, 1 drivers
v0x17d0a70_0 .net "s", 7 0, L_0x17d2960;  alias, 1 drivers
L_0x17d2960 .arith/sum 8, v0x17cf480_0, v0x17cf540_0;
L_0x17d2a50 .part v0x17cf480_0, 7, 1;
L_0x17d2c00 .part v0x17cf540_0, 7, 1;
L_0x17d2d40 .part L_0x17d2960, 7, 1;
L_0x17d2f00 .part v0x17cf480_0, 7, 1;
L_0x17d3090 .part v0x17cf540_0, 7, 1;
L_0x17d3490 .part L_0x17d2960, 7, 1;
S_0x17d0bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x179de70;
 .timescale -12 -12;
E_0x17819f0 .event anyedge, v0x17d1920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d1920_0;
    %nor/r;
    %assign/vec4 v0x17d1920_0, 0;
    %wait E_0x17819f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17cecc0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797320;
    %wait E_0x1797af0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797af0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797af0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797af0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797af0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797af0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797af0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %wait E_0x1797320;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17cf280;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17975e0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x17cf540_0, 0;
    %assign/vec4 v0x17cf480_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x179de70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d1920_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x179de70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d1500_0;
    %inv;
    %store/vec4 v0x17d1500_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x179de70;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17cf5e0_0, v0x17d1a80_0, v0x17d1380_0, v0x17d1440_0, v0x17d17b0_0, v0x17d16e0_0, v0x17d1640_0, v0x17d15a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x179de70;
T_7 ;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x179de70;
T_8 ;
    %wait E_0x17975e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d1880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
    %load/vec4 v0x17d19c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d1880_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17d17b0_0;
    %load/vec4 v0x17d17b0_0;
    %load/vec4 v0x17d16e0_0;
    %xor;
    %load/vec4 v0x17d17b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17d1640_0;
    %load/vec4 v0x17d1640_0;
    %load/vec4 v0x17d15a0_0;
    %xor;
    %load/vec4 v0x17d1640_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x17d1880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d1880_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2014_q1c/iter0/response1/top_module.sv";
