/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_24z;
  reg [20:0] celloutsig_0_25z;
  wire [31:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_35z;
  reg [12:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = ~celloutsig_0_5z[0];
  assign celloutsig_0_6z = ~in_data[48];
  assign celloutsig_0_27z = ~celloutsig_0_25z[20];
  assign celloutsig_1_18z = celloutsig_1_4z[7] | ~(celloutsig_1_12z[0]);
  assign celloutsig_0_28z = celloutsig_0_12z | ~(celloutsig_0_27z);
  assign celloutsig_0_62z = celloutsig_0_55z ^ celloutsig_0_29z;
  assign celloutsig_0_9z = celloutsig_0_3z[10:0] / { 1'h1, in_data[43:34] };
  assign celloutsig_0_15z = { celloutsig_0_9z[7:2], celloutsig_0_7z, celloutsig_0_13z } / { 1'h1, celloutsig_0_9z[8:2] };
  assign celloutsig_0_13z = { celloutsig_0_8z[2:0], celloutsig_0_6z } == { celloutsig_0_4z[3:2], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_29z = { in_data[72:53], celloutsig_0_11z, celloutsig_0_6z } == { in_data[86:80], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_7z = in_data[55:53] && { celloutsig_0_5z[7:6], celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[44:38] && in_data[60:54];
  assign celloutsig_0_54z = ! celloutsig_0_3z[8:4];
  assign celloutsig_0_21z = ! celloutsig_0_16z[8:4];
  assign celloutsig_0_17z = celloutsig_0_7z & ~(celloutsig_0_9z[8]);
  assign celloutsig_1_4z = in_data[140:127] * { celloutsig_1_0z[4:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_12z = in_data[118:115] * celloutsig_1_5z[5:2];
  assign celloutsig_0_30z = { in_data[4:0], celloutsig_0_19z } * { celloutsig_0_26z[30:26], celloutsig_0_13z };
  assign celloutsig_1_3z = - in_data[136:133];
  assign celloutsig_1_1z = ~ in_data[145:143];
  assign celloutsig_0_5z = celloutsig_0_3z[7:0] | { celloutsig_0_3z[10:4], celloutsig_0_2z };
  assign celloutsig_0_44z = | { celloutsig_0_24z[4:3], celloutsig_0_12z, celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_31z };
  assign celloutsig_1_19z = | { celloutsig_1_4z[11:5], celloutsig_1_1z };
  assign celloutsig_0_11z = | { celloutsig_0_4z[13:2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_19z = | celloutsig_0_9z[10:1];
  assign celloutsig_0_0z = | in_data[28:18];
  assign celloutsig_0_12z = | { celloutsig_0_6z, in_data[66:58] };
  assign celloutsig_0_61z = ^ { celloutsig_0_30z[4], celloutsig_0_44z, celloutsig_0_24z, celloutsig_0_54z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[129:125] << in_data[100:96];
  assign celloutsig_0_8z = celloutsig_0_3z[5:0] << celloutsig_0_4z[9:4];
  assign celloutsig_0_10z = celloutsig_0_9z[8:5] >> { celloutsig_0_5z[5:3], celloutsig_0_1z };
  assign celloutsig_0_35z = { in_data[91:90], celloutsig_0_27z } >>> celloutsig_0_15z[6:4];
  assign celloutsig_0_4z = { in_data[28:16], celloutsig_0_2z } >>> { in_data[86], celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[111:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[131:104], celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_15z[3:2], celloutsig_0_5z } >>> { celloutsig_0_4z[6:0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_5z[5:1] >>> { celloutsig_0_15z[4:1], celloutsig_0_21z };
  assign celloutsig_0_43z = { celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_28z } ~^ in_data[82:80];
  assign celloutsig_1_5z = celloutsig_1_4z[9:2] ~^ { celloutsig_1_2z[11:7], celloutsig_1_1z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_31z = ~((celloutsig_0_17z & celloutsig_0_12z) | celloutsig_0_26z[22]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_3z = { in_data[53:43], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 21'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_4z[11:2], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z };
  assign { celloutsig_0_26z[30], celloutsig_0_26z[25:16], celloutsig_0_26z[31], celloutsig_0_26z[29:26], celloutsig_0_26z[5:0] } = ~ { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_15z[4], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_26z[15:6] = celloutsig_0_26z[25:16];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
