

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Ports for manipulating bits of fields</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Ports for manipulating bits of fields">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Ports for manipulating bits of fields" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Portsformanipulatingbitsoffields"
		  data-hnd-context="479"
		  data-hnd-title="Ports for manipulating bits of fields"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="Vectoredhardwareport.html" title="Vectored hardware port" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="RegisterGroup.html" title="RegisterGroup" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Ports for manipulating bits of fields</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts16">XORED</span></p>
<p class="rvps2"><span class="rvts6">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">The rtl property “xored” makes changes in programs that Logical XOR of all bits in the field.</span></p>
<p class="rvps2"><span class="rvts14">This property is used only for Verilog output supported with the switch “-fast”.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">In the programs we have some signals that are created for the reg fields (depends upon the reg fields access). So by using this property on fields we are enhancing the use of reg fields in the code as per our requirement.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">The example below shows that there are two registers in a block where the property “xored” is applied on reg1 and not on the other reg:</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/xored/xored.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/xored/xored.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/xored/xored.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/xored/xored.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 697px; height : 299px; padding : 1px;" src="lib/NewItem5224.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 650px; height : 175px; padding : 1px;" src="lib/NewItem5225.png"></p>
<p class="rvps2"><span class="rvts419"><br/></span></p>
<p class="rvps2"><span class="rvts419"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">addrmap blockname { &nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts458"> xored = true ;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg2 reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts420">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts20">Generated Verilog Output</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps2"><span class="rvts19">Here below is the portion of verilog code and we can see the yellow on the change on reg1 while not in reg2.</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">// REGISTER : REG_1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">reg_1_F1_xored,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_in,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_r,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER : REG_2 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_in,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_r,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;: REG_1 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_decode; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Decode</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_wr_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [63 : 0] reg_1_offset; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Offset</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_rd_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [bus_width-1 : 0] reg_1_rd_data; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Data</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output reg_1_enb; // REGISTER ENABLE</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">output reg_1_F1_xored;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg [31 : 0] reg_1_F1_q; // FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input [32- 1 : 0] reg_1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input reg_1_F1_in_enb;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output [31 : 0] reg_1_F1_r;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;: REG_2 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_decode; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Decode</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_wr_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [63 : 0] reg_2_offset; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Offset</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_rd_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [bus_width-1 : 0] reg_2_rd_data; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Data</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output reg_2_enb; // REGISTER ENABLE</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg [31 : 0] reg_2_F1_q; // FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input [32- 1 : 0] reg_2_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input reg_2_F1_in_enb;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; output [31 : 0] reg_2_F1_r;</span></p>
   <p class="rvps2"><span class="rvts420">// REGISTER &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">: &nbsp;REG_1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_wr_valid = reg_1_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_offset = block_offset +'h0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_decode = (address[addr_width-1 : 0] == reg_1_offset[addr_width-1 : 0]) &nbsp; &nbsp; ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_rd_valid = reg_1_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_enb = reg_1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_1_F1_in_enb) &nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_q &lt;= reg_1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_1_wr_valid) &nbsp;//F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (reg_1_F1_q &amp; (~reg_enb [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end //end always</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_F1_r = reg_1_F1_q; // Field : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">assign reg_1_F1_xored = &nbsp;^(reg_1_F1_q);</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_rd_data = reg_1_rd_valid ? {reg_1_F1_q} : 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; //-------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">: &nbsp;REG_2</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_wr_valid = reg_2_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_offset = block_offset +'h4;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_decode = (address[addr_width-1 : 0] == reg_2_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_rd_valid = reg_2_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_enb = reg_2_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_2_F1_in_enb) &nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_q &lt;= reg_2_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_2_wr_valid) &nbsp;//F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp;reg_2_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (reg_2_F1_q &amp; (~reg_enb [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end //end always</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_F1_r = reg_2_F1_q; // Field : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_rd_data = reg_2_rd_valid ? {reg_2_F1_q} : 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign rd_data_vld = rd_stb;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign rd_data = reg_1_rd_data &nbsp;|</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_rd_data ; assign request = 1'b1;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><a name="Generated_xored_84_vhdl"></a><span class="rvts20">Generated VHDL Output</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">………………………</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………</span></p>
   <p class="rvps2"><span class="rvts420">signal decode_reg_1 : &nbsp;std_logic; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- decode signal</span></p>
   <p class="rvps2"><span class="rvts420">signal rd_data_reg_1: std_logic_vector (G_APB_BUS_WIDTH - 1 downto 0); -- &nbsp;Read data signal</span></p>
   <p class="rvps2"><span class="rvts420">signal rd_valid_reg_1 : &nbsp;std_logic; &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;Read valid signal</span></p>
   <p class="rvps2"><span class="rvts420">signal wr_valid_reg_1 : std_logic; &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;Write valid signal</span></p>
   <p class="rvps2"><span class="rvts420">signal q_reg_1_F1 &nbsp; : &nbsp;std_logic_vector (31 downto 0); -- FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts422">signal reg_1_F1_xored : &nbsp;std_logic; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- xored signal</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;-- XOR Reduce function</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; </span><span class="rvts422">function xor_reduce(input_vector: std_logic_vector) return std_logic is</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; variable result : std_logic := '0';</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; for i in input_vector'range loop</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; result := result xor input_vector(i);</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; end loop;</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; &nbsp; &nbsp; return result;</span></p>
   <p class="rvps2"><span class="rvts422">&nbsp; &nbsp; end function;</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; -- signal/output assignment</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; rd_data_reg_1 &nbsp; &lt;= q_reg_1_F1; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- Fields value concatenation of reg_1 register</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">reg_1_F1_xored &nbsp;&lt;= xor_reduce (q_reg_1_F1);</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; reg_out.reg_1_F1 &nbsp; &nbsp; &nbsp; &nbsp;&lt;= q_reg_1_F1; &nbsp;-- HW output : F1 Read data</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; reg_out_enb.reg_1 &nbsp; &nbsp; &nbsp; &lt;= wr_valid_reg_1; &nbsp; &nbsp; &nbsp;-- HW output : REG_1 enable</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"></span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420"></span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420"></span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">…………………………………</span></p>
   <p class="rvps2"><span class="rvts420"></span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">…………………………………</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts171">ORed</span></p>
<p class="rvps2"><span class="rvts479">&nbsp;</span></p>
<p class="rvps2"><span class="rvts19">The rtl property “ored” makes changes in programs that Logical OR of all bits in the field.</span></p>
<p class="rvps2"><span class="rvts19">This property is used only for Verilog output supported with the switch “-fast”.</span></p>
<p class="rvps2"><span class="rvts19">&nbsp;</span></p>
<p class="rvps2"><span class="rvts19">In the programs we have some signals that are created for the reg fields (depends upon the reg fields access). So by using this property on fields we are enhancing the use of reg fields in the code as per our requirement.</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<p class="rvps2"><span class="rvts19">The example below shows that there are two regs in a block where the property “ored” is applied on reg1 and not on the other reg:</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<p class="rvps2"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ored/ored.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ored/ored.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ored/ored.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ored/ored.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps3"><img alt="" style="width : 622px; height : 293px; padding : 1px;" src="lib/NewItem5304.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 701px; height : 193px; padding : 1px;" src="lib/NewItem5305.png"></p>
<p class="rvps2"><span class="rvts419"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">addrmap blockname { &nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts458"> ored = true ;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg2 reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts420">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts478"><br/></span></p>
<p class="rvps2"><a name="VHDL_86_ored"></a><span class="rvts20">Generated Verilog Code</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<p class="rvps2"><span class="rvts19">Here below is the portion of code and we can see the yellow on the change on reg1 while not in reg2.</span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">// REGISTER : REG_1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">reg_1_F1_ored,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_in,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_r,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER : REG_2 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_in,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_r,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;: REG_1 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_decode; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Decode</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_wr_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [63 : 0] reg_1_offset; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Offset</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_rd_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [bus_width-1 : 0] reg_1_rd_data; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Data</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output reg_1_enb; // REGISTER ENABLE</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">output reg_1_F1_ored;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg [31 : 0] reg_1_F1_q; // FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input [32- 1 : 0] reg_1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input reg_1_F1_in_enb;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output [31 : 0] reg_1_F1_r;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;: REG_2 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_decode; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Decode</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_wr_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [63 : 0] reg_2_offset; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Offset</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_rd_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [bus_width-1 : 0] reg_2_rd_data; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Data</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output reg_2_enb; // REGISTER ENABLE</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg [31 : 0] reg_2_F1_q; // FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input [32- 1 : 0] reg_2_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input reg_2_F1_in_enb;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; output [31 : 0] reg_2_F1_r;</span></p>
   <p class="rvps2"><span class="rvts420">// REGISTER &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">: &nbsp;REG_1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_wr_valid = reg_1_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_offset = block_offset +'h0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_decode = (address[addr_width-1 : 0] == reg_1_offset[addr_width-1 : 0]) &nbsp; &nbsp; ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_rd_valid = reg_1_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_enb = reg_1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_1_F1_in_enb) &nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_q &lt;= reg_1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_1_wr_valid) &nbsp;//F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (reg_1_F1_q &amp; (~reg_enb [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end //end always</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_F1_r = reg_1_F1_q; // Field : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">assign reg_1_F1_ored = &nbsp;|(reg_1_F1_q);</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_rd_data = reg_1_rd_valid ? {reg_1_F1_q} : 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; //-------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">: &nbsp;REG_2</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_wr_valid = reg_2_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_offset = block_offset +'h4;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_decode = (address[addr_width-1 : 0] == reg_2_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_rd_valid = reg_2_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_enb = reg_2_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_2_F1_in_enb) &nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_q &lt;= reg_2_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_2_wr_valid) &nbsp;//F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp;reg_2_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (reg_2_F1_q &amp; (~reg_enb [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end //end always</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_F1_r = reg_2_F1_q; // Field : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_rd_data = reg_2_rd_valid ? {reg_2_F1_q} : 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign rd_data_vld = rd_stb;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign rd_data = reg_1_rd_data &nbsp;|</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_rd_data ; assign request = 1'b1;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><a name="VHDL_86_ored"></a><span class="rvts20">Generated VHDL Code</span></p>
<p class="rvps2"><span class="rvts20"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
   <p class="rvps2"><span class="rvts420">signal wr_valid_reg1 : std_logic; &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;Write valid signal</span></p>
   <p class="rvps2"><span class="rvts420">signal q_reg1_F1 &nbsp; : &nbsp;std_logic_vector (31 downto 0); -- FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts422">signal reg1_F1_ored : &nbsp;std_logic; &nbsp; &nbsp; &nbsp;-- ored signal</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;-- XOR Reduce function</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; </span><span class="rvts422">function or_reduce(input_vector: std_logic_vector) return std_logic is</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">variable result : std_logic := '0';</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">for i in input_vector'range loop</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">result := result or input_vector(i);</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">end loop;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">return result;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; </span><span class="rvts422">end function;</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; -- signal/output assignment</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;rd_data_reg1 &lt;= q_reg1_F1; -- Fields value concatenation of reg_1 register</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;</span><span class="rvts422">reg1_F1_ored &nbsp; &lt;= or_reduce(q_reg1_F1);</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;reg_out.reg1_F1 &lt;= q_reg1_F1; &nbsp;-- HW output : F1 Read data</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; Reg_out_enb.reg1 &lt;= wr_valid_reg1; &nbsp; &nbsp; &nbsp;-- HW output : REG_1 enable</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"></span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ...</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts420"><br/></span></p>
<p class="rvps2"><span class="rvts171">AND</span><a name="ANDED"></a><span class="rvts171">ED</span></p>
<p class="rvps2"><span class="rvts480">&nbsp;</span></p>
<p class="rvps2"><span class="rvts19">The rtl property “anded” makes changes in programs that Logical AND of all bits in the field.</span></p>
<p class="rvps2"><span class="rvts19">&nbsp;</span></p>
<p class="rvps2"><span class="rvts19">In the programs we have some signals that are created for the reg fields (depends upon the reg fields access). So by using this property on fields we are enhancing the use of reg fields in the code as per our requirement.</span></p>
<p class="rvps2"><span class="rvts19">&nbsp;For example:</span></p>
<p class="rvps2"><span class="rvts19">&nbsp;The example below shows that there are two regs in a block where the property “anded” is applied on reg1 and not on the other reg.</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/anded/anded.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/anded/anded.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/anded/anded.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/anded/anded.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 806px; height : 396px; padding : 1px;" src="lib/NewItem4871.png"></p>
<p class="rvps2"><span class="rvts419"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts419"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 765px; height : 213px; padding : 1px;" src="lib/NewItem4872.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">addrmap blockname { &nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts458"> anded = true ;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg reg2 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;regwidth = 32;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:0] = 32'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg2 reg2 @0x4;</span></p>
   <p class="rvps2"><span class="rvts420">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><a name="VHDL_86_anded"></a><span class="rvts35">Generated Verilog Code</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<p class="rvps2"><span class="rvts19">Here below is the portion of code and we can see the dark yellow on the change on reg1 while not in reg2.</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">// REGISTER : REG_1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">reg_1_F1_anded,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_in,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_r,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER : REG_2 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_in,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_in_enb,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_r,</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;: REG_1 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_decode; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Decode</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_wr_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [63 : 0] reg_1_offset; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Offset</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_1_rd_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [bus_width-1 : 0] reg_1_rd_data; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Data</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output reg_1_enb; // REGISTER ENABLE</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">output reg_1_F1_anded;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg [31 : 0] reg_1_F1_q; // FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input [32- 1 : 0] reg_1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input reg_1_F1_in_enb;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output [31 : 0] reg_1_F1_r;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;: REG_2 SIGNALS</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_decode; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Decode</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_wr_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Write Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [63 : 0] reg_2_offset; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Offset</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire reg_2_rd_valid; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Valid</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">wire [bus_width-1 : 0] reg_2_rd_data; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// Read Data</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">output reg_2_enb; // REGISTER ENABLE</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg [31 : 0] reg_2_F1_q; // FIELD : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input [32- 1 : 0] reg_2_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">input reg_2_F1_in_enb;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; output [31 : 0] reg_2_F1_r;</span></p>
   <p class="rvps2"><span class="rvts420">// REGISTER &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">: &nbsp;REG_1&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_wr_valid = reg_1_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_offset = block_offset +'h0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_decode = (address[addr_width-1 : 0] == reg_1_offset[addr_width-1 : 0]) &nbsp; &nbsp; ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_rd_valid = reg_1_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_enb = reg_1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_1_F1_in_enb) &nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_1_F1_q &lt;= reg_1_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_1_wr_valid) &nbsp;//F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_1_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (reg_1_F1_q &amp; (~reg_enb [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end //end always</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_F1_r = reg_1_F1_q; // Field : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts422">assign reg_1_F1_anded = &nbsp;&amp;(reg_1_F1_q);</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_1_rd_data = reg_1_rd_valid ? {reg_1_F1_q} : 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; //-------------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// REGISTER &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">: &nbsp;REG_2</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_wr_valid = reg_2_decode &amp;&amp; wr_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_offset = block_offset +'h4;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_decode = (address[addr_width-1 : 0] == reg_2_offset[addr_width-1 : 0]) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_rd_valid = reg_2_decode &amp;&amp; rd_stb ;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_enb = reg_2_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">// FIELD &nbsp;: F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">always @(posedge clk) &nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (!reset_l)</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_q &lt;= 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_2_F1_in_enb) &nbsp; //F1 : HW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_F1_q &lt;= reg_2_F1_in;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">else</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">if (reg_2_wr_valid) &nbsp;//F1 : SW Write</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp;reg_2_F1_q &lt;= (wr_data [31 : 0] &nbsp;&amp; reg_enb [31 : 0] ) | (reg_2_F1_q &amp; (~reg_enb [31 : 0] ));</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;&nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">end //end always</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_F1_r = reg_2_F1_q; // Field : F1</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign reg_2_rd_data = reg_2_rd_valid ? {reg_2_F1_q} : 32'd0;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign rd_data_vld = rd_stb;</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">assign rd_data = reg_1_rd_data &nbsp;|</span></p>
   <p class="rvps2"><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">reg_2_rd_data ; assign request = 1'b1;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><a name="VHDL_86_anded"></a><span class="rvts35">Generated VHDL Code</span></p>
<p class="rvps2"><span class="rvts19"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">signal decode_reg1 : &nbsp;std_logic; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps2"><span class="rvts420">signal rd_data_reg1: std_logic_vector (G_APB_BUS_WIDTH - 1 downto 0); -- &nbsp;Read data signal</span></p>
   <p class="rvps2"><span class="rvts420">signal rd_valid_reg1 : &nbsp;std_logic; &nbsp; &nbsp; &nbsp; -- &nbsp;Read valid signal</span></p>
   <p class="rvps2"><span class="rvts420">signal wr_valid_reg1 : std_logic; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;Write valid signal</span></p>
   <p class="rvps2"><span class="rvts420">signal q_reg1_F1 &nbsp; : &nbsp;std_logic_vector (31 downto 0); -- FIELD : F1 signal</span></p>
   <p class="rvps2"><span class="rvts422">signal reg1_F1_anded : &nbsp;std_logic; &nbsp; &nbsp; &nbsp; -- anded signal</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;-- AND Reduce function</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; </span><span class="rvts422">function and_reduce(input_vector: std_logic_vector) return std_logic is</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">variable result : std_logic := '1';</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">begin</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">for i in input_vector'range loop</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">result := result and input_vector(i);</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">end loop;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts422">return result;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; </span><span class="rvts422">end function;</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; -- signal/output assignment</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;rd_data_reg1 &lt;= q_reg1_F1; -- Fields value concatenation of reg_1 register</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;</span><span class="rvts422">reg1_F1_anded &nbsp; &lt;= and_reduce(q_reg1_F1);</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp;reg_out.reg1_F1 &lt;= q_reg1_F1; &nbsp;-- HW output : F1 Read data</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; Reg_out_enb.reg1 &lt;= wr_valid_reg1; &nbsp; &nbsp; &nbsp;-- HW output : REG_1 enable</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps2"><span class="rvts420"></span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts420">...</span></p>
   <p class="rvps2"><span class="rvts420">...</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/iphone-website-generation">iPhone web sites made easy</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

