Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 20 17:14:02 2024
| Host         : BOOK-69BD3QPCMV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-14  Critical Warning  LUT on the clock tree                                             7           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       4           
TIMING-16  Warning           Large setup violation                                             873         
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-23  Warning           Combinational loop found                                          2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (548)
8. checking generated_clocks (0)
9. checking loops (2)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: main_i/mmu_0/U0/cpu_lock_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (548)
--------------------------------
 There are 548 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2)
---------------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.312    -3330.849                    955                 1667        0.053        0.000                      0                 1667        2.000        0.000                       0                   559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk100mhz_in                    {0.000 5.000}        10.000          100.000         
  clk100mhz_main_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk200mhz_main_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_main_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
sys_clk_pin                     {0.000 5.000}        10.000          100.000         
  clk100mhz_main_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk200mhz_main_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_main_clk_wiz_0_0_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz_in                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100mhz_main_clk_wiz_0_0         -2.243      -81.515                    103                  973        0.127        0.000                      0                  973        4.500        0.000                       0                   506  
  clk200mhz_main_clk_wiz_0_0          2.577        0.000                      0                    3        0.327        0.000                      0                    3        2.000        0.000                       0                    57  
  clkfbout_main_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk100mhz_main_clk_wiz_0_0_1       -2.242      -81.428                    103                  973        0.127        0.000                      0                  973        4.500        0.000                       0                   506  
  clk200mhz_main_clk_wiz_0_0_1        2.578        0.000                      0                    3        0.327        0.000                      0                    3        2.000        0.000                       0                    57  
  clkfbout_main_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk200mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0         -4.395     -190.915                     64                   64        2.086        0.000                      0                   64  
clk100mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0         -2.243      -81.515                    103                  973        0.053        0.000                      0                  973  
clk200mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0         -4.395     -190.915                     64                   64        2.086        0.000                      0                   64  
clk100mhz_main_clk_wiz_0_0    clk200mhz_main_clk_wiz_0_0         -7.312    -3096.947                    830                  830        1.686        0.000                      0                  830  
clk100mhz_main_clk_wiz_0_0_1  clk200mhz_main_clk_wiz_0_0         -7.311    -3096.239                    830                  830        1.687        0.000                      0                  830  
clk200mhz_main_clk_wiz_0_0_1  clk200mhz_main_clk_wiz_0_0          2.577        0.000                      0                    3        0.260        0.000                      0                    3  
clk100mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0_1       -2.243      -81.515                    103                  973        0.053        0.000                      0                  973  
clk200mhz_main_clk_wiz_0_0    clk100mhz_main_clk_wiz_0_0_1       -4.395     -190.860                     64                   64        2.086        0.000                      0                   64  
clk200mhz_main_clk_wiz_0_0_1  clk100mhz_main_clk_wiz_0_0_1       -4.395     -190.860                     64                   64        2.086        0.000                      0                   64  
clk100mhz_main_clk_wiz_0_0    clk200mhz_main_clk_wiz_0_0_1       -7.312    -3096.947                    830                  830        1.686        0.000                      0                  830  
clk200mhz_main_clk_wiz_0_0    clk200mhz_main_clk_wiz_0_0_1        2.577        0.000                      0                    3        0.260        0.000                      0                    3  
clk100mhz_main_clk_wiz_0_0_1  clk200mhz_main_clk_wiz_0_0_1       -7.311    -3096.239                    830                  830        1.687        0.000                      0                  830  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk100mhz_main_clk_wiz_0_0                                  
(none)                        clk100mhz_main_clk_wiz_0_0_1                                
(none)                        clkfbout_main_clk_wiz_0_0                                   
(none)                        clkfbout_main_clk_wiz_0_0_1                                 
(none)                                                      clk100mhz_main_clk_wiz_0_0    
(none)                                                      clk100mhz_main_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_in
  To Clock:  clk100mhz_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :          103  Failing Endpoints,  Worst Slack       -2.243ns,  Total Violation      -81.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 2.477ns (20.408%)  route 9.660ns (79.591%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.744    12.976    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.100 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.856    13.957    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_1_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.081 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    14.081    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.077    11.838    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.025ns (31.468%)  route 4.410ns (68.532%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.087 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.440     7.527    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.307     7.834 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.426     8.261    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.385    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.032     6.218    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.452ns (22.679%)  route 4.951ns (77.321%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 5.788 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           0.843     5.951    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.075 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.075    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.330 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           1.022     7.352    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X48Y48         LUT3 (Prop_lut3_I0_O)        0.307     7.659 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.569     8.228    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.352    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.452     5.788    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485     6.272    
                         clock uncertainty           -0.074     6.198    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.031     6.229    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.229    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 2.477ns (20.639%)  route 9.525ns (79.361%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.606    12.838    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.962 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_3/O
                         net (fo=1, routed)           0.860    13.821    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_3_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.945 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.945    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.081    11.842    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.034ns (31.738%)  route 4.375ns (68.262%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.477     7.585    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.295     7.880 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.354     8.235    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     8.359    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.077     6.264    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.149ns (33.942%)  route 4.182ns (66.058%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.212 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.344     7.556    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X53Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.862 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.295     8.157    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.281 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     8.281    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.081     6.268    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.943ns (31.197%)  route 4.285ns (68.803%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.011 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.433     7.444    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I0_O)        0.301     7.745 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.309     8.054    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X48Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.217    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.917ns (30.780%)  route 4.311ns (69.220%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.991 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.420     7.411    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.295     7.706 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.348     8.054    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.217    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.942ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.857ns  (logic 2.545ns (21.464%)  route 9.312ns (78.536%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.549    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.588     8.450    main_i/ALU_0/U0/data1[15]
    SLICE_X44Y29         LUT5 (Prop_lut5_I2_O)        0.306     8.756 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1/O
                         net (fo=1, routed)           0.774     9.530    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0/O
                         net (fo=10, routed)          0.785    10.439    main_i/ALU_0/U0/immediate_s_reg[1]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.563 f  main_i/ALU_0/U0/OVERFLOW_FLAG_INST_0/O
                         net (fo=3, routed)           1.074    11.637    main_i/CU_WriteSelector_0/U0/OVERFLOW_FLAG_alias
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.761 f  main_i/CU_WriteSelector_0/U0/Write_Data[4]_INST_0_comp_1/O
                         net (fo=2, routed)           1.452    13.213    main_i/mmu_0/U0/Write_Data[4]_repN_1_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.337 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    13.676    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.800 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.800    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.866    11.902    
                         clock uncertainty           -0.074    11.827    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.858    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 -1.942    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.032ns (32.598%)  route 4.202ns (67.402%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.095 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.308     7.404    main_i/CU_JumpController_0/U0/relative_jump_destination[9]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.710 r  main_i/CU_JumpController_0/U0/PC_Next[9]_INST_0/O
                         net (fo=1, routed)           0.350     8.059    main_i/ProgramCounter_0/U0/Din[9]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.183 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.183    main_i/ProgramCounter_0/U0/p_0_in[9]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.079     6.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 -1.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.022%)  route 0.304ns (64.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns = ( 5.418 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/Q
                         net (fo=1, routed)           0.304     5.809    main_i/Pipelining_Controller_0/U0/execution_forward[3]
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.834     5.418    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/C
                         clock pessimism              0.192     5.610    
    SLICE_X49Y51         FDCE (Hold_fdce_C_D)         0.072     5.682    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           5.809    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.231ns (8.314%)  route 2.547ns (91.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y53         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/Q
                         net (fo=3, routed)           1.540     2.124    main_i/CU_RAMAddressControl_0/U0/Immediate[12]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[12]_INST_0/O
                         net (fo=3, routed)           0.176     2.345    main_i/mmu_0/gram_addr[12]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.390 r  main_i/mmu_0/gram_mem_addr[12]_INST_0/O
                         net (fo=8, routed)           0.832     3.222    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.186ns (10.106%)  route 1.655ns (89.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562     0.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          1.063     1.646    main_i/mmu_0/gram_bank[2]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.691 r  main_i/mmu_0/gram_mem_din[3]_INST_0/O
                         net (fo=1, routed)           0.591     2.282    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.119    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.254ns (9.126%)  route 2.529ns (90.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=11, routed)          1.642     2.250    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X48Y60         LUT3 (Prop_lut3_I1_O)        0.045     2.295 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=2, routed)           0.117     2.412    main_i/mmu_0/gram_addr[10]
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.457 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           0.770     3.227    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.231ns (8.383%)  route 2.525ns (91.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.595     0.474    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.141     0.615 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/Q
                         net (fo=11, routed)          1.321     1.936    main_i/CU_RAMAddressControl_0/U0/Reg2[9]
    SLICE_X51Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
                         net (fo=3, routed)           0.301     2.282    main_i/mmu_0/gram_addr[9]
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  main_i/mmu_0/gram_mem_addr[9]_INST_0/O
                         net (fo=8, routed)           0.904     3.230    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.684%)  route 0.354ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.417ns = ( 5.417 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/Q
                         net (fo=1, routed)           0.354     5.858    main_i/Pipelining_Controller_0/U0/execution_forward[1]
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.833     5.417    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                         clock pessimism              0.192     5.609    
    SLICE_X48Y53         FDCE (Hold_fdce_C_D)         0.072     5.681    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           5.858    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.231ns (8.246%)  route 2.570ns (91.754%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.567     0.446    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X51Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/Q
                         net (fo=3, routed)           1.421     2.008    main_i/CU_RAMAddressControl_0/U0/Immediate[8]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.053 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.312     2.365    main_i/mmu_0/gram_addr[8]
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.410 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           0.838     3.248    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.209ns (11.165%)  route 1.663ns (88.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.608 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          1.181     1.790    main_i/mmu_0/gram_bank[0]
    SLICE_X57Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  main_i/mmu_0/gram_mem_din[2]_INST_0/O
                         net (fo=1, routed)           0.482     2.316    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.119    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.231ns (8.207%)  route 2.584ns (91.793%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.566     0.445    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y45         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/Q
                         net (fo=4, routed)           1.436     2.023    main_i/CU_RAMAddressControl_0/U0/Immediate[7]
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[7]_INST_0/O
                         net (fo=3, routed)           0.204     2.272    main_i/mmu_0/gram_addr[7]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.317 r  main_i/mmu_0/gram_mem_addr[7]_INST_0/O
                         net (fo=8, routed)           0.943     3.260    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.254ns (9.003%)  route 2.567ns (90.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.607 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/Q
                         net (fo=64, routed)          1.397     2.005    main_i/CU_RAMAddressControl_0/U0/Immediate[0]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
                         net (fo=3, routed)           0.262     2.311    main_i/mmu_0/gram_addr[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  main_i/mmu_0/gram_mem_addr[0]_INST_0/O
                         net (fo=8, routed)           0.908     3.265    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    main_i/clockcontroller_0/exec_clk_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.303%)  route 1.807ns (75.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 8.288 - 7.500 ) 
    Source Clock Delay      (SCD):    1.812ns = ( 4.312 - 2.500 ) 
    Clock Pessimism Removal (CPR):    1.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.921     4.312    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     4.768 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           1.807     6.574    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.698 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     6.698    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.788     8.288    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              1.024     9.312    
                         clock uncertainty           -0.067     9.244    
    SLICE_X49Y39         FDRE (Setup_fdre_C_D)        0.031     9.275    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.136ns  (logic 0.704ns (32.956%)  route 1.432ns (67.044%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.000 - 7.500 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 3.968 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.578     3.968    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     4.424 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.837     5.261    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  main_i/mmio_0/U0/dout[0]_INST_0_i_4_replica_comp/O
                         net (fo=1, routed)           0.595     5.980    main_i/mmio_0/U0/dout[0]_INST_0_i_4_n_0_repN_2
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.104 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     6.104    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.501     8.000    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.968     8.968    
                         clock uncertainty           -0.067     8.900    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.029     8.929    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.420%)  route 0.669ns (53.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 8.129 - 7.500 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 4.121 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.992ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.731     4.121    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     4.577 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.669     5.246    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     5.370    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.630     8.129    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.992     9.121    
                         clock uncertainty           -0.067     9.053    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.031     9.084    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 2.873 - 2.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 2.953 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.287     2.953    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     3.094 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.233     3.327    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.045     3.372 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     3.372    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.328     2.873    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.080     2.953    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     3.045    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.792%)  route 0.349ns (65.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns = ( 2.804 - 2.500 ) 
    Source Clock Delay      (SCD):    0.394ns = ( 2.894 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.228     2.894    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     3.035 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.349     3.383    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.428 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.428    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.259     2.804    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.090     2.894    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091     2.985    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.572%)  route 0.816ns (81.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 2.972 - 2.500 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 3.037 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.371     3.037    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     3.178 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.816     3.994    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.045     4.039 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     4.039    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.427     2.972    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.065     3.037    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.092     3.129    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.910    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200mhz_main_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y9      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y8      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y11     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y19     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y9      main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y7      main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  clkfbout_main_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :          103  Failing Endpoints,  Worst Slack       -2.242ns,  Total Violation      -81.428ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.242ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 2.477ns (20.408%)  route 9.660ns (79.591%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.744    12.976    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.100 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.856    13.957    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_1_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.081 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    14.081    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.077    11.838    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                 -2.242    

Slack (VIOLATED) :        -2.166ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.025ns (31.468%)  route 4.410ns (68.532%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.087 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.440     7.527    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.307     7.834 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.426     8.261    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.385    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.187    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.032     6.219    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -2.166    

Slack (VIOLATED) :        -2.123ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.452ns (22.679%)  route 4.951ns (77.321%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 5.788 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           0.843     5.951    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.075 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.075    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.330 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           1.022     7.352    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X48Y48         LUT3 (Prop_lut3_I0_O)        0.307     7.659 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.569     8.228    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.352    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.452     5.788    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485     6.272    
                         clock uncertainty           -0.074     6.199    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.031     6.230    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 -2.123    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 2.477ns (20.639%)  route 9.525ns (79.361%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.606    12.838    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.962 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_3/O
                         net (fo=1, routed)           0.860    13.821    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_3_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.945 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.945    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.081    11.842    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.094ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.034ns (31.738%)  route 4.375ns (68.262%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.477     7.585    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.295     7.880 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.354     8.235    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     8.359    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.188    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.077     6.265    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 -2.094    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.149ns (33.942%)  route 4.182ns (66.058%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.212 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.344     7.556    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X53Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.862 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.295     8.157    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.281 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     8.281    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.188    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.081     6.269    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.269    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.943ns (31.197%)  route 4.285ns (68.803%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.011 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.433     7.444    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I0_O)        0.301     7.745 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.309     8.054    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X48Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.187    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.218    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.917ns (30.780%)  route 4.311ns (69.220%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.991 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.420     7.411    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.295     7.706 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.348     8.054    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.187    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.218    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.857ns  (logic 2.545ns (21.464%)  route 9.312ns (78.536%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.549    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.588     8.450    main_i/ALU_0/U0/data1[15]
    SLICE_X44Y29         LUT5 (Prop_lut5_I2_O)        0.306     8.756 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1/O
                         net (fo=1, routed)           0.774     9.530    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0/O
                         net (fo=10, routed)          0.785    10.439    main_i/ALU_0/U0/immediate_s_reg[1]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.563 f  main_i/ALU_0/U0/OVERFLOW_FLAG_INST_0/O
                         net (fo=3, routed)           1.074    11.637    main_i/CU_WriteSelector_0/U0/OVERFLOW_FLAG_alias
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.761 f  main_i/CU_WriteSelector_0/U0/Write_Data[4]_INST_0_comp_1/O
                         net (fo=2, routed)           1.452    13.213    main_i/mmu_0/U0/Write_Data[4]_repN_1_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.337 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    13.676    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.800 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.800    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.866    11.902    
                         clock uncertainty           -0.074    11.828    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.859    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.032ns (32.598%)  route 4.202ns (67.402%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.095 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.308     7.404    main_i/CU_JumpController_0/U0/relative_jump_destination[9]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.710 r  main_i/CU_JumpController_0/U0/PC_Next[9]_INST_0/O
                         net (fo=1, routed)           0.350     8.059    main_i/ProgramCounter_0/U0/Din[9]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.183 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.183    main_i/ProgramCounter_0/U0/p_0_in[9]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.188    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.079     6.267    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.267    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 -1.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.022%)  route 0.304ns (64.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns = ( 5.418 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/Q
                         net (fo=1, routed)           0.304     5.809    main_i/Pipelining_Controller_0/U0/execution_forward[3]
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.834     5.418    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/C
                         clock pessimism              0.192     5.610    
    SLICE_X49Y51         FDCE (Hold_fdce_C_D)         0.072     5.682    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           5.809    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.231ns (8.314%)  route 2.547ns (91.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y53         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/Q
                         net (fo=3, routed)           1.540     2.124    main_i/CU_RAMAddressControl_0/U0/Immediate[12]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[12]_INST_0/O
                         net (fo=3, routed)           0.176     2.345    main_i/mmu_0/gram_addr[12]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.390 r  main_i/mmu_0/gram_mem_addr[12]_INST_0/O
                         net (fo=8, routed)           0.832     3.222    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.186ns (10.106%)  route 1.655ns (89.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562     0.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          1.063     1.646    main_i/mmu_0/gram_bank[2]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.691 r  main_i/mmu_0/gram_mem_din[3]_INST_0/O
                         net (fo=1, routed)           0.591     2.282    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.119    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.254ns (9.126%)  route 2.529ns (90.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=11, routed)          1.642     2.250    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X48Y60         LUT3 (Prop_lut3_I1_O)        0.045     2.295 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=2, routed)           0.117     2.412    main_i/mmu_0/gram_addr[10]
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.457 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           0.770     3.227    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.231ns (8.383%)  route 2.525ns (91.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.595     0.474    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.141     0.615 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/Q
                         net (fo=11, routed)          1.321     1.936    main_i/CU_RAMAddressControl_0/U0/Reg2[9]
    SLICE_X51Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
                         net (fo=3, routed)           0.301     2.282    main_i/mmu_0/gram_addr[9]
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  main_i/mmu_0/gram_mem_addr[9]_INST_0/O
                         net (fo=8, routed)           0.904     3.230    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.684%)  route 0.354ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.417ns = ( 5.417 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/Q
                         net (fo=1, routed)           0.354     5.858    main_i/Pipelining_Controller_0/U0/execution_forward[1]
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.833     5.417    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                         clock pessimism              0.192     5.609    
    SLICE_X48Y53         FDCE (Hold_fdce_C_D)         0.072     5.681    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           5.858    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.231ns (8.246%)  route 2.570ns (91.754%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.567     0.446    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X51Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/Q
                         net (fo=3, routed)           1.421     2.008    main_i/CU_RAMAddressControl_0/U0/Immediate[8]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.053 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.312     2.365    main_i/mmu_0/gram_addr[8]
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.410 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           0.838     3.248    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.209ns (11.165%)  route 1.663ns (88.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.608 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          1.181     1.790    main_i/mmu_0/gram_bank[0]
    SLICE_X57Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  main_i/mmu_0/gram_mem_din[2]_INST_0/O
                         net (fo=1, routed)           0.482     2.316    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.119    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.231ns (8.207%)  route 2.584ns (91.793%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.566     0.445    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y45         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/Q
                         net (fo=4, routed)           1.436     2.023    main_i/CU_RAMAddressControl_0/U0/Immediate[7]
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[7]_INST_0/O
                         net (fo=3, routed)           0.204     2.272    main_i/mmu_0/gram_addr[7]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.317 r  main_i/mmu_0/gram_mem_addr[7]_INST_0/O
                         net (fo=8, routed)           0.943     3.260    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.254ns (9.003%)  route 2.567ns (90.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.607 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/Q
                         net (fo=64, routed)          1.397     2.005    main_i/CU_RAMAddressControl_0/U0/Immediate[0]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
                         net (fo=3, routed)           0.262     2.311    main_i/mmu_0/gram_addr[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  main_i/mmu_0/gram_mem_addr[0]_INST_0/O
                         net (fo=8, routed)           0.908     3.265    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     3.062    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    main_i/clockcontroller_0/exec_clk_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y41     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y43     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X56Y42     main_i/Pipelining_Controller_0/U0/execution_buffer_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.303%)  route 1.807ns (75.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 8.288 - 7.500 ) 
    Source Clock Delay      (SCD):    1.812ns = ( 4.312 - 2.500 ) 
    Clock Pessimism Removal (CPR):    1.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.921     4.312    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     4.768 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           1.807     6.574    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.698 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     6.698    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.788     8.288    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              1.024     9.312    
                         clock uncertainty           -0.067     9.245    
    SLICE_X49Y39         FDRE (Setup_fdre_C_D)        0.031     9.276    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        2.136ns  (logic 0.704ns (32.956%)  route 1.432ns (67.044%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.000 - 7.500 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 3.968 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.578     3.968    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     4.424 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.837     5.261    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  main_i/mmio_0/U0/dout[0]_INST_0_i_4_replica_comp/O
                         net (fo=1, routed)           0.595     5.980    main_i/mmio_0/U0/dout[0]_INST_0_i_4_n_0_repN_2
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.104 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     6.104    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.501     8.000    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.968     8.968    
                         clock uncertainty           -0.067     8.901    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.029     8.930    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.420%)  route 0.669ns (53.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 8.129 - 7.500 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 4.121 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.992ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.731     4.121    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     4.577 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.669     5.246    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     5.370    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.630     8.129    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.992     9.121    
                         clock uncertainty           -0.067     9.054    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.031     9.085    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 2.873 - 2.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 2.953 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.287     2.953    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     3.094 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.233     3.327    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.045     3.372 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     3.372    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.328     2.873    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.080     2.953    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     3.045    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.792%)  route 0.349ns (65.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns = ( 2.804 - 2.500 ) 
    Source Clock Delay      (SCD):    0.394ns = ( 2.894 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.228     2.894    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     3.035 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.349     3.383    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.428 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.428    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.259     2.804    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.090     2.894    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091     2.985    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -2.985    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.572%)  route 0.816ns (81.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 2.972 - 2.500 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 3.037 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.371     3.037    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     3.178 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.816     3.994    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.045     4.039 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     4.039    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.427     2.972    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.065     3.037    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.092     3.129    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.910    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200mhz_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y9      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y8      main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y11     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X2Y19     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y15     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y10     main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y9      main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y7      main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y48     main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y47     main_i/mmio_0/U0/led0_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y39     main_i/mmio_0/U0/led1_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X48Y137    main_i/mmu_0/U0/cpu_lock_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y54     main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  clkfbout_main_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :           64  Failing Endpoints,  Worst Slack       -4.395ns,  Total Violation     -190.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        4.001ns  (logic 2.702ns (67.532%)  route 1.299ns (32.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.428    15.559    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.683 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.683    main_i/Pipelining_Execution_0/U0/Operand1[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031    11.288    main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.393ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.997ns  (logic 2.702ns (67.599%)  route 1.295ns (32.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.424    15.555    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.679 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.679    main_i/Pipelining_Execution_0/U0/Operand2[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.029    11.286    main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -4.393    

Slack (VIOLATED) :        -4.366ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        4.022ns  (logic 2.702ns (67.179%)  route 1.320ns (32.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.449    15.580    main_i/CU_WriteSelector_0/U0/RAM_Out[11]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.704 r  main_i/CU_WriteSelector_0/U0/Write_Data[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.704    main_i/Pipelining_WriteBack_0/U0/WriteData[11]
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.081    11.338    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -4.366    

Slack (VIOLATED) :        -4.296ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.951ns  (logic 2.702ns (68.390%)  route 1.249ns (31.610%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.478    15.509    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.633 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.633    main_i/Pipelining_Execution_0/U0/Operand1[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.079    11.337    main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -4.296    

Slack (VIOLATED) :        -4.271ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.927ns  (logic 2.702ns (68.802%)  route 1.225ns (31.198%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.455    15.485    main_i/CU_WriteSelector_0/U0/RAM_Out[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.609 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=1, routed)           0.000    15.609    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                 -4.271    

Slack (VIOLATED) :        -4.235ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        5.159ns  (logic 2.826ns (54.778%)  route 2.333ns (45.222%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 10.347 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.592    10.347    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.801 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.682    14.484    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[5]_INST_0_2[0]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.608 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.311    14.919    main_i/mmu_0/U0/vrama_mem_dout[4]
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    15.382    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    15.506    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    11.435    
                         clock uncertainty           -0.194    11.241    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.272    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                 -4.235    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        4.126ns  (logic 2.702ns (65.486%)  route 1.424ns (34.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.881ns = ( 11.381 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.125    11.381    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    13.835 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.010    14.845    main_i/mmu_0/U0/gram_mem_dout[5]
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.969 r  main_i/mmu_0/U0/gram_dout[5]_INST_0/O
                         net (fo=2, routed)           0.414    15.383    main_i/Pipelining_Forwarder_0/U0/gram_dout[5]_alias
    SLICE_X15Y79         LUT6 (Prop_lut6_I4_O)        0.124    15.507 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.507    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.429    11.040    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.399    11.439    
                         clock uncertainty           -0.194    11.245    
    SLICE_X15Y79         FDCE (Setup_fdce_C_D)        0.032    11.277    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.127ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.784ns  (logic 2.702ns (71.406%)  route 1.082ns (28.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.311    15.342    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    15.466 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.466    main_i/Pipelining_Execution_0/U0/Operand2[10]
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                 -4.127    

Slack (VIOLATED) :        -4.103ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        5.117ns  (logic 2.826ns (55.225%)  route 2.291ns (44.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.322    15.343    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.467 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.467    main_i/Pipelining_Execution_0/U0/Operand1[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.335    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.029    11.364    main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 -4.103    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        5.114ns  (logic 2.826ns (55.259%)  route 2.288ns (44.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.319    15.340    main_i/CU_WriteSelector_0/U0/RAM_Out[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.464 r  main_i/CU_WriteSelector_0/U0/Write_Data[9]_INST_0/O
                         net (fo=1, routed)           0.000    15.464    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.335    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.031    11.366    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -4.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.459    main_i/Pipelining_Controller_0/U0/Instruction[7]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.045     3.504 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     3.504    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.087ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.460    main_i/Pipelining_Controller_0/U0/Instruction[6]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.045     3.505 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     3.505    main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.105ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.477    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.045     3.522 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     3.522    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.833     0.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.809ns  (logic 0.630ns (77.851%)  route 0.179ns (22.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.179     3.471    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.045     3.516 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     3.516    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.194     1.297    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.091     1.388    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.508    main_i/Pipelining_Controller_0/U0/Instruction[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.045     3.553 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     3.553    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.837     0.552    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.194     1.301    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.120     1.421    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.184ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.558    main_i/Pipelining_Controller_0/U0/Instruction[9]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.045     3.603 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     3.603    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.559    main_i/Pipelining_Controller_0/U0/Instruction[8]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.045     3.604 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     3.604    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.863ns  (logic 0.630ns (72.991%)  route 0.233ns (27.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.233     3.556    main_i/Pipelining_Controller_0/U0/Instruction[0]
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.045     3.601 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.601    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1_n_0
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.836     0.551    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.194     1.300    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.091     1.391    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.249ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.619    main_i/Pipelining_Controller_0/U0/Instruction[3]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.045     3.664 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     3.664    main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.194     1.296    
    SLICE_X8Y37          FDCE (Hold_fdce_C_D)         0.120     1.416    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.620    main_i/Pipelining_Controller_0/U0/Instruction[2]
    SLICE_X8Y35          LUT2 (Prop_lut2_I0_O)        0.045     3.665 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     3.665    main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                         clock pessimism              0.555     1.100    
                         clock uncertainty            0.194     1.295    
    SLICE_X8Y35          FDCE (Hold_fdce_C_D)         0.120     1.415    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  2.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :          103  Failing Endpoints,  Worst Slack       -2.243ns,  Total Violation      -81.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 2.477ns (20.408%)  route 9.660ns (79.591%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.744    12.976    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.100 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.856    13.957    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_1_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.081 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    14.081    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.077    11.838    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.025ns (31.468%)  route 4.410ns (68.532%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.087 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.440     7.527    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.307     7.834 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.426     8.261    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.385    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.032     6.218    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.452ns (22.679%)  route 4.951ns (77.321%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 5.788 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           0.843     5.951    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.075 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.075    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.330 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           1.022     7.352    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X48Y48         LUT3 (Prop_lut3_I0_O)        0.307     7.659 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.569     8.228    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.352    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.452     5.788    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485     6.272    
                         clock uncertainty           -0.074     6.198    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.031     6.229    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.229    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 2.477ns (20.639%)  route 9.525ns (79.361%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.606    12.838    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.962 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_3/O
                         net (fo=1, routed)           0.860    13.821    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_3_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.945 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.945    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.081    11.842    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.034ns (31.738%)  route 4.375ns (68.262%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.477     7.585    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.295     7.880 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.354     8.235    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     8.359    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.077     6.264    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.149ns (33.942%)  route 4.182ns (66.058%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.212 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.344     7.556    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X53Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.862 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.295     8.157    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.281 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     8.281    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.081     6.268    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.943ns (31.197%)  route 4.285ns (68.803%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.011 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.433     7.444    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I0_O)        0.301     7.745 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.309     8.054    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X48Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.217    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.917ns (30.780%)  route 4.311ns (69.220%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.991 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.420     7.411    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.295     7.706 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.348     8.054    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.217    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.942ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.857ns  (logic 2.545ns (21.464%)  route 9.312ns (78.536%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.549    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.588     8.450    main_i/ALU_0/U0/data1[15]
    SLICE_X44Y29         LUT5 (Prop_lut5_I2_O)        0.306     8.756 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1/O
                         net (fo=1, routed)           0.774     9.530    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0/O
                         net (fo=10, routed)          0.785    10.439    main_i/ALU_0/U0/immediate_s_reg[1]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.563 f  main_i/ALU_0/U0/OVERFLOW_FLAG_INST_0/O
                         net (fo=3, routed)           1.074    11.637    main_i/CU_WriteSelector_0/U0/OVERFLOW_FLAG_alias
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.761 f  main_i/CU_WriteSelector_0/U0/Write_Data[4]_INST_0_comp_1/O
                         net (fo=2, routed)           1.452    13.213    main_i/mmu_0/U0/Write_Data[4]_repN_1_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.337 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    13.676    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.800 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.800    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.866    11.902    
                         clock uncertainty           -0.074    11.827    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.858    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 -1.942    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.032ns (32.598%)  route 4.202ns (67.402%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.095 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.308     7.404    main_i/CU_JumpController_0/U0/relative_jump_destination[9]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.710 r  main_i/CU_JumpController_0/U0/PC_Next[9]_INST_0/O
                         net (fo=1, routed)           0.350     8.059    main_i/ProgramCounter_0/U0/Din[9]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.183 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.183    main_i/ProgramCounter_0/U0/p_0_in[9]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.079     6.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 -1.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.022%)  route 0.304ns (64.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns = ( 5.418 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/Q
                         net (fo=1, routed)           0.304     5.809    main_i/Pipelining_Controller_0/U0/execution_forward[3]
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.834     5.418    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/C
                         clock pessimism              0.192     5.610    
                         clock uncertainty            0.074     5.684    
    SLICE_X49Y51         FDCE (Hold_fdce_C_D)         0.072     5.756    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.809    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.231ns (8.314%)  route 2.547ns (91.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y53         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/Q
                         net (fo=3, routed)           1.540     2.124    main_i/CU_RAMAddressControl_0/U0/Immediate[12]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[12]_INST_0/O
                         net (fo=3, routed)           0.176     2.345    main_i/mmu_0/gram_addr[12]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.390 r  main_i/mmu_0/gram_mem_addr[12]_INST_0/O
                         net (fo=8, routed)           0.832     3.222    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.186ns (10.106%)  route 1.655ns (89.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562     0.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          1.063     1.646    main_i/mmu_0/gram_bank[2]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.691 r  main_i/mmu_0/gram_mem_din[3]_INST_0/O
                         net (fo=1, routed)           0.591     2.282    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
                         clock uncertainty            0.074     2.038    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.193    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.254ns (9.126%)  route 2.529ns (90.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=11, routed)          1.642     2.250    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X48Y60         LUT3 (Prop_lut3_I1_O)        0.045     2.295 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=2, routed)           0.117     2.412    main_i/mmu_0/gram_addr[10]
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.457 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           0.770     3.227    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.231ns (8.383%)  route 2.525ns (91.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.595     0.474    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.141     0.615 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/Q
                         net (fo=11, routed)          1.321     1.936    main_i/CU_RAMAddressControl_0/U0/Reg2[9]
    SLICE_X51Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
                         net (fo=3, routed)           0.301     2.282    main_i/mmu_0/gram_addr[9]
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  main_i/mmu_0/gram_mem_addr[9]_INST_0/O
                         net (fo=8, routed)           0.904     3.230    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 fall@5.000ns - clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.684%)  route 0.354ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.417ns = ( 5.417 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/Q
                         net (fo=1, routed)           0.354     5.858    main_i/Pipelining_Controller_0/U0/execution_forward[1]
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.833     5.417    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                         clock pessimism              0.192     5.609    
                         clock uncertainty            0.074     5.683    
    SLICE_X48Y53         FDCE (Hold_fdce_C_D)         0.072     5.755    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           5.858    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.231ns (8.246%)  route 2.570ns (91.754%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.567     0.446    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X51Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/Q
                         net (fo=3, routed)           1.421     2.008    main_i/CU_RAMAddressControl_0/U0/Immediate[8]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.053 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.312     2.365    main_i/mmu_0/gram_addr[8]
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.410 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           0.838     3.248    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.209ns (11.165%)  route 1.663ns (88.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.608 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          1.181     1.790    main_i/mmu_0/gram_bank[0]
    SLICE_X57Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  main_i/mmu_0/gram_mem_din[2]_INST_0/O
                         net (fo=1, routed)           0.482     2.316    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
                         clock uncertainty            0.074     2.038    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.193    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.231ns (8.207%)  route 2.584ns (91.793%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.566     0.445    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y45         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/Q
                         net (fo=4, routed)           1.436     2.023    main_i/CU_RAMAddressControl_0/U0/Immediate[7]
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[7]_INST_0/O
                         net (fo=3, routed)           0.204     2.272    main_i/mmu_0/gram_addr[7]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.317 r  main_i/mmu_0/gram_mem_addr[7]_INST_0/O
                         net (fo=8, routed)           0.943     3.260    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.254ns (9.003%)  route 2.567ns (90.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.607 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/Q
                         net (fo=64, routed)          1.397     2.005    main_i/CU_RAMAddressControl_0/U0/Immediate[0]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
                         net (fo=3, routed)           0.262     2.311    main_i/mmu_0/gram_addr[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  main_i/mmu_0/gram_mem_addr[0]_INST_0/O
                         net (fo=8, routed)           0.908     3.265    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0

Setup :           64  Failing Endpoints,  Worst Slack       -4.395ns,  Total Violation     -190.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        4.001ns  (logic 2.702ns (67.532%)  route 1.299ns (32.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.428    15.559    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.683 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.683    main_i/Pipelining_Execution_0/U0/Operand1[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031    11.288    main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.393ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.997ns  (logic 2.702ns (67.599%)  route 1.295ns (32.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.424    15.555    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.679 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.679    main_i/Pipelining_Execution_0/U0/Operand2[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.029    11.286    main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -4.393    

Slack (VIOLATED) :        -4.366ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        4.022ns  (logic 2.702ns (67.179%)  route 1.320ns (32.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.449    15.580    main_i/CU_WriteSelector_0/U0/RAM_Out[11]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.704 r  main_i/CU_WriteSelector_0/U0/Write_Data[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.704    main_i/Pipelining_WriteBack_0/U0/WriteData[11]
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.081    11.338    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -4.366    

Slack (VIOLATED) :        -4.296ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.951ns  (logic 2.702ns (68.390%)  route 1.249ns (31.610%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.478    15.509    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.633 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.633    main_i/Pipelining_Execution_0/U0/Operand1[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.079    11.337    main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -4.296    

Slack (VIOLATED) :        -4.271ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.927ns  (logic 2.702ns (68.802%)  route 1.225ns (31.198%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.455    15.485    main_i/CU_WriteSelector_0/U0/RAM_Out[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.609 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=1, routed)           0.000    15.609    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                 -4.271    

Slack (VIOLATED) :        -4.235ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        5.159ns  (logic 2.826ns (54.778%)  route 2.333ns (45.222%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 10.347 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.592    10.347    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.801 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.682    14.484    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[5]_INST_0_2[0]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.608 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.311    14.919    main_i/mmu_0/U0/vrama_mem_dout[4]
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    15.382    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    15.506    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    11.435    
                         clock uncertainty           -0.194    11.241    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.272    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                 -4.235    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        4.126ns  (logic 2.702ns (65.486%)  route 1.424ns (34.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.881ns = ( 11.381 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.125    11.381    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    13.835 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.010    14.845    main_i/mmu_0/U0/gram_mem_dout[5]
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.969 r  main_i/mmu_0/U0/gram_dout[5]_INST_0/O
                         net (fo=2, routed)           0.414    15.383    main_i/Pipelining_Forwarder_0/U0/gram_dout[5]_alias
    SLICE_X15Y79         LUT6 (Prop_lut6_I4_O)        0.124    15.507 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.507    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.429    11.040    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.399    11.439    
                         clock uncertainty           -0.194    11.245    
    SLICE_X15Y79         FDCE (Setup_fdce_C_D)        0.032    11.277    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.127ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.784ns  (logic 2.702ns (71.406%)  route 1.082ns (28.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.311    15.342    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    15.466 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.466    main_i/Pipelining_Execution_0/U0/Operand2[10]
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                 -4.127    

Slack (VIOLATED) :        -4.103ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        5.117ns  (logic 2.826ns (55.225%)  route 2.291ns (44.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.322    15.343    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.467 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.467    main_i/Pipelining_Execution_0/U0/Operand1[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.335    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.029    11.364    main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 -4.103    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        5.114ns  (logic 2.826ns (55.259%)  route 2.288ns (44.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.319    15.340    main_i/CU_WriteSelector_0/U0/RAM_Out[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.464 r  main_i/CU_WriteSelector_0/U0/Write_Data[9]_INST_0/O
                         net (fo=1, routed)           0.000    15.464    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.335    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.031    11.366    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -4.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.459    main_i/Pipelining_Controller_0/U0/Instruction[7]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.045     3.504 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     3.504    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.087ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.460    main_i/Pipelining_Controller_0/U0/Instruction[6]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.045     3.505 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     3.505    main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.105ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.477    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.045     3.522 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     3.522    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.833     0.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.809ns  (logic 0.630ns (77.851%)  route 0.179ns (22.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.179     3.471    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.045     3.516 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     3.516    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.194     1.297    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.091     1.388    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.508    main_i/Pipelining_Controller_0/U0/Instruction[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.045     3.553 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     3.553    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.837     0.552    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.194     1.301    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.120     1.421    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.184ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.558    main_i/Pipelining_Controller_0/U0/Instruction[9]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.045     3.603 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     3.603    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.559    main_i/Pipelining_Controller_0/U0/Instruction[8]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.045     3.604 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     3.604    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.299    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.120     1.419    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.863ns  (logic 0.630ns (72.991%)  route 0.233ns (27.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.233     3.556    main_i/Pipelining_Controller_0/U0/Instruction[0]
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.045     3.601 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.601    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1_n_0
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.836     0.551    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.194     1.300    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.091     1.391    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.249ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.619    main_i/Pipelining_Controller_0/U0/Instruction[3]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.045     3.664 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     3.664    main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.194     1.296    
    SLICE_X8Y37          FDCE (Hold_fdce_C_D)         0.120     1.416    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.620    main_i/Pipelining_Controller_0/U0/Instruction[2]
    SLICE_X8Y35          LUT2 (Prop_lut2_I0_O)        0.045     3.665 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     3.665    main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                         clock pessimism              0.555     1.100    
                         clock uncertainty            0.194     1.295    
    SLICE_X8Y35          FDCE (Hold_fdce_C_D)         0.120     1.415    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  2.251    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :          830  Failing Endpoints,  Worst Slack       -7.312ns,  Total Violation    -3096.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.312ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.580ns (6.566%)  route 8.253ns (93.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 3.512 - 2.500 ) 
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.556     1.955    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.456     2.411 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          4.822     7.232    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  main_i/mmu_0/gram_mem_din[9]_INST_0/O
                         net (fo=1, routed)           3.432    10.788    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.168     3.512    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.911    
                         clock uncertainty           -0.194     3.717    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.476    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 -7.312    

Slack (VIOLATED) :        -7.265ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.642ns (7.722%)  route 7.671ns (92.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns = ( 3.052 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          4.312     6.797    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124     6.921 r  main_i/mmu_0/gram_mem_din[15]_INST_0/O
                         net (fo=1, routed)           3.359    10.280    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.708     3.052    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.451    
                         clock uncertainty           -0.194     3.257    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.016    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                 -7.265    

Slack (VIOLATED) :        -7.144ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.580ns (7.205%)  route 7.470ns (92.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.512    10.003    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.425    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.859    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 -7.144    

Slack (VIOLATED) :        -7.137ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.580ns (6.443%)  route 8.422ns (93.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           2.480    10.972    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.834    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 -7.137    

Slack (VIOLATED) :        -7.136ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.580ns (7.423%)  route 7.233ns (92.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.275     9.767    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.197    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.631    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 -7.136    

Slack (VIOLATED) :        -7.025ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.580ns (6.875%)  route 7.856ns (93.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           1.914    10.406    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.913    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.381    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.381    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 -7.025    

Slack (VIOLATED) :        -6.928ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 0.642ns (7.728%)  route 7.666ns (92.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           1.582    10.275    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.913    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.347    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.347    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -6.928    

Slack (VIOLATED) :        -6.908ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 0.642ns (8.479%)  route 6.930ns (91.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           0.854     9.539    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.197    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.631    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 -6.908    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.642ns (7.357%)  route 8.085ns (92.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           2.000    10.693    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.800    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.800    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.642ns (8.263%)  route 7.128ns (91.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           1.052     9.737    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.425    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.859    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.999%)  route 0.503ns (73.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.252    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.444    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.444    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.007%)  route 0.503ns (72.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.258    10.841    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.045    10.886 r  main_i/mmu_0/vrama_mem_din[9]_INST_0/O
                         net (fo=4, routed)           0.245    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.440    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.142ns (6.256%)  route 2.128ns (93.744%))
  Logic Levels:           4  (BUFG=2 LUT2=2)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns = ( 3.031 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns = ( 3.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.791     5.566    main_i/mmu_0/U0/cpu_sync
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.045     5.611 f  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000     5.611    main_i/mmu_0/U0/cpu_lock_s_i_1_n_0
    SLICE_X48Y137        FDRE                                         f  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.239     3.031    main_i/mmu_0/U0/clk200mhz
    SLICE_X48Y137        FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.555     3.586    
                         clock uncertainty            0.194     3.780    
    SLICE_X48Y137        FDRE (Hold_fdre_C_D)         0.098     3.878    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           5.611    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.391%)  route 0.547ns (74.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 8.532 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.296    11.174    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.867     8.532    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.087    
                         clock uncertainty            0.194     9.281    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.436    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.436    
                         arrival time                          11.174    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.389%)  route 0.577ns (75.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.326    11.204    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.204    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 8.531 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.306    11.200    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.531    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.086    
                         clock uncertainty            0.194     9.280    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.435    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.435    
                         arrival time                          11.200    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.566%)  route 0.571ns (75.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns = ( 8.526 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.320    11.199    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.861     8.526    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.081    
                         clock uncertainty            0.194     9.275    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.430    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.430    
                         arrival time                          11.199    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.914%)  route 0.592ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.322    11.216    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.216    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.735%)  route 0.632ns (77.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.320    10.904    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.045    10.949 r  main_i/mmu_0/vrama_mem_addr[12]_INST_0/O
                         net (fo=32, routed)          0.312    11.261    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     9.472    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.472    
                         arrival time                          11.261    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.399%)  route 0.644ns (77.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          0.362    10.945    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    10.990 r  main_i/mmu_0/vrama_mem_addr[10]_INST_0_comp/O
                         net (fo=32, routed)          0.282    11.272    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     9.468    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          11.272    
  -------------------------------------------------------------------
                         slack                                  1.804    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :          830  Failing Endpoints,  Worst Slack       -7.311ns,  Total Violation    -3096.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.311ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.580ns (6.566%)  route 8.253ns (93.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 3.512 - 2.500 ) 
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.556     1.955    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.456     2.411 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          4.822     7.232    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  main_i/mmu_0/gram_mem_din[9]_INST_0/O
                         net (fo=1, routed)           3.432    10.788    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.168     3.512    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.911    
                         clock uncertainty           -0.194     3.718    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.477    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.477    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 -7.311    

Slack (VIOLATED) :        -7.264ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.642ns (7.722%)  route 7.671ns (92.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns = ( 3.052 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          4.312     6.797    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124     6.921 r  main_i/mmu_0/gram_mem_din[15]_INST_0/O
                         net (fo=1, routed)           3.359    10.280    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.708     3.052    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.451    
                         clock uncertainty           -0.194     3.258    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.017    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                 -7.264    

Slack (VIOLATED) :        -7.143ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.580ns (7.205%)  route 7.470ns (92.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.512    10.003    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.426    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.860    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 -7.143    

Slack (VIOLATED) :        -7.136ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.580ns (6.443%)  route 8.422ns (93.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           2.480    10.972    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.367    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.835    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.835    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 -7.136    

Slack (VIOLATED) :        -7.135ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.580ns (7.423%)  route 7.233ns (92.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.275     9.767    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.198    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.632    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 -7.135    

Slack (VIOLATED) :        -7.024ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.580ns (6.875%)  route 7.856ns (93.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           1.914    10.406    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.914    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.382    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 -7.024    

Slack (VIOLATED) :        -6.927ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 0.642ns (7.728%)  route 7.666ns (92.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           1.582    10.275    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.914    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.348    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -6.927    

Slack (VIOLATED) :        -6.907ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 0.642ns (8.479%)  route 6.930ns (91.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           0.854     9.539    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.198    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.632    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 -6.907    

Slack (VIOLATED) :        -6.892ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.642ns (7.357%)  route 8.085ns (92.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           2.000    10.693    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.367    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.801    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.801    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                 -6.892    

Slack (VIOLATED) :        -6.877ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.642ns (8.263%)  route 7.128ns (91.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           1.052     9.737    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.426    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.860    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -6.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.999%)  route 0.503ns (73.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.252    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.444    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.444    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.007%)  route 0.503ns (72.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.258    10.841    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.045    10.886 r  main_i/mmu_0/vrama_mem_din[9]_INST_0/O
                         net (fo=4, routed)           0.245    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.440    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        2.270ns  (logic 0.142ns (6.256%)  route 2.128ns (93.744%))
  Logic Levels:           4  (BUFG=2 LUT2=2)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns = ( 8.031 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.659ns = ( 8.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     9.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.536 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     9.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.775 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.791    10.566    main_i/mmu_0/U0/cpu_sync
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.045    10.611 r  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000    10.611    main_i/mmu_0/U0/cpu_lock_s_i_1_n_0
    SLICE_X48Y137        FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.239     8.031    main_i/mmu_0/U0/clk200mhz
    SLICE_X48Y137        FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.555     8.586    
                         clock uncertainty            0.194     8.779    
    SLICE_X48Y137        FDRE (Hold_fdre_C_D)         0.098     8.877    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -8.877    
                         arrival time                          10.611    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.391%)  route 0.547ns (74.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 8.532 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.296    11.174    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.867     8.532    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.087    
                         clock uncertainty            0.194     9.281    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.436    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.436    
                         arrival time                          11.174    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.389%)  route 0.577ns (75.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.326    11.204    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.204    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 8.531 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.306    11.200    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.531    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.086    
                         clock uncertainty            0.194     9.280    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.435    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.435    
                         arrival time                          11.200    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.566%)  route 0.571ns (75.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns = ( 8.526 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.320    11.199    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.861     8.526    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.081    
                         clock uncertainty            0.194     9.275    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.430    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.430    
                         arrival time                          11.199    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.914%)  route 0.592ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.322    11.216    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.216    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.735%)  route 0.632ns (77.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.320    10.904    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.045    10.949 r  main_i/mmu_0/vrama_mem_addr[12]_INST_0/O
                         net (fo=32, routed)          0.312    11.261    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     9.472    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.472    
                         arrival time                          11.261    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.399%)  route 0.644ns (77.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          0.362    10.945    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    10.990 r  main_i/mmu_0/vrama_mem_addr[10]_INST_0_comp/O
                         net (fo=32, routed)          0.282    11.272    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     9.468    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          11.272    
  -------------------------------------------------------------------
                         slack                                  1.804    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.303%)  route 1.807ns (75.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 8.288 - 7.500 ) 
    Source Clock Delay      (SCD):    1.812ns = ( 4.312 - 2.500 ) 
    Clock Pessimism Removal (CPR):    1.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.921     4.312    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     4.768 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           1.807     6.574    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.698 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     6.698    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.788     8.288    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              1.024     9.312    
                         clock uncertainty           -0.067     9.244    
    SLICE_X49Y39         FDRE (Setup_fdre_C_D)        0.031     9.275    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        2.136ns  (logic 0.704ns (32.956%)  route 1.432ns (67.044%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.000 - 7.500 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 3.968 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.578     3.968    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     4.424 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.837     5.261    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  main_i/mmio_0/U0/dout[0]_INST_0_i_4_replica_comp/O
                         net (fo=1, routed)           0.595     5.980    main_i/mmio_0/U0/dout[0]_INST_0_i_4_n_0_repN_2
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.104 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     6.104    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.501     8.000    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.968     8.968    
                         clock uncertainty           -0.067     8.900    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.029     8.929    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0 fall@7.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.420%)  route 0.669ns (53.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 8.129 - 7.500 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 4.121 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.992ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.731     4.121    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     4.577 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.669     5.246    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     5.370    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.630     8.129    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.992     9.121    
                         clock uncertainty           -0.067     9.053    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.031     9.084    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 2.873 - 2.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 2.953 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.287     2.953    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     3.094 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.233     3.327    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.045     3.372 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     3.372    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.328     2.873    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.080     2.953    
                         clock uncertainty            0.067     3.020    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     3.112    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.792%)  route 0.349ns (65.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns = ( 2.804 - 2.500 ) 
    Source Clock Delay      (SCD):    0.394ns = ( 2.894 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.228     2.894    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     3.035 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.349     3.383    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.428 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.428    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.259     2.804    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.090     2.894    
                         clock uncertainty            0.067     2.961    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091     3.052    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0 fall@2.500ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.572%)  route 0.816ns (81.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 2.972 - 2.500 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 3.037 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.371     3.037    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     3.178 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.816     3.994    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.045     4.039 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     4.039    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.427     2.972    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.065     3.037    
                         clock uncertainty            0.067     3.105    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.092     3.197    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.842    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :          103  Failing Endpoints,  Worst Slack       -2.243ns,  Total Violation      -81.515ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 2.477ns (20.408%)  route 9.660ns (79.591%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.744    12.976    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.100 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.856    13.957    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_1_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.081 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    14.081    main_i/Pipelining_Execution_0/U0/Operand1[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.077    11.838    main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.167ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.025ns (31.468%)  route 4.410ns (68.532%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.087 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[3]
                         net (fo=1, routed)           0.440     7.527    main_i/CU_JumpController_0/U0/relative_jump_destination[11]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.307     7.834 r  main_i/CU_JumpController_0/U0/PC_Next[11]_INST_0/O
                         net (fo=1, routed)           0.426     8.261    main_i/ProgramCounter_0/U0/Din[11]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.385 r  main_i/ProgramCounter_0/U0/InstrAddr[11]_i_1/O
                         net (fo=1, routed)           0.000     8.385    main_i/ProgramCounter_0/U0/p_0_in[11]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[11]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.032     6.218    main_i/ProgramCounter_0/U0/InstrAddr_reg[11]
  -------------------------------------------------------------------
                         required time                          6.218    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 -2.167    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.452ns (22.679%)  route 4.951ns (77.321%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 5.788 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           0.843     5.951    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y53         LUT4 (Prop_lut4_I3_O)        0.124     6.075 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.075    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry_i_5_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     6.330 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry/O[3]
                         net (fo=1, routed)           1.022     7.352    main_i/CU_JumpController_0/U0/relative_jump_destination[3]
    SLICE_X48Y48         LUT3 (Prop_lut3_I0_O)        0.307     7.659 r  main_i/CU_JumpController_0/U0/PC_Next[3]_INST_0/O
                         net (fo=1, routed)           0.569     8.228    main_i/ProgramCounter_0/U0/Din[3]
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  main_i/ProgramCounter_0/U0/InstrAddr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.352    main_i/ProgramCounter_0/U0/p_0_in[3]
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.452     5.788    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X51Y46         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[3]/C
                         clock pessimism              0.485     6.272    
                         clock uncertainty           -0.074     6.198    
    SLICE_X51Y46         FDCE (Setup_fdce_C_D)        0.031     6.229    main_i/ProgramCounter_0/U0/InstrAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.229    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.002ns  (logic 2.477ns (20.639%)  route 9.525ns (79.361%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns = ( 11.047 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.411     8.086    main_i/ALU_0/U0/data1[10]
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.302     8.388 f  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.172     9.560    main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.684 r  main_i/ALU_0/U0/ALU_OUT[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.668    10.352    main_i/ALU_0/U0/ALU_OUT[10]
    SLICE_X46Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.476 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2/O
                         net (fo=1, routed)           0.793    11.269    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_2_n_0
    SLICE_X46Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.393 r  main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1/O
                         net (fo=3, routed)           0.715    12.108    main_i/ALU_0/U0/ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.232 r  main_i/ALU_0/U0/BIGGER_ZERO_FLAG_INST_0/O
                         net (fo=3, routed)           0.606    12.838    main_i/mmu_0/U0/BIGGER_ZERO_FLAG_alias
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124    12.962 r  main_i/mmu_0/U0/gram_dout[3]_INST_0_comp_3/O
                         net (fo=1, routed)           0.860    13.821    main_i/Pipelining_Forwarder_0/U0/gram_dout[3]_repN_3_alias
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.945 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[3]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.945    main_i/Pipelining_Execution_0/U0/Operand2[3]
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436    11.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C
                         clock pessimism              0.788    11.835    
                         clock uncertainty           -0.074    11.761    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.081    11.842    main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.842    
                         arrival time                         -13.945    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 2.034ns (31.738%)  route 4.375ns (68.262%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.108 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[0]
                         net (fo=1, routed)           0.477     7.585    main_i/CU_JumpController_0/U0/relative_jump_destination[12]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.295     7.880 r  main_i/CU_JumpController_0/U0/PC_Next[12]_INST_0/O
                         net (fo=1, routed)           0.354     8.235    main_i/ProgramCounter_0/U0/Din[12]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.124     8.359 r  main_i/ProgramCounter_0/U0/InstrAddr[12]_i_1/O
                         net (fo=1, routed)           0.000     8.359    main_i/ProgramCounter_0/U0/p_0_in[12]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[12]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.077     6.264    main_i/ProgramCounter_0/U0/InstrAddr_reg[12]
  -------------------------------------------------------------------
                         required time                          6.264    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.149ns (33.942%)  route 4.182ns (66.058%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.889    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.212 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__2/O[1]
                         net (fo=1, routed)           0.344     7.556    main_i/CU_JumpController_0/U0/relative_jump_destination[13]
    SLICE_X53Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.862 r  main_i/CU_JumpController_0/U0/PC_Next[13]_INST_0/O
                         net (fo=1, routed)           0.295     8.157    main_i/ProgramCounter_0/U0/Din[13]
    SLICE_X50Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.281 r  main_i/ProgramCounter_0/U0/InstrAddr[13]_i_2/O
                         net (fo=1, routed)           0.000     8.281    main_i/ProgramCounter_0/U0/p_0_in[13]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[13]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.081     6.268    main_i/ProgramCounter_0/U0/InstrAddr_reg[13]
  -------------------------------------------------------------------
                         required time                          6.268    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.943ns (31.197%)  route 4.285ns (68.803%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.011 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[2]
                         net (fo=1, routed)           0.433     7.444    main_i/CU_JumpController_0/U0/relative_jump_destination[10]
    SLICE_X50Y55         LUT3 (Prop_lut3_I0_O)        0.301     7.745 r  main_i/CU_JumpController_0/U0/PC_Next[10]_INST_0/O
                         net (fo=1, routed)           0.309     8.054    main_i/ProgramCounter_0/U0/Din[10]
    SLICE_X48Y55         LUT5 (Prop_lut5_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[10]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[10]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.217    main_i/ProgramCounter_0/U0/InstrAddr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 1.917ns (30.780%)  route 4.311ns (69.220%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 5.776 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.991 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[0]
                         net (fo=1, routed)           0.420     7.411    main_i/CU_JumpController_0/U0/relative_jump_destination[8]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.295     7.706 r  main_i/CU_JumpController_0/U0/PC_Next[8]_INST_0/O
                         net (fo=1, routed)           0.348     8.054    main_i/ProgramCounter_0/U0/Din[8]
    SLICE_X48Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.178 r  main_i/ProgramCounter_0/U0/InstrAddr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.178    main_i/ProgramCounter_0/U0/p_0_in[8]
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.441     5.776    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X48Y55         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[8]/C
                         clock pessimism              0.485     6.260    
                         clock uncertainty           -0.074     6.186    
    SLICE_X48Y55         FDCE (Setup_fdce_C_D)        0.031     6.217    main_i/ProgramCounter_0/U0/InstrAddr_reg[8]
  -------------------------------------------------------------------
                         required time                          6.217    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.942ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.857ns  (logic 2.545ns (21.464%)  route 9.312ns (78.536%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.866ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.545     1.944    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X14Y80         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDCE (Prop_fdce_C_Q)         0.518     2.462 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[5]/Q
                         net (fo=20, routed)          4.300     6.761    main_i/ALU_0/U0/D1[5]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.885 r  main_i/ALU_0/U0/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.885    main_i/ALU_0/U0/i__carry__0_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.435 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.435    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__0_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.549    main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.862 r  main_i/ALU_0/U0/ALU_OUT_Internal0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.588     8.450    main_i/ALU_0/U0/data1[15]
    SLICE_X44Y29         LUT5 (Prop_lut5_I2_O)        0.306     8.756 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1/O
                         net (fo=1, routed)           0.774     9.530    main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0_i_1_n_0
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.124     9.654 r  main_i/ALU_0/U0/SMALLER_ZERO_FLAG_INST_0/O
                         net (fo=10, routed)          0.785    10.439    main_i/ALU_0/U0/immediate_s_reg[1]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.124    10.563 f  main_i/ALU_0/U0/OVERFLOW_FLAG_INST_0/O
                         net (fo=3, routed)           1.074    11.637    main_i/CU_WriteSelector_0/U0/OVERFLOW_FLAG_alias
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.761 f  main_i/CU_WriteSelector_0/U0/Write_Data[4]_INST_0_comp_1/O
                         net (fo=2, routed)           1.452    13.213    main_i/mmu_0/U0/Write_Data[4]_repN_1_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.337 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    13.676    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    13.800 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    13.800    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.866    11.902    
                         clock uncertainty           -0.074    11.827    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.858    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                 -1.942    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.032ns (32.598%)  route 4.202ns (67.402%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 5.777 - 5.000 ) 
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.551     1.950    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     2.468 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/Q
                         net (fo=23, routed)          2.516     4.984    main_i/CU_JumpDestinationSe_0/U0/Register1[3]
    SLICE_X52Y45         LUT3 (Prop_lut3_I0_O)        0.124     5.108 r  main_i/CU_JumpDestinationSe_0/U0/JMP_Address[3]_INST_0/O
                         net (fo=4, routed)           1.027     6.135    main_i/CU_JumpController_0/U0/JMP_Address[3]
    SLICE_X52Y54         LUT4 (Prop_lut4_I1_O)        0.124     6.259 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.259    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_i_8_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.772 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.772    main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__0_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.095 r  main_i/CU_JumpController_0/U0/relative_jump_destination__0_carry__1/O[1]
                         net (fo=1, routed)           0.308     7.404    main_i/CU_JumpController_0/U0/relative_jump_destination[9]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.306     7.710 r  main_i/CU_JumpController_0/U0/PC_Next[9]_INST_0/O
                         net (fo=1, routed)           0.350     8.059    main_i/ProgramCounter_0/U0/Din[9]
    SLICE_X50Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.183 r  main_i/ProgramCounter_0/U0/InstrAddr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.183    main_i/ProgramCounter_0/U0/p_0_in[9]
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     0.376 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.585     3.634    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     3.734 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.510     4.244    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.335 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.442     5.777    main_i/ProgramCounter_0/U0/InstrExec_CLK
    SLICE_X50Y56         FDCE                                         r  main_i/ProgramCounter_0/U0/InstrAddr_reg[9]/C
                         clock pessimism              0.485     6.261    
                         clock uncertainty           -0.074     6.187    
    SLICE_X50Y56         FDCE (Setup_fdce_C_D)        0.079     6.266    main_i/ProgramCounter_0/U0/InstrAddr_reg[9]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 -1.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.022%)  route 0.304ns (64.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.418ns = ( 5.418 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[3]/Q
                         net (fo=1, routed)           0.304     5.809    main_i/Pipelining_Controller_0/U0/execution_forward[3]
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.834     5.418    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X49Y51         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]/C
                         clock pessimism              0.192     5.610    
                         clock uncertainty            0.074     5.684    
    SLICE_X49Y51         FDCE (Hold_fdce_C_D)         0.072     5.756    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.756    
                         arrival time                           5.809    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.231ns (8.314%)  route 2.547ns (91.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y53         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.141     0.585 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[12]/Q
                         net (fo=3, routed)           1.540     2.124    main_i/CU_RAMAddressControl_0/U0/Immediate[12]
    SLICE_X49Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.169 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[12]_INST_0/O
                         net (fo=3, routed)           0.176     2.345    main_i/mmu_0/gram_addr[12]
    SLICE_X48Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.390 r  main_i/mmu_0/gram_mem_addr[12]_INST_0/O
                         net (fo=8, routed)           0.832     3.222    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.186ns (10.106%)  route 1.655ns (89.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.442ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562     0.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          1.063     1.646    main_i/mmu_0/gram_bank[2]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.691 r  main_i/mmu_0/gram_mem_din[3]_INST_0/O
                         net (fo=1, routed)           0.591     2.282    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
                         clock uncertainty            0.074     2.038    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.193    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.254ns (9.126%)  route 2.529ns (90.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y95         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/Q
                         net (fo=11, routed)          1.642     2.250    main_i/CU_RAMAddressControl_0/U0/Reg2[10]
    SLICE_X48Y60         LUT3 (Prop_lut3_I1_O)        0.045     2.295 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[10]_INST_0/O
                         net (fo=2, routed)           0.117     2.412    main_i/mmu_0/gram_addr[10]
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.045     2.457 r  main_i/mmu_0/gram_mem_addr[10]_INST_0/O
                         net (fo=8, routed)           0.770     3.227    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.231ns (8.383%)  route 2.525ns (91.617%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.595     0.474    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.141     0.615 r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/Q
                         net (fo=11, routed)          1.321     1.936    main_i/CU_RAMAddressControl_0/U0/Reg2[9]
    SLICE_X51Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.981 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[9]_INST_0/O
                         net (fo=3, routed)           0.301     2.282    main_i/mmu_0/gram_addr[9]
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  main_i/mmu_0/gram_mem_addr[9]_INST_0/O
                         net (fo=8, routed)           0.904     3.230    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 fall@5.000ns - clk100mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.684%)  route 0.354ns (68.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.417ns = ( 5.417 - 5.000 ) 
    Source Clock Delay      (SCD):    0.341ns = ( 5.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.566     5.341    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X50Y44         FDCE                                         r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     5.505 r  main_i/Pipelining_Controller_0/U0/execution_forward_reg[1]/Q
                         net (fo=1, routed)           0.354     5.858    main_i/Pipelining_Controller_0/U0/execution_forward[1]
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916     4.261    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056     4.317 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237     4.554    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.583 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.833     5.417    main_i/Pipelining_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y53         FDCE                                         r  main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]/C
                         clock pessimism              0.192     5.609    
                         clock uncertainty            0.074     5.683    
    SLICE_X48Y53         FDCE (Hold_fdce_C_D)         0.072     5.755    main_i/Pipelining_Controller_0/U0/write_back_forward_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.755    
                         arrival time                           5.858    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.231ns (8.246%)  route 2.570ns (91.754%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.567     0.446    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X51Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[8]/Q
                         net (fo=3, routed)           1.421     2.008    main_i/CU_RAMAddressControl_0/U0/Immediate[8]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.053 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[8]_INST_0/O
                         net (fo=3, routed)           0.312     2.365    main_i/mmu_0/gram_addr[8]
    SLICE_X48Y44         LUT6 (Prop_lut6_I5_O)        0.045     2.410 r  main_i/mmu_0/gram_mem_addr[8]_INST_0/O
                         net (fo=8, routed)           0.838     3.248    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.209ns (11.165%)  route 1.663ns (88.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.608 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          1.181     1.790    main_i/mmu_0/gram_bank[0]
    SLICE_X57Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  main_i/mmu_0/gram_mem_din[2]_INST_0/O
                         net (fo=1, routed)           0.482     2.316    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.389     1.456    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     1.964    
                         clock uncertainty            0.074     2.038    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.193    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.231ns (8.207%)  route 2.584ns (91.793%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.566     0.445    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y45         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[7]/Q
                         net (fo=4, routed)           1.436     2.023    main_i/CU_RAMAddressControl_0/U0/Immediate[7]
    SLICE_X50Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.068 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[7]_INST_0/O
                         net (fo=3, routed)           0.204     2.272    main_i/mmu_0/gram_addr[7]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.317 r  main_i/mmu_0/gram_mem_addr[7]_INST_0/O
                         net (fo=8, routed)           0.943     3.260    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.254ns (9.003%)  route 2.567ns (90.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.564     0.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164     0.607 r  main_i/Pipelining_Execution_0/U0/immediate_s_reg[0]/Q
                         net (fo=64, routed)          1.397     2.005    main_i/CU_RAMAddressControl_0/U0/Immediate[0]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  main_i/CU_RAMAddressControl_0/U0/RAM_Address[0]_INST_0/O
                         net (fo=3, routed)           0.262     2.311    main_i/mmu_0/gram_addr[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.356 r  main_i/mmu_0/gram_mem_addr[0]_INST_0/O
                         net (fo=8, routed)           0.908     3.265    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.916    -0.739    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.683 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.237    -0.446    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.417 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         1.121     0.704    main_i/mmu_0/cpu_sync
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.056     0.760 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.251     1.011    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.067 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.304     2.371    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508     2.879    
                         clock uncertainty            0.074     2.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     3.136    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -4.395ns,  Total Violation     -190.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        4.001ns  (logic 2.702ns (67.532%)  route 1.299ns (32.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.428    15.559    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.683 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.683    main_i/Pipelining_Execution_0/U0/Operand1[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031    11.288    main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.393ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.997ns  (logic 2.702ns (67.599%)  route 1.295ns (32.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.424    15.555    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.679 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.679    main_i/Pipelining_Execution_0/U0/Operand2[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.029    11.286    main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -4.393    

Slack (VIOLATED) :        -4.366ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        4.022ns  (logic 2.702ns (67.179%)  route 1.320ns (32.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.449    15.580    main_i/CU_WriteSelector_0/U0/RAM_Out[11]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.704 r  main_i/CU_WriteSelector_0/U0/Write_Data[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.704    main_i/Pipelining_WriteBack_0/U0/WriteData[11]
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.081    11.338    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -4.366    

Slack (VIOLATED) :        -4.295ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.951ns  (logic 2.702ns (68.390%)  route 1.249ns (31.610%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.478    15.509    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.633 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.633    main_i/Pipelining_Execution_0/U0/Operand1[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.079    11.337    main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -4.295    

Slack (VIOLATED) :        -4.270ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.927ns  (logic 2.702ns (68.802%)  route 1.225ns (31.198%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.455    15.485    main_i/CU_WriteSelector_0/U0/RAM_Out[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.609 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=1, routed)           0.000    15.609    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                 -4.270    

Slack (VIOLATED) :        -4.234ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        5.159ns  (logic 2.826ns (54.778%)  route 2.333ns (45.222%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 10.347 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.592    10.347    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.801 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.682    14.484    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[5]_INST_0_2[0]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.608 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.311    14.919    main_i/mmu_0/U0/vrama_mem_dout[4]
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    15.382    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    15.506    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    11.435    
                         clock uncertainty           -0.194    11.241    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.272    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                 -4.234    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        4.126ns  (logic 2.702ns (65.486%)  route 1.424ns (34.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.881ns = ( 11.381 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.125    11.381    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    13.835 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.010    14.845    main_i/mmu_0/U0/gram_mem_dout[5]
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.969 r  main_i/mmu_0/U0/gram_dout[5]_INST_0/O
                         net (fo=2, routed)           0.414    15.383    main_i/Pipelining_Forwarder_0/U0/gram_dout[5]_alias
    SLICE_X15Y79         LUT6 (Prop_lut6_I4_O)        0.124    15.507 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.507    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.429    11.040    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.399    11.439    
                         clock uncertainty           -0.194    11.245    
    SLICE_X15Y79         FDCE (Setup_fdce_C_D)        0.032    11.277    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.126ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        3.784ns  (logic 2.702ns (71.406%)  route 1.082ns (28.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.311    15.342    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    15.466 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.466    main_i/Pipelining_Execution_0/U0/Operand2[10]
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                 -4.126    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        5.117ns  (logic 2.826ns (55.225%)  route 2.291ns (44.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.322    15.343    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.467 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.467    main_i/Pipelining_Execution_0/U0/Operand1[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.336    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.029    11.365    main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 -4.102    

Slack (VIOLATED) :        -4.097ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0 fall@7.500ns)
  Data Path Delay:        5.114ns  (logic 2.826ns (55.259%)  route 2.288ns (44.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.319    15.340    main_i/CU_WriteSelector_0/U0/RAM_Out[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.464 r  main_i/CU_WriteSelector_0/U0/Write_Data[9]_INST_0/O
                         net (fo=1, routed)           0.000    15.464    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.336    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.031    11.367    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.459    main_i/Pipelining_Controller_0/U0/Instruction[7]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.045     3.504 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     3.504    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.087ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.460    main_i/Pipelining_Controller_0/U0/Instruction[6]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.045     3.505 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     3.505    main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.105ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.477    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.045     3.522 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     3.522    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.833     0.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.194     1.297    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.120     1.417    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.809ns  (logic 0.630ns (77.851%)  route 0.179ns (22.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.179     3.471    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.045     3.516 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     3.516    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.194     1.296    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.091     1.387    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.508    main_i/Pipelining_Controller_0/U0/Instruction[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.045     3.553 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     3.553    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.837     0.552    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.194     1.300    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.120     1.420    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.558    main_i/Pipelining_Controller_0/U0/Instruction[9]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.045     3.603 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     3.603    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.559    main_i/Pipelining_Controller_0/U0/Instruction[8]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.045     3.604 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     3.604    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.863ns  (logic 0.630ns (72.991%)  route 0.233ns (27.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.233     3.556    main_i/Pipelining_Controller_0/U0/Instruction[0]
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.045     3.601 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.601    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1_n_0
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.836     0.551    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.194     1.299    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.091     1.390    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.250ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.619    main_i/Pipelining_Controller_0/U0/Instruction[3]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.045     3.664 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     3.664    main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.194     1.295    
    SLICE_X8Y37          FDCE (Hold_fdce_C_D)         0.120     1.415    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.252ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.620    main_i/Pipelining_Controller_0/U0/Instruction[2]
    SLICE_X8Y35          LUT2 (Prop_lut2_I0_O)        0.045     3.665 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     3.665    main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                         clock pessimism              0.555     1.100    
                         clock uncertainty            0.194     1.294    
    SLICE_X8Y35          FDCE (Hold_fdce_C_D)         0.120     1.414    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  2.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0_1
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -4.395ns,  Total Violation     -190.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        4.001ns  (logic 2.702ns (67.532%)  route 1.299ns (32.468%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.428    15.559    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.683 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.683    main_i/Pipelining_Execution_0/U0/Operand1[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.031    11.288    main_i/Pipelining_Execution_0/U0/operand1_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.393ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.997ns  (logic 2.702ns (67.599%)  route 1.295ns (32.401%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.424    15.555    main_i/Pipelining_Forwarder_0/U0/gram_dout[11]_alias
    SLICE_X55Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.679 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[11]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.679    main_i/Pipelining_Execution_0/U0/Operand2[11]
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X55Y91         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.029    11.286    main_i/Pipelining_Execution_0/U0/operand2_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -4.393    

Slack (VIOLATED) :        -4.366ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        4.022ns  (logic 2.702ns (67.179%)  route 1.320ns (32.821%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 11.052 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.871    15.007    main_i/mmu_0/U0/gram_mem_dout[11]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    15.131 r  main_i/mmu_0/U0/gram_dout[11]_INST_0/O
                         net (fo=3, routed)           0.449    15.580    main_i/CU_WriteSelector_0/U0/RAM_Out[11]
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124    15.704 r  main_i/CU_WriteSelector_0/U0/Write_Data[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.704    main_i/Pipelining_WriteBack_0/U0/WriteData[11]
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.441    11.052    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y91         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]/C
                         clock pessimism              0.399    11.451    
                         clock uncertainty           -0.194    11.257    
    SLICE_X54Y91         FDCE (Setup_fdce_C_D)        0.081    11.338    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -15.704    
  -------------------------------------------------------------------
                         slack                                 -4.366    

Slack (VIOLATED) :        -4.295ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.951ns  (logic 2.702ns (68.390%)  route 1.249ns (31.610%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.478    15.509    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y93         LUT6 (Prop_lut6_I4_O)        0.124    15.633 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.633    main_i/Pipelining_Execution_0/U0/Operand1[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.079    11.337    main_i/Pipelining_Execution_0/U0/operand1_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.337    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                 -4.295    

Slack (VIOLATED) :        -4.270ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.927ns  (logic 2.702ns (68.802%)  route 1.225ns (31.198%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.455    15.485    main_i/CU_WriteSelector_0/U0/RAM_Out[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    15.609 r  main_i/CU_WriteSelector_0/U0/Write_Data[10]_INST_0/O
                         net (fo=1, routed)           0.000    15.609    main_i/Pipelining_WriteBack_0/U0/WriteData[10]
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X54Y93         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y93         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.609    
  -------------------------------------------------------------------
                         slack                                 -4.270    

Slack (VIOLATED) :        -4.234ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        5.159ns  (logic 2.826ns (54.778%)  route 2.333ns (45.222%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 11.036 - 10.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 10.347 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.592    10.347    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    12.801 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.682    14.484    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[5]_INST_0_2[0]
    SLICE_X15Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.608 f  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=3, routed)           0.311    14.919    main_i/mmu_0/U0/vrama_mem_dout[4]
    SLICE_X13Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  main_i/mmu_0/U0/gram_dout[4]_INST_0_comp_2/O
                         net (fo=1, routed)           0.340    15.382    main_i/Pipelining_Forwarder_0/U0/gram_dout[4]_repN_2_alias
    SLICE_X13Y73         LUT6 (Prop_lut6_I4_O)        0.124    15.506 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[4]_INST_0_comp_1/O
                         net (fo=1, routed)           0.000    15.506    main_i/Pipelining_Execution_0/U0/Operand2[4]
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.425    11.036    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X13Y73         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]/C
                         clock pessimism              0.399    11.435    
                         clock uncertainty           -0.194    11.241    
    SLICE_X13Y73         FDCE (Setup_fdce_C_D)        0.031    11.272    main_i/Pipelining_Execution_0/U0/operand2_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                 -4.234    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        4.126ns  (logic 2.702ns (65.486%)  route 1.424ns (34.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 11.040 - 10.000 ) 
    Source Clock Delay      (SCD):    3.881ns = ( 11.381 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.125    11.381    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    13.835 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=2, routed)           1.010    14.845    main_i/mmu_0/U0/gram_mem_dout[5]
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.124    14.969 r  main_i/mmu_0/U0/gram_dout[5]_INST_0/O
                         net (fo=2, routed)           0.414    15.383    main_i/Pipelining_Forwarder_0/U0/gram_dout[5]_alias
    SLICE_X15Y79         LUT6 (Prop_lut6_I4_O)        0.124    15.507 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[5]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.507    main_i/Pipelining_Execution_0/U0/Operand2[5]
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.429    11.040    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X15Y79         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]/C
                         clock pessimism              0.399    11.439    
                         clock uncertainty           -0.194    11.245    
    SLICE_X15Y79         FDCE (Setup_fdce_C_D)        0.032    11.277    main_i/Pipelining_Execution_0/U0/operand2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         11.277    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.126ns  (required time - arrival time)
  Source:                 main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        3.784ns  (logic 2.702ns (71.406%)  route 1.082ns (28.594%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 11.053 - 10.000 ) 
    Source Clock Delay      (SCD):    4.182ns = ( 11.682 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.545     8.404    main_i/mmu_0/clk200mhz
    SLICE_X48Y49         LUT4 (Prop_lut4_I2_O)        0.124     8.528 r  main_i/mmu_0/gram_mem_ck_INST_0_i_1/O
                         net (fo=2, routed)           0.604     9.132    main_i/mmu_0/cpu_op_ongoing1_out
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.124     9.256 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           2.426    11.682    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.136 r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.771    14.906    main_i/mmu_0/U0/gram_mem_dout[10]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  main_i/mmu_0/U0/gram_dout[10]_INST_0/O
                         net (fo=3, routed)           0.311    15.342    main_i/Pipelining_Forwarder_0/U0/gram_dout[10]_alias
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.124    15.466 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[10]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.466    main_i/Pipelining_Execution_0/U0/Operand2[10]
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.442    11.053    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X54Y95         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]/C
                         clock pessimism              0.399    11.452    
                         clock uncertainty           -0.194    11.258    
    SLICE_X54Y95         FDCE (Setup_fdce_C_D)        0.081    11.339    main_i/Pipelining_Execution_0/U0/operand2_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                 -4.126    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        5.117ns  (logic 2.826ns (55.225%)  route 2.291ns (44.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.322    15.343    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.467 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000    15.467    main_i/Pipelining_Execution_0/U0/Operand1[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.336    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.029    11.365    main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                         -15.467    
  -------------------------------------------------------------------
                         slack                                 -4.102    

Slack (VIOLATED) :        -4.097ns  (required time - arrival time)
  Source:                 main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns)
  Data Path Delay:        5.114ns  (logic 2.826ns (55.259%)  route 2.288ns (44.741%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 11.130 - 10.000 ) 
    Source Clock Delay      (SCD):    2.850ns = ( 10.350 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     8.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946     3.276 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.937    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     5.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     6.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.110     7.968    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.092 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.567     8.659    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.755 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          1.595    10.350    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    12.804 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.669    14.474    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/gram_dout[9]_INST_0_1[1]
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    14.598 r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.299    14.897    main_i/mmu_0/U0/vrama_mem_dout[9]
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124    15.021 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.319    15.340    main_i/CU_WriteSelector_0/U0/RAM_Out[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.464 r  main_i/CU_WriteSelector_0/U0/Write_Data[9]_INST_0/O
                         net (fo=1, routed)           0.000    15.464    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861     8.909    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     9.009 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511     9.520    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.611 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.519    11.130    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C
                         clock pessimism              0.399    11.530    
                         clock uncertainty           -0.194    11.336    
    SLICE_X58Y49         FDCE (Setup_fdce_C_D)        0.031    11.367    main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                 -4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.086ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.459    main_i/Pipelining_Controller_0/U0/Instruction[7]
    SLICE_X8Y52          LUT2 (Prop_lut2_I0_O)        0.045     3.504 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     3.504    main_i/Pipelining_Controller_0/U0/rf_read_buffer[7]_i_1_n_0
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y52          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y52          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  2.086    

Slack (MET) :             2.087ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.190ns = ( 2.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.677     2.690    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.275 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.460    main_i/Pipelining_Controller_0/U0/Instruction[6]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.045     3.505 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     3.505    main_i/Pipelining_Controller_0/U0/rf_read_buffer[6]_i_1_n_0
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.834     0.549    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y50          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.105ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.548ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.477    main_i/Pipelining_Controller_0/U0/Instruction[4]
    SLICE_X8Y55          LUT2 (Prop_lut2_I0_O)        0.045     3.522 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     3.522    main_i/Pipelining_Controller_0/U0/rf_read_buffer[4]_i_1_n_0
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.833     0.548    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y55          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]/C
                         clock pessimism              0.555     1.103    
                         clock uncertainty            0.194     1.297    
    SLICE_X8Y55          FDCE (Hold_fdce_C_D)         0.120     1.417    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.129ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.809ns  (logic 0.630ns (77.851%)  route 0.179ns (22.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.207ns = ( 2.707 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.694     2.707    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.292 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.179     3.471    main_i/Pipelining_Controller_0/U0/Instruction[5]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.045     3.516 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     3.516    main_i/Pipelining_Controller_0/U0/rf_read_buffer[5]_i_1_n_0
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y57          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]/C
                         clock pessimism              0.555     1.102    
                         clock uncertainty            0.194     1.296    
    SLICE_X9Y57          FDCE (Hold_fdce_C_D)         0.091     1.387    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.133ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.508    main_i/Pipelining_Controller_0/U0/Instruction[1]
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.045     3.553 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     3.553    main_i/Pipelining_Controller_0/U0/rf_read_buffer[1]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.837     0.552    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y47          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]/C
                         clock pessimism              0.555     1.106    
                         clock uncertainty            0.194     1.300    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.120     1.420    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.558    main_i/Pipelining_Controller_0/U0/Instruction[9]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.045     3.603 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     3.603    main_i/Pipelining_Controller_0/U0/rf_read_buffer[9]_i_1_n_0
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y42          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y42          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.288ns = ( 2.788 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.775     2.788    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.373 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.559    main_i/Pipelining_Controller_0/U0/Instruction[8]
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.045     3.604 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000     3.604    main_i/Pipelining_Controller_0/U0/rf_read_buffer[8]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.835     0.550    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y40          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]/C
                         clock pessimism              0.555     1.104    
                         clock uncertainty            0.194     1.298    
    SLICE_X8Y40          FDCE (Hold_fdce_C_D)         0.120     1.418    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.863ns  (logic 0.630ns (72.991%)  route 0.233ns (27.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.238ns = ( 2.738 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.725     2.738    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.323 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.233     3.556    main_i/Pipelining_Controller_0/U0/Instruction[0]
    SLICE_X9Y45          LUT2 (Prop_lut2_I0_O)        0.045     3.601 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     3.601    main_i/Pipelining_Controller_0/U0/rf_read_buffer[0]_i_1_n_0
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.836     0.551    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X9Y45          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]/C
                         clock pessimism              0.555     1.105    
                         clock uncertainty            0.194     1.299    
    SLICE_X9Y45          FDCE (Hold_fdce_C_D)         0.091     1.390    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.250ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.814ns  (logic 0.630ns (77.373%)  route 0.184ns (22.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.184     3.619    main_i/Pipelining_Controller_0/U0/Instruction[3]
    SLICE_X8Y37          LUT2 (Prop_lut2_I0_O)        0.045     3.664 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     3.664    main_i/Pipelining_Controller_0/U0/rf_read_buffer[3]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y37          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]/C
                         clock pessimism              0.555     1.101    
                         clock uncertainty            0.194     1.295    
    SLICE_X8Y37          FDCE (Hold_fdce_C_D)         0.120     1.415    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.252ns  (arrival time - required time)
  Source:                 main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns - clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns)
  Data Path Delay:        0.815ns  (logic 0.630ns (77.278%)  route 0.185ns (22.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.350ns = ( 2.850 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.837     2.850    main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.435 r  main_i/iram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.185     3.620    main_i/Pipelining_Controller_0/U0/Instruction[2]
    SLICE_X8Y35          LUT2 (Prop_lut2_I0_O)        0.045     3.665 r  main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     3.665    main_i/Pipelining_Controller_0/U0/rf_read_buffer[2]_i_1_n_0
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Controller_0/U0/InstrLoad_CLK
    SLICE_X8Y35          FDCE                                         r  main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]/C
                         clock pessimism              0.555     1.100    
                         clock uncertainty            0.194     1.294    
    SLICE_X8Y35          FDCE (Hold_fdce_C_D)         0.120     1.414    main_i/Pipelining_Controller_0/U0/rf_read_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  2.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :          830  Failing Endpoints,  Worst Slack       -7.312ns,  Total Violation    -3096.947ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.312ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.580ns (6.566%)  route 8.253ns (93.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 3.512 - 2.500 ) 
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.556     1.955    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.456     2.411 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          4.822     7.232    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  main_i/mmu_0/gram_mem_din[9]_INST_0/O
                         net (fo=1, routed)           3.432    10.788    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.168     3.512    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.911    
                         clock uncertainty           -0.194     3.717    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.476    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 -7.312    

Slack (VIOLATED) :        -7.265ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.642ns (7.722%)  route 7.671ns (92.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns = ( 3.052 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          4.312     6.797    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124     6.921 r  main_i/mmu_0/gram_mem_din[15]_INST_0/O
                         net (fo=1, routed)           3.359    10.280    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.708     3.052    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.451    
                         clock uncertainty           -0.194     3.257    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.016    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                 -7.265    

Slack (VIOLATED) :        -7.144ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.580ns (7.205%)  route 7.470ns (92.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.512    10.003    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.425    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.859    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 -7.144    

Slack (VIOLATED) :        -7.137ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.580ns (6.443%)  route 8.422ns (93.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           2.480    10.972    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.834    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.834    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 -7.137    

Slack (VIOLATED) :        -7.136ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.580ns (7.423%)  route 7.233ns (92.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.275     9.767    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.197    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.631    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 -7.136    

Slack (VIOLATED) :        -7.025ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.580ns (6.875%)  route 7.856ns (93.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           1.914    10.406    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.913    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.381    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.381    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 -7.025    

Slack (VIOLATED) :        -6.928ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 0.642ns (7.728%)  route 7.666ns (92.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           1.582    10.275    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.913    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.347    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.347    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -6.928    

Slack (VIOLATED) :        -6.908ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 0.642ns (8.479%)  route 6.930ns (91.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           0.854     9.539    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.197    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.631    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 -6.908    

Slack (VIOLATED) :        -6.893ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.642ns (7.357%)  route 8.085ns (92.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           2.000    10.693    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.366    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.800    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.800    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                 -6.893    

Slack (VIOLATED) :        -6.878ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.642ns (8.263%)  route 7.128ns (91.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           1.052     9.737    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.425    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.859    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -6.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.999%)  route 0.503ns (73.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.252    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.444    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.444    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.691ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.007%)  route 0.503ns (72.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.258    10.841    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.045    10.886 r  main_i/mmu_0/vrama_mem_din[9]_INST_0/O
                         net (fo=4, routed)           0.245    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.440    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        2.270ns  (logic 0.142ns (6.256%)  route 2.128ns (93.744%))
  Logic Levels:           4  (BUFG=2 LUT2=2)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns = ( 3.031 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.659ns = ( 3.341 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     4.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     4.536 r  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     4.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.775 r  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.791     5.566    main_i/mmu_0/U0/cpu_sync
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.045     5.611 f  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000     5.611    main_i/mmu_0/U0/cpu_lock_s_i_1_n_0
    SLICE_X48Y137        FDRE                                         f  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.239     3.031    main_i/mmu_0/U0/clk200mhz
    SLICE_X48Y137        FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.555     3.586    
                         clock uncertainty            0.194     3.780    
    SLICE_X48Y137        FDRE (Hold_fdre_C_D)         0.098     3.878    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -3.878    
                         arrival time                           5.611    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.391%)  route 0.547ns (74.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 8.532 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.296    11.174    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.867     8.532    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.087    
                         clock uncertainty            0.194     9.281    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.436    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.436    
                         arrival time                          11.174    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.763ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.389%)  route 0.577ns (75.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.326    11.204    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.204    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 8.531 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.306    11.200    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.531    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.086    
                         clock uncertainty            0.194     9.280    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.435    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.435    
                         arrival time                          11.200    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.566%)  route 0.571ns (75.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns = ( 8.526 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.320    11.199    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.861     8.526    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.081    
                         clock uncertainty            0.194     9.275    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.430    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.430    
                         arrival time                          11.199    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.914%)  route 0.592ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.322    11.216    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.216    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.735%)  route 0.632ns (77.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.320    10.904    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.045    10.949 r  main_i/mmu_0/vrama_mem_addr[12]_INST_0/O
                         net (fo=32, routed)          0.312    11.261    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     9.472    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.472    
                         arrival time                          11.261    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.399%)  route 0.644ns (77.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          0.362    10.945    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    10.990 r  main_i/mmu_0/vrama_mem_addr[10]_INST_0_comp/O
                         net (fo=32, routed)          0.282    11.272    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     9.468    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          11.272    
  -------------------------------------------------------------------
                         slack                                  1.804    





---------------------------------------------------------------------------------------------------
From Clock:  clk200mhz_main_clk_wiz_0_0
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.387ns  (logic 0.580ns (24.303%)  route 1.807ns (75.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.788ns = ( 8.288 - 7.500 ) 
    Source Clock Delay      (SCD):    1.812ns = ( 4.312 - 2.500 ) 
    Clock Pessimism Removal (CPR):    1.024ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.921     4.312    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     4.768 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           1.807     6.574    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.124     6.698 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     6.698    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.788     8.288    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              1.024     9.312    
                         clock uncertainty           -0.067     9.244    
    SLICE_X49Y39         FDRE (Setup_fdre_C_D)        0.031     9.275    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        2.136ns  (logic 0.704ns (32.956%)  route 1.432ns (67.044%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.000 - 7.500 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 3.968 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.968ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.578     3.968    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.456     4.424 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.837     5.261    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.385 r  main_i/mmio_0/U0/dout[0]_INST_0_i_4_replica_comp/O
                         net (fo=1, routed)           0.595     5.980    main_i/mmio_0/U0/dout[0]_INST_0_i_4_n_0_repN_2
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124     6.104 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     6.104    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.501     8.000    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.968     8.968    
                         clock uncertainty           -0.067     8.900    
    SLICE_X48Y47         FDRE (Setup_fdre_C_D)        0.029     8.929    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.249ns  (logic 0.580ns (46.420%)  route 0.669ns (53.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.629ns = ( 8.129 - 7.500 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 4.121 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.992ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     3.989 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.222    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -1.724 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.063    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     0.033 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.701     1.734    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.858 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.408     3.266    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.390 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.731     4.121    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     4.577 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.669     5.246    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.370 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     5.370    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     2.876 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     4.457    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.548 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     6.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     6.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.200     7.399    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.100     7.499 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.630     8.129    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.992     9.121    
                         clock uncertainty           -0.067     9.053    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.031     9.084    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  3.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 2.873 - 2.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 2.953 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.287     2.953    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     3.094 r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/Q
                         net (fo=2, routed)           0.233     3.327    main_i/mmio_0/U0/sel0[16]
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.045     3.372 r  main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_comp/O
                         net (fo=1, routed)           0.000     3.372    main_i/mmio_0/U0/btn0_pressed_rst_s_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.328     2.873    main_i/mmio_0/U0/ck
    SLICE_X49Y48         FDRE                                         r  main_i/mmio_0/U0/btn0_pressed_rst_s_reg/C
                         clock pessimism              0.080     2.953    
                         clock uncertainty            0.067     3.020    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     3.112    main_i/mmio_0/U0/btn0_pressed_rst_s_reg
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led0_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led0_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.792%)  route 0.349ns (65.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns = ( 2.804 - 2.500 ) 
    Source Clock Delay      (SCD):    0.394ns = ( 2.894 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.228     2.894    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     3.035 r  main_i/mmio_0/U0/led0_s_reg/Q
                         net (fo=3, routed)           0.349     3.383    main_i/mmio_0/U0/led0_s_reg_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.428 r  main_i/mmio_0/U0/led0_s_i_1_comp_1/O
                         net (fo=1, routed)           0.000     3.428    main_i/mmio_0/U0/led0_s_i_1_n_0
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.259     2.804    main_i/mmio_0/U0/ck
    SLICE_X48Y47         FDRE                                         r  main_i/mmio_0/U0/led0_s_reg/C
                         clock pessimism              0.090     2.894    
                         clock uncertainty            0.067     2.961    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.091     3.052    main_i/mmio_0/U0/led0_s_reg
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 main_i/mmio_0/U0/led1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_i/mmio_0/U0/led1_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk200mhz_main_clk_wiz_0_0 fall@2.500ns)
  Data Path Delay:        1.002ns  (logic 0.186ns (18.572%)  route 0.816ns (81.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 2.972 - 2.500 ) 
    Source Clock Delay      (SCD):    0.537ns = ( 3.037 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.065ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200mhz_main_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.757 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.197    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356     0.841 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.327    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.353 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.615     1.968    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.013 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.608     2.621    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.666 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.371     3.037    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     3.178 r  main_i/mmio_0/U0/led1_s_reg/Q
                         net (fo=2, routed)           0.816     3.994    main_i/mmio_0/U0/led1_s
    SLICE_X49Y39         LUT6 (Prop_lut6_I0_O)        0.045     4.039 r  main_i/mmio_0/U0/led1_s_i_1_comp/O
                         net (fo=1, routed)           0.000     4.039    main_i/mmio_0/U0/led1_s_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     2.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     0.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     0.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     1.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     1.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.697     2.489    main_i/mmu_0/clk200mhz
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.056     2.545 r  main_i/mmu_0/mmio_mem_ck_INST_0/O
                         net (fo=3, routed)           0.427     2.972    main_i/mmio_0/U0/ck
    SLICE_X49Y39         FDRE                                         r  main_i/mmio_0/U0/led1_s_reg/C
                         clock pessimism              0.065     3.037    
                         clock uncertainty            0.067     3.105    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.092     3.197    main_i/mmio_0/U0/led1_s_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.842    





---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  clk200mhz_main_clk_wiz_0_0_1

Setup :          830  Failing Endpoints,  Worst Slack       -7.311ns,  Total Violation    -3096.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.311ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 0.580ns (6.566%)  route 8.253ns (93.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 3.512 - 2.500 ) 
    Source Clock Delay      (SCD):    1.955ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.556     1.955    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.456     2.411 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          4.822     7.232    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.356 r  main_i/mmu_0/gram_mem_din[9]_INST_0/O
                         net (fo=1, routed)           3.432    10.788    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.168     3.512    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.911    
                         clock uncertainty           -0.194     3.718    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.477    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.477    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                 -7.311    

Slack (VIOLATED) :        -7.264ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 0.642ns (7.722%)  route 7.671ns (92.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns = ( 3.052 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          4.312     6.797    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y61         LUT6 (Prop_lut6_I3_O)        0.124     6.921 r  main_i/mmu_0/gram_mem_din[15]_INST_0/O
                         net (fo=1, routed)           3.359    10.280    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.708     3.052    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.451    
                         clock uncertainty           -0.194     3.258    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241     3.017    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                 -7.264    

Slack (VIOLATED) :        -7.143ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 0.580ns (7.205%)  route 7.470ns (92.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.512    10.003    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.426    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.860    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                 -7.143    

Slack (VIOLATED) :        -7.136ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.580ns (6.443%)  route 8.422ns (93.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           2.480    10.972    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.367    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.835    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.835    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                 -7.136    

Slack (VIOLATED) :        -7.135ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.580ns (7.423%)  route 7.233ns (92.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          5.958     8.368    main_i/mmu_0/gram_bank[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_addr[11]_INST_0/O
                         net (fo=8, routed)           1.275     9.767    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.198    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     2.632    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 -7.135    

Slack (VIOLATED) :        -7.024ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.580ns (6.875%)  route 7.856ns (93.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.571     1.970    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X49Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.456     2.426 r  main_i/Pipelining_Execution_0/U0/ram_write_s_reg/Q
                         net (fo=4, routed)           5.942     8.368    main_i/mmu_0/gram_we
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.492 r  main_i/mmu_0/gram_mem_we[0]_INST_0/O
                         net (fo=8, routed)           1.914    10.406    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.914    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     3.382    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.382    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 -7.024    

Slack (VIOLATED) :        -6.927ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 0.642ns (7.728%)  route 7.666ns (92.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.208ns = ( 3.708 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           1.582    10.275    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.365     3.708    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.107    
                         clock uncertainty           -0.194     3.914    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.348    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                 -6.927    

Slack (VIOLATED) :        -6.907ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 0.642ns (8.479%)  route 6.930ns (91.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 2.992 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           0.854     9.539    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.649     2.992    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.391    
                         clock uncertainty           -0.194     3.198    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.632    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 -6.907    

Slack (VIOLATED) :        -6.892ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 0.642ns (7.357%)  route 8.085ns (92.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 4.162 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.084     8.569    main_i/mmu_0/gram_bank[0]
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.124     8.693 r  main_i/mmu_0/gram_mem_addr[2]_INST_0/O
                         net (fo=8, routed)           2.000    10.693    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           1.818     4.162    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     4.561    
                         clock uncertainty           -0.194     4.367    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     3.801    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          3.801    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                 -6.892    

Slack (VIOLATED) :        -6.877ns  (required time - arrival time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@2.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.642ns (8.263%)  route 7.128ns (91.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.720ns = ( 3.220 - 2.500 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          6.076     8.561    main_i/mmu_0/gram_bank[0]
    SLICE_X48Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.685 r  main_i/mmu_0/gram_mem_addr[13]_INST_0/O
                         net (fo=8, routed)           1.052     9.737    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     2.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.918 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.080    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -2.124 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -0.543    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.452 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.551     1.099    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.100     1.199 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.044     2.244    main_i/mmu_0/clk200mhz
    SLICE_X49Y50         LUT2 (Prop_lut2_I1_O)        0.100     2.344 r  main_i/mmu_0/gram_mem_ck_INST_0/O
                         net (fo=8, routed)           0.877     3.220    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.399     3.620    
                         clock uncertainty           -0.194     3.426    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     2.860    main_i/gram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -6.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.999%)  route 0.503ns (73.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.252    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.444    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.444    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (27.007%)  route 0.503ns (72.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.258    10.841    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.045    10.886 r  main_i/mmu_0/vrama_mem_din[9]_INST_0/O
                         net (fo=4, routed)           0.245    11.131    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.440    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.440    
                         arrival time                          11.131    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.734ns  (arrival time - required time)
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk100mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/cpu_lock_s_reg/D
                            (falling edge-triggered cell FDRE clocked by clk200mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        2.270ns  (logic 0.142ns (6.256%)  route 2.128ns (93.744%))
  Logic Levels:           4  (BUFG=2 LUT2=2)
  Clock Path Skew:        2.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns = ( 8.031 - 7.500 ) 
    Source Clock Delay      (SCD):    -1.659ns = ( 8.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.638     9.491    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.536 f  main_i/clockcontroller_0/exec_clk_INST_0/O
                         net (fo=1, routed)           0.213     9.749    main_i/clockcontroller_0/exec_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.775 f  main_i/clockcontroller_0/exec_clk_BUFG_inst/O
                         net (fo=290, routed)         0.791    10.566    main_i/mmu_0/U0/cpu_sync
    SLICE_X48Y137        LUT2 (Prop_lut2_I1_O)        0.045    10.611 r  main_i/mmu_0/U0/cpu_lock_s_i_1/O
                         net (fo=1, routed)           0.000    10.611    main_i/mmu_0/U0/cpu_lock_s_i_1_n_0
    SLICE_X48Y137        FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          1.239     8.031    main_i/mmu_0/U0/clk200mhz
    SLICE_X48Y137        FDRE                                         r  main_i/mmu_0/U0/cpu_lock_s_reg/C  (IS_INVERTED)
                         clock pessimism              0.555     8.586    
                         clock uncertainty            0.194     8.779    
    SLICE_X48Y137        FDRE (Hold_fdre_C_D)         0.098     8.877    main_i/mmu_0/U0/cpu_lock_s_reg
  -------------------------------------------------------------------
                         required time                         -8.877    
                         arrival time                          10.611    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.391%)  route 0.547ns (74.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns = ( 8.532 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.296    11.174    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.867     8.532    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.087    
                         clock uncertainty            0.194     9.281    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.436    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.436    
                         arrival time                          11.174    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.389%)  route 0.577ns (75.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.326    11.204    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.204    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.766ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.410%)  route 0.576ns (75.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 8.531 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.306    11.200    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.866     8.531    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.086    
                         clock uncertainty            0.194     9.280    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.435    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.435    
                         arrival time                          11.200    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.769ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.566%)  route 0.571ns (75.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns = ( 8.526 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X53Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[15]/Q
                         net (fo=71, routed)          0.251    10.834    main_i/mmu_0/gram_din[15]
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.045    10.879 r  main_i/mmu_0/vrama_mem_din[15]_INST_0/O
                         net (fo=4, routed)           0.320    11.199    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.861     8.526    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.081    
                         clock uncertainty            0.194     9.275    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.430    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.430    
                         arrival time                          11.199    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.914%)  route 0.592ns (76.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns = ( 8.537 - 7.500 ) 
    Source Clock Delay      (SCD):    0.438ns = ( 10.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.559    10.438    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y31         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDCE (Prop_fdce_C_Q)         0.141    10.579 r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[7]/Q
                         net (fo=24, routed)          0.270    10.849    main_i/mmu_0/gram_din[7]
    SLICE_X52Y29         LUT6 (Prop_lut6_I5_O)        0.045    10.894 r  main_i/mmu_0/vrama_mem_din[7]_INST_0/O
                         net (fo=4, routed)           0.322    11.216    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.872     8.537    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.092    
                         clock uncertainty            0.194     9.286    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     9.441    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.441    
                         arrival time                          11.216    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.735%)  route 0.632ns (77.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.040ns = ( 8.540 - 7.500 ) 
    Source Clock Delay      (SCD):    0.443ns = ( 10.443 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563    10.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141    10.584 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.320    10.904    main_i/mmu_0/gram_bank[1]
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.045    10.949 r  main_i/mmu_0/vrama_mem_addr[12]_INST_0/O
                         net (fo=32, routed)          0.312    11.261    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.875     8.540    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.095    
                         clock uncertainty            0.194     9.289    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     9.472    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.472    
                         arrival time                          11.261    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.804ns  (arrival time - required time)
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk200mhz_main_clk_wiz_0_0_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200mhz_main_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk200mhz_main_clk_wiz_0_0_1 fall@7.500ns - clk100mhz_main_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.399%)  route 0.644ns (77.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 8.536 - 7.500 ) 
    Source Clock Delay      (SCD):    0.442ns = ( 10.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000    10.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     8.341 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     8.827    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.853 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741     9.594    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     9.639 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215     9.854    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     9.880 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562    10.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141    10.583 f  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          0.362    10.945    main_i/mmu_0/gram_bank[2]
    SLICE_X49Y61         LUT6 (Prop_lut6_I3_O)        0.045    10.990 r  main_i/mmu_0/vrama_mem_addr[10]_INST_0_comp/O
                         net (fo=32, routed)          0.282    11.272    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk200mhz_main_clk_wiz_0_0_1 fall edge)
                                                      7.500     7.500 f  
    E3                                                0.000     7.500 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     7.500    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     7.945 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     8.425    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138     5.287 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     5.816    main_i/clk_wiz_0/inst/clk200mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     5.845 f  main_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.891     6.736    main_i/clockcontroller_0/clk200mhz_in
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.056     6.792 f  main_i/clockcontroller_0/clk200mhz_INST_0/O
                         net (fo=13, routed)          0.551     7.343    main_i/mmu_0/clk200mhz
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.056     7.399 r  main_i/mmu_0/vrama_mem_ck_INST_0/O
                         net (fo=1, routed)           0.238     7.636    main_i/mmu_0/vrama_mem_ck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.665 r  main_i/mmu_0/vrama_mem_ck_BUFG_inst/O
                         net (fo=34, routed)          0.871     8.536    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555     9.091    
                         clock uncertainty            0.194     9.285    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     9.468    main_i/vram_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.468    
                         arrival time                          11.272    
  -------------------------------------------------------------------
                         slack                                  1.804    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100mhz_main_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.981ns (68.197%)  route 1.857ns (31.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.638     2.037    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y47         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.456     2.493 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           1.857     4.350    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.525     7.875 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.875    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 0.456ns (19.561%)  route 1.875ns (80.439%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          1.875     4.285    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.032ns  (logic 0.456ns (22.436%)  route 1.576ns (77.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.556     1.955    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.456     2.411 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          1.576     3.987    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.518ns (37.405%)  route 0.867ns (62.595%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518     2.485 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=86, routed)          0.867     3.352    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.321ns  (logic 0.518ns (39.214%)  route 0.803ns (60.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          0.803     3.288    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.164ns (30.373%)  route 0.376ns (69.627%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          0.376     0.984    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.164ns (30.045%)  route 0.382ns (69.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=86, routed)          0.382     0.990    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.141ns (15.996%)  route 0.740ns (84.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563     0.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141     0.584 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.740     1.324    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.141ns (13.821%)  route 0.879ns (86.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562     0.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          0.879     1.462    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.367ns (76.947%)  route 0.410ns (23.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.595     0.474    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y47         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.141     0.615 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           0.410     1.025    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.226     2.252 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.252    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100mhz_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.981ns (68.197%)  route 1.857ns (31.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.638     2.037    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y47         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.456     2.493 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           1.857     4.350    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.525     7.875 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.875    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 0.456ns (19.561%)  route 1.875ns (80.439%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.555     1.954    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.456     2.410 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          1.875     4.285    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.032ns  (logic 0.456ns (22.436%)  route 1.576ns (77.564%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.556     1.955    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.456     2.411 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          1.576     3.987    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.518ns (37.405%)  route 0.867ns (62.595%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.518     2.485 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=86, routed)          0.867     3.352    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.321ns  (logic 0.518ns (39.214%)  route 0.803ns (60.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.079    -0.388    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    -0.264 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.567     0.303    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.399 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.568     1.967    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.518     2.485 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          0.803     3.288    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.164ns (30.373%)  route 0.376ns (69.627%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y47         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[0]/Q
                         net (fo=86, routed)          0.376     0.984    main_i/mmu_0/U0/gram_bank[0]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.164ns (30.045%)  route 0.382ns (69.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.565     0.444    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164     0.608 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[3]/Q
                         net (fo=86, routed)          0.382     0.990    main_i/mmu_0/U0/gram_bank[3]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.141ns (15.996%)  route 0.740ns (84.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.563     0.443    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y59         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.141     0.584 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[1]/Q
                         net (fo=86, routed)          0.740     1.324    main_i/mmu_0/U0/gram_bank[1]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/mmu_0/U0/output_config_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.141ns (13.821%)  route 0.879ns (86.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.562     0.442    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y61         FDCE                                         r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.583 r  main_i/Pipelining_Execution_0/U0/bank_id_s_reg[2]/Q
                         net (fo=86, routed)          0.879     1.462    main_i/mmu_0/U0/gram_bank[2]
    SLICE_X46Y44         FDRE                                         r  main_i/mmu_0/U0/output_config_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.367ns (76.947%)  route 0.410ns (23.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.741    -0.406    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.361 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.215    -0.146    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.120 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.595     0.474    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y47         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.141     0.615 r  main_i/Pipelining_WriteBack_0/U0/jmp_s_reg_lopt_replica/Q
                         net (fo=1, routed)           0.410     1.025    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.226     2.252 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.252    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_main_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100mhz_in (IN)
                         net (fo=0)                   0.000     5.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_main_clk_wiz_0_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clkfbout_main_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    main_i/clk_wiz_0/inst/clkfbout_buf_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100mhz_main_clk_wiz_0_0

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.467ns (12.218%)  route 10.538ns (87.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.538    12.005    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y23         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y23         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.467ns (12.218%)  route 10.538ns (87.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.538    12.005    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y23         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y23         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.467ns (12.218%)  route 10.538ns (87.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.538    12.005    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X56Y23         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X56Y23         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.912ns  (logic 1.467ns (12.314%)  route 10.445ns (87.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.445    11.912    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X39Y16         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y16         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.912ns  (logic 1.467ns (12.314%)  route 10.445ns (87.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.445    11.912    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X39Y16         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y16         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.788ns  (logic 1.467ns (12.444%)  route 10.321ns (87.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.321    11.788    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X36Y18         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.435     1.046    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X36Y18         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.766ns  (logic 1.467ns (12.467%)  route 10.299ns (87.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.299    11.766    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X34Y17         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y17         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.766ns  (logic 1.467ns (12.467%)  route 10.299ns (87.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.299    11.766    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X34Y17         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y17         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.727ns  (logic 1.467ns (12.508%)  route 10.260ns (87.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.260    11.727    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y24         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.727ns  (logic 1.467ns (12.508%)  route 10.260ns (87.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.260    11.727    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y24         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.212ns (34.227%)  route 0.407ns (65.773%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.407     0.574    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.619 r  main_i/CU_WriteSelector_0/U0/Write_Data[1]_INST_0_comp/O
                         net (fo=2, routed)           0.000     0.619    main_i/Pipelining_WriteBack_0/U0/WriteData[1]
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.257ns (34.418%)  route 0.490ns (65.582%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.407     0.574    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.619 r  main_i/CU_WriteSelector_0/U0/Write_Data[1]_INST_0_comp/O
                         net (fo=2, routed)           0.082     0.702    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[1]
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.747 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.747    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.257ns (33.219%)  route 0.517ns (66.781%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.354     0.521    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.566 r  main_i/CU_WriteSelector_0/U0/Write_Data[1]_INST_0_comp_2/O
                         net (fo=1, routed)           0.162     0.729    main_i/Pipelining_Forwarder_0/U0/Write_Data[1]_repN_1_alias
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0_comp/O
                         net (fo=1, routed)           0.000     0.774    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X46Y39         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y39         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.212ns (26.036%)  route 0.602ns (73.964%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.602     0.769    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0_comp/O
                         net (fo=3, routed)           0.000     0.814    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.257ns (27.684%)  route 0.671ns (72.316%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.602     0.769    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0_comp/O
                         net (fo=3, routed)           0.069     0.883    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.928 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.928    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.257ns (27.650%)  route 0.672ns (72.350%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.602     0.769    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0_comp/O
                         net (fo=3, routed)           0.070     0.884    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.929 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.929    main_i/Pipelining_Execution_0/U0/Operand2[0]
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.257ns (26.680%)  route 0.706ns (73.320%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=28, routed)          0.612     0.779    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.094     0.918    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X59Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.963 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000     0.963    main_i/Pipelining_Execution_0/U0/Operand2[9]
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.865     0.580    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.257ns (25.660%)  route 0.745ns (74.340%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=28, routed)          0.612     0.779    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.132     0.957    main_i/CU_WriteSelector_0/U0/RAM_Out[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.002 r  main_i/CU_WriteSelector_0/U0/Write_Data[9]_INST_0/O
                         net (fo=1, routed)           0.000     1.002    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.865     0.580    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.257ns (25.656%)  route 0.745ns (74.344%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=28, routed)          0.612     0.779    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.132     0.957    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000     1.002    main_i/Pipelining_Execution_0/U0/Operand1[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.865     0.580    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.257ns (23.669%)  route 0.829ns (76.331%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.705     0.872    main_i/mmu_0/U0/output_config_s_reg_n_0_[1]
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.917 r  main_i/mmu_0/U0/gram_dout[8]_INST_0/O
                         net (fo=3, routed)           0.124     1.041    main_i/Pipelining_Forwarder_0/U0/gram_dout[8]_alias
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.086 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8]_INST_0_comp/O
                         net (fo=1, routed)           0.000     1.086    main_i/Pipelining_Execution_0/U0/Operand1[8]
    SLICE_X59Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.864     0.579    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100mhz_main_clk_wiz_0_0_1

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.467ns (12.218%)  route 10.538ns (87.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.538    12.005    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y23         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y23         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.467ns (12.218%)  route 10.538ns (87.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.538    12.005    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y23         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y23         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.005ns  (logic 1.467ns (12.218%)  route 10.538ns (87.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.538    12.005    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X56Y23         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X56Y23         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.912ns  (logic 1.467ns (12.314%)  route 10.445ns (87.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.445    11.912    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X39Y16         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y16         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.912ns  (logic 1.467ns (12.314%)  route 10.445ns (87.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.445    11.912    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X39Y16         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.438     1.049    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X39Y16         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.788ns  (logic 1.467ns (12.444%)  route 10.321ns (87.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.321    11.788    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X36Y18         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.435     1.046    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X36Y18         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_address_s_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.766ns  (logic 1.467ns (12.467%)  route 10.299ns (87.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.299    11.766    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X34Y17         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y17         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.766ns  (logic 1.467ns (12.467%)  route 10.299ns (87.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.299    11.766    main_i/Pipelining_WriteBack_0/U0/Reset
    SLICE_X34Y17         FDCE                                         f  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X34Y17         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/flags_s_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.727ns  (logic 1.467ns (12.508%)  route 10.260ns (87.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.260    11.727    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y24         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.727ns  (logic 1.467ns (12.508%)  route 10.260ns (87.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  Reset_IBUF_inst/O
                         net (fo=196, routed)        10.260    11.727    main_i/Pipelining_Execution_0/U0/Reset
    SLICE_X56Y24         FDCE                                         f  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.861    -1.091    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100    -0.991 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.511    -0.480    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.389 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         1.436     1.047    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X56Y24         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.212ns (34.227%)  route 0.407ns (65.773%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.407     0.574    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.619 r  main_i/CU_WriteSelector_0/U0/Write_Data[1]_INST_0_comp/O
                         net (fo=2, routed)           0.000     0.619    main_i/Pipelining_WriteBack_0/U0/WriteData[1]
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[1]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.257ns (34.418%)  route 0.490ns (65.582%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.407     0.574    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.045     0.619 r  main_i/CU_WriteSelector_0/U0/Write_Data[1]_INST_0_comp/O
                         net (fo=2, routed)           0.082     0.702    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[1]
    SLICE_X47Y38         LUT5 (Prop_lut5_I4_O)        0.045     0.747 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.747    main_i/Pipelining_Execution_0/U0/Operand1[1]
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X47Y38         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[1]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.257ns (33.219%)  route 0.517ns (66.781%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.354     0.521    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X47Y39         LUT6 (Prop_lut6_I0_O)        0.045     0.566 r  main_i/CU_WriteSelector_0/U0/Write_Data[1]_INST_0_comp_2/O
                         net (fo=1, routed)           0.162     0.729    main_i/Pipelining_Forwarder_0/U0/Write_Data[1]_repN_1_alias
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[1]_INST_0_comp/O
                         net (fo=1, routed)           0.000     0.774    main_i/Pipelining_Execution_0/U0/Operand2[1]
    SLICE_X46Y39         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.832     0.547    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X46Y39         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[1]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.212ns (26.036%)  route 0.602ns (73.964%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.602     0.769    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0_comp/O
                         net (fo=3, routed)           0.000     0.814    main_i/Pipelining_WriteBack_0/U0/WriteData[0]
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.257ns (27.684%)  route 0.671ns (72.316%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.602     0.769    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0_comp/O
                         net (fo=3, routed)           0.069     0.883    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.928 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.928    main_i/Pipelining_Execution_0/U0/Operand1[0]
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.257ns (27.650%)  route 0.672ns (72.350%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.602     0.769    main_i/CU_WriteSelector_0/U0/output_config_s_reg_n_0_[1]_alias
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.814 r  main_i/CU_WriteSelector_0/U0/Write_Data[0]_INST_0_comp/O
                         net (fo=3, routed)           0.070     0.884    main_i/Pipelining_Forwarder_0/U0/ExecutionWriteData[0]
    SLICE_X48Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.929 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.929    main_i/Pipelining_Execution_0/U0/Operand2[0]
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.831     0.546    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X48Y36         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[0]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.257ns (26.680%)  route 0.706ns (73.320%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=28, routed)          0.612     0.779    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.094     0.918    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X59Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.963 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand2[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000     0.963    main_i/Pipelining_Execution_0/U0/Operand2[9]
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.865     0.580    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y48         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand2_s_reg[9]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.257ns (25.660%)  route 0.745ns (74.340%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=28, routed)          0.612     0.779    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.132     0.957    main_i/CU_WriteSelector_0/U0/RAM_Out[9]
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.002 r  main_i/CU_WriteSelector_0/U0/Write_Data[9]_INST_0/O
                         net (fo=1, routed)           0.000     1.002    main_i/Pipelining_WriteBack_0/U0/WriteData[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.865     0.580    main_i/Pipelining_WriteBack_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_WriteBack_0/U0/write_data_s_reg[9]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.257ns (25.656%)  route 0.745ns (74.344%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[4]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  main_i/mmu_0/U0/output_config_s_reg[4]/Q
                         net (fo=28, routed)          0.612     0.779    main_i/mmu_0/U0/output_config_s_reg_n_0_[4]
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.045     0.824 r  main_i/mmu_0/U0/gram_dout[9]_INST_0/O
                         net (fo=3, routed)           0.132     0.957    main_i/Pipelining_Forwarder_0/U0/gram_dout[9]_alias
    SLICE_X58Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[9]_INST_0_comp/O
                         net (fo=1, routed)           0.000     1.002    main_i/Pipelining_Execution_0/U0/Operand1[9]
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.865     0.580    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X58Y49         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[9]/C

Slack:                    inf
  Source:                 main_i/mmu_0/U0/output_config_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100mhz_main_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.257ns (23.669%)  route 0.829ns (76.331%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE                         0.000     0.000 r  main_i/mmu_0/U0/output_config_s_reg[1]/C
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  main_i/mmu_0/U0/output_config_s_reg[1]/Q
                         net (fo=31, routed)          0.705     0.872    main_i/mmu_0/U0/output_config_s_reg_n_0_[1]
    SLICE_X58Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.917 r  main_i/mmu_0/U0/gram_dout[8]_INST_0/O
                         net (fo=3, routed)           0.124     1.041    main_i/Pipelining_Forwarder_0/U0/gram_dout[8]_alias
    SLICE_X59Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.086 r  main_i/Pipelining_Forwarder_0/U0/ForwardedOperand1[8]_INST_0_comp/O
                         net (fo=1, routed)           0.000     1.086    main_i/Pipelining_Execution_0/U0/Operand1[8]
    SLICE_X59Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100mhz_main_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz_in (IN)
                         net (fo=0)                   0.000     0.000    main_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  main_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    main_i/clk_wiz_0/inst/clk_in1_main_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  main_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    main_i/clk_wiz_0/inst/clk100mhz_main_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  main_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.046    -0.609    main_i/clockcontroller_0/clk100mhz_in
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.056    -0.553 r  main_i/clockcontroller_0/load_clk_INST_0/O
                         net (fo=1, routed)           0.239    -0.314    main_i/clockcontroller_0/load_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.285 r  main_i/clockcontroller_0/load_clk_BUFG_inst/O
                         net (fo=206, routed)         0.864     0.579    main_i/Pipelining_Execution_0/U0/InstrLoad_CLK
    SLICE_X59Y46         FDCE                                         r  main_i/Pipelining_Execution_0/U0/operand1_s_reg[8]/C





