INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/priya/MTTS-Signal-Processing-TS-LINK/ofdm_transmitter_hdl/ofdm_transmitter.sim/sim_1/impl/func/xsim/tb_mapper_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter__parameterized0
INFO: [VRFC 10-311] analyzing module mapping
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/priya/MTTS-Signal-Processing-TS-LINK/ofdm_transmitter_hdl/ofdm_transmitter.srcs/sim_1/new/tb_mapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mapper
