Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
Hussam Amrouch , Victor M. van Santen , Thomas Ebi , Volker Wenzel , Jörg Henkel, Towards interdependencies of aging mechanisms, Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided Design, November 03-06, 2014, San Jose, California
C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, R. Grover, W. Han, D. Hanken, M. Hattendorf, P. Hentges, R. Heussner, J. Hicks, D. Ingerly, P. Jain, S. Jaloviar, R. James, D. Jones, J. Jopling, S. Joshi, C. Kenyon, H. Liu, R. Mcfadden, B. Mcintyre, J. Neirynck, C. Parker, L. Pipes, I. Post, S. Pradhan, M. Prince, S. Ramey, T. Reynolds, J. Roesler, J. Sandford, J. Seiple, P. Smith, C. Thomas, D. Towner, T. Troeger, C. Weber, P. Yashar, K. Zawadzki, and K. Mistry. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In Proceedings of the Symposium on VLSI Technology (VLSIT'12). IEEE Press, 131--132.
Mehmet Basoglu , Michael Orshansky , Mattan Erez, NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840898]
Luca Benini , Giovanni de Micheli , Alberto Macii , Enrico Macii , Massimo Poncino, Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding, Proceedings of the Great Lakes Symposium on VLSI '98, p.8, February 19-24, 1998
K. Bernstein , D. J. Frank , A. E. Gattiker , W. Haensch , B. L. Ji , S. R. Nassif , E. J. Nowak , D. J. Pearson , N. J. Rohrer, High-performance CMOS variability in the 65-nm regime and beyond, IBM Journal of Research and Development, v.50 n.4/5, p.433-449, July 2006
S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference (CICC'06). 189--192.
David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David R. Bild , Robert P. Dick , Gregory E. Bok, Static NBTI Reduction Using Internal Node Control, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.4, p.1-30, October 2012[doi>10.1145/2348839.2348849]
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Keith A. Bowman , Blanca L. Austin , John C. Eble , Xinghai Tang , James D. Meindl, Aphysicalalpha-power law MOSFET model, Proceedings of the 1999 international symposium on Low power electronics and design, p.218-222, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313930]
A. Bravaix, C. Guerin, V. Huard, D. Roy, J. M. Roux, and E. Vincent. 2009. Hot-carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS'09). IEEE Press, 531--548.
Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-Aware Clustered Power Gating, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.1, p.1-25, November 2010[doi>10.1145/1870109.1870112]
Naehyuck Chang , Jörg Henkel, Guest Editorial: Current Trends in Low-Power Design, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.1, p.1-8, November 2010[doi>10.1145/1870109.1870110]
A. Chattopadhyay , D. Zhang , D. Kammler , E. M. Witte, Power-efficient Instruction Encoding Optimization for Embedded Processors, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.595-600, January 06-10, 2007[doi>10.1109/VLSID.2007.129]
Niket Choudhary , Salil Wadhavkar , Tanmay Shah , Hiran Mayukh , Jayneel Gandhi , Brandon Dwiel , Sandeep Navada , Hashem Najaf-abadi , Eric Rotenberg, FabScalar: Automating Superscalar Core Design, IEEE Micro, v.32 n.3, p.48-59, May 2012[doi>10.1109/MM.2012.23]
Michael DeBole , Ramakrishnan Krishnan , Varsha Balakrishnan , Wenping Wang , Hong Luo , Yu Wang , Yuan Xie , Yu Cao , N. Vijaykrishnan, New-age: a negative bias temperature instability-estimation framework for microarchitectural components, International Journal of Parallel Programming, v.37 n.4, p.417-431, August 2009[doi>10.1007/s10766-009-0104-y]
Mojtaba Ebrahimi , Fabian Oboril , Saman Kiamehr , Mehdi B. Tahoori, Aging-aware logic synthesis, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
F. Firouzi, S. Kiamehr, and M. Tahoori. 2013. Statistical analysis of BTI in the presence of process-induced voltage and temperature variations. In Proceedings of the 18<sup>th</sup> Asia and South Pacific Design Automation Conference (ASPDAC'13). 594--600.
Farshad Firouzi , Saman Kiamehr , Mehdi B. Tahoori, NBTI mitigation by optimized NOP assignment and insertion, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
A. Gebregiorgis, M. Ebrahimi, S. Kiamehr, F. Oboril, S. Hamdioui, and M. Tahoori. 2015. Aging mitigation in memory arrays using self-controlled bit-flipping technique. In Proceedings of the 20<sup>th</sup> Asia and South Pacific Design Automation Conference (ASPDAC'15). 231--236.
T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P. J. Wagner, F. Schanovsky, J. Franco, M. T. Luque, and M. Nelhiebel. 2011. The paradigm shift in understanding the bias temperature instability: From reaction-diffusion to switching oxide traps. IEEE Trans. Electron Devices 58, 11, 3652--3666.
S. Guertin and M. White. 2010. CMOS reliability challenges the future of commercial digital electronics and NASA. In NEPP Electronic Technology Workshop (ETW'10).
Erika Gunadi , Abhisek A. Sinkar , Nam Sung Kim , Mikko H. Lipasti, Combating Aging with the Colt Duty Cycle Equalizer, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.103-114, December 04-08, 2010[doi>10.1109/MICRO.2010.37]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
Kunhyuk Kang , Sang Phill Park , Kaushik Roy , Muhammad A. Alam, Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Omer Khan , Sandip Kundu, A self-adaptive system architecture to address transistor aging, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
S. Kim and J. Kim. 1999. Opcode encoding for low-power instruction fetch. Electron. Lett. 35, 13, 1064--1065.
Sanghamitra Roy, Mitigating NBTI in the physical register file through stress prediction, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.345-351, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378662]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Y. Kunitake, T. Sato, and H. Yasuura. 2010. Signal probability control for relieving NBTI in SRAM cells. In Proceedings of the 11<sup>th</sup> International Symposium on Quality Electronic Design (ISQED'10). IEEE Computer Society, 660--666.
Lin Li , Youtao Zhang , Jun Yang , Jianhua Zhao, Proactive NBTI mitigation for busy functional units in out-of-order microprocessors, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
S. Mahapatra. 2014. Bias temperature instability in HKMG MOSFETs: Characterization, process dependence, DC/AC modeling and stochastic effects. Tutorial Topic 1.2, Indian Institute of Technology Bombay.
E. Mintarno , J. Skaf , Rui Zheng , J. B. Velamala , Yu Cao , S. Boyd , R. W. Dutton , S. Mitra, Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.760-773, May 2011[doi>10.1109/TCAD.2010.2100531]
S. Mitra, K. Brelsford, Y. Kim, H. Lee, and Y. Li. 2011. Robust system design to overcome CMOS reliability challenges. IEEE J. Emerg. Select. Topics Circ. Syst. 1, 1, 30--41.
S. Mittl, A. Swift, E. Wu, D. Ioannou, F. Chen, G. Massey, N. Rahim, M. Hauser, P. Hyde, J. Lukaitis, S. Rauch, S. Saroop, and Y. Wang. 2012. Reliability characterization of 32nm high-K metal gate SOI technology with embedded DRAM. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS'12). IEEE Press, 6A.5.1--6A.5.7.
Y. Miura and Y. Matukura. 1966. Investigation of silicon-silicon dioxide interface using MOS structure. Jpn. J. Appl. Phys. 5, 2.
T. Nigam, B. Parameshwaran, and G. Krause. 2009. Accurate product lifetime predictions based on device-level measurements. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS'09). 634--639.
F. Oboril, F. Firouzi, S. Kiamehr, and M. B. Tahoori. 2013. Negative bias temperature instability-aware instruction scheduling: A cross-layer approach. J. Low Power Electron. 9, 4, 389--402.
F. Oboril and M. B. Tahoori. 2012. Reducing wearout in embedded processors using proactive fine-grained dynamic runtime adaptation. In Proceedings of the 17<sup>th</sup> IEEE European Test Symposium (ETS'12). IEEE Computer Society Press, 68--73.
Fabian Oboril , Mehdi B. Tahoori, MTTF-balanced pipeline design, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
F. Oboril and M. B. Tahoori. 2014a. Aging-aware design of microprocessor instruction pipelines. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33, 5, 704--716.
F. Oboril and M. B. Tahoori. 2014b. ArISE: Aging-aware instruction set encoding for lifetime improvement. In Proceedings of the 19<sup>th</sup> Asia and South Pacific Design Automation Conference (ASPDAC'14). 207--212.
S. Pae, M. Agostinelli, M. Brazier, R. Chau, G. Dewey, T. Ghani, M. Hattendorf, J. Hicks, J. Kavalieros, K. Kuhn, M. Kuhn, J. Maiz, M. Metz, K. Mistry, C. Prasad, S. Ramey, A. Roskowski, J. Sandford, C. Thomas, J. Thomas, C. Wiegand, and J. Wiedemer. 2008. BTI reliability of 45 nm high-K + metal-gate process technology. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS'08). IEEE Press, 352--357.
Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
John Sartori , Ben Ahrens , Rakesh Kumar, Power balanced pipelines, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169032]
T. Shah. 2010. FabMem: A multiported RAM and CAM compiler for superscalar design space exploration. Ph.D. dissertation, North Carolina State University. http://www.lib.ncsu.edu/resolver/1840.16/5999.
Taniya Siddiqua , Sudhanva Gurumurthi, A multi-level approach to reduce the impact of NBTI on processor functional units, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785498]
Taniya Siddiqua , Sudhanva Gurumurthi, Enhancing NBTI recovery in SRAM arrays through recovery boosting, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.616-629, April 2012[doi>10.1109/TVLSI.2011.2109973]
D. Simon. 2013. Evolutionary Optimization Algorithms. John Wiley and Sons.
E. Takeda, Y. Nakagome, H. Kume, and S. Asai. 1983. New hot-carrier injection and device degradation in submicron MOSFETs. IEE Proc. Solid-State Electron Devices 130, 3, 144--150.
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
Shuai Wang , Tao Jin , Chuanlei Zheng , Guangshan Duan, Low power aging-aware register file design by duty cycle balancing, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
W. Wang, V. Reddy, A. T. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao. 2007. Compact modeling and simulation of circuit reliability for 65-nm CMOS technology. IEEE Trans. Device Mater. Reliab. 7, 4, 509--517.
Yu Wang , Xiaoming Chen , Wenping Wang , Varsha Balakrishnan , Yu Cao , Yuan Xie , Huazhong Yang, On the efficacy of input Vector Control to mitigate NBTI effects and leakage power, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.19-26, March 16-18, 2009[doi>10.1109/ISQED.2009.4810264]
C. C. Wu, D. W. Lin, A. Keshavarzi, C. H. Huang, C. T. Chan, C. H. Tseng, C. L. Chen, C. Y. Hsieh, K. Y. Wong, M. L. Cheng, T. H. Li, Y. C. Lin, L. Y. Yang, C. P. Lin, C. S. Hou, H. C. Lin, J. L. Yang, K. F. Yu, M. J. Chen, T. H. Hsieh, Y. C. Peng, C. H. Chou, C. J. Lee, C. W. Huang, C. Y. Lu, F. K. Yang, H. K. Chen, L. W. Weng, P. C. Yen, S. H. WANG, S. W. Chang, S. W. Chuang, T. C. Gan, T. L. Wu, T. Y. Lee, W. S. Huang, Y. J. Huang, Y. W. Tseng, C. M. Wu, E. Ou-Yang, K. Y. Hsu, L. T. Lin, S. B. Wang, T. M. Kwok, C. C. Su, C. H. Tsai, M. J. Huang, H. M. Lin, A. S. Chang, S. H. Liao, L. S. Chen, J. H. Chen, P. S. Lim, X. F. Yu, S. Y. Ku, Y. B. Lee, P. C. Hsieh, P. W. Wang, Y. H. Chiu, S. S. Lin, H. J. Tao, M. Cao, and Y. J. Mii. 2010. High performance 22/20nm FinFET CMOS devices with advanced high-K/metal gate scheme. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'10). 27.1.1--27.1.4.
Xin-She Yang, Nature-Inspired Metaheuristic Algorithms: Second Edition, Luniver Press, 2010
Xiangning Yang , Kewal Saluja, Combating NBTI Degradation via Gate Sizing, Proceedings of the 8th International Symposium on Quality Electronic Design, p.47-52, March 26-28, 2007[doi>10.1109/ISQED.2007.48]
