library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ADC_Manager is
port(
CLK : in std_logic
);
end entity;

architecture arc of Uni_Projektas is
begin

end architecture;