# FPGA_Design 
The directions to configure the FPGA are included in the testbench itself.
The testbench is written for a 4 bits full adder.
