\hypertarget{struct_u_s_a_r_t___type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}{SR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}{DR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}{B\+RR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}{C\+R3}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}{G\+T\+PR}
\item 
uint16\+\_\+t \hyperlink{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}{R\+E\+S\+E\+R\+V\+E\+D6}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\subsection{Member Data Documentation}
\index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!B\+RR@{B\+RR}}
\index{B\+RR@{B\+RR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+RR}{BRR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+B\+RR}\hypertarget{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}{}\label{struct_u_s_a_r_t___type_def_a2044eb2a0a8a731400d309741bceb2f7}
U\+S\+A\+RT Baud rate register, Address offset\+: 0x08 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}{}\label{struct_u_s_a_r_t___type_def_a5de50313b1437f7f926093f00902d37a}
U\+S\+A\+RT Control register 1, Address offset\+: 0x0C \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}{}\label{struct_u_s_a_r_t___type_def_a2a494156d185762e4596696796c393bc}
U\+S\+A\+RT Control register 2, Address offset\+: 0x10 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!C\+R3@{C\+R3}}
\index{C\+R3@{C\+R3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R3}{CR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+C\+R3}\hypertarget{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}{}\label{struct_u_s_a_r_t___type_def_a2b9d1df38cb1d745305c8190a8707a0f}
U\+S\+A\+RT Control register 3, Address offset\+: 0x14 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}{}\label{struct_u_s_a_r_t___type_def_accee34aaec89aad4aeef512bba173ae5}
U\+S\+A\+RT Data register, Address offset\+: 0x04 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!G\+T\+PR@{G\+T\+PR}}
\index{G\+T\+PR@{G\+T\+PR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+T\+PR}{GTPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+G\+T\+PR}\hypertarget{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}{}\label{struct_u_s_a_r_t___type_def_abe51502097b1fd281d0a2a1b157d769e}
U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x18 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}{}\label{struct_u_s_a_r_t___type_def_a84ccd64c74c8dbc78b94172ce759de10}
Reserved, 0x02 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}{}\label{struct_u_s_a_r_t___type_def_a6d78680272a465db0ee43eba4e9c54f3}
Reserved, 0x06 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}{}\label{struct_u_s_a_r_t___type_def_af2b7924854e56d0ebd3e8699dfd0e369}
Reserved, 0x0A \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}{}\label{struct_u_s_a_r_t___type_def_a158066c974911c14efd7ea492ea31137}
Reserved, 0x0E \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}{}\label{struct_u_s_a_r_t___type_def_a6ac527c7428ad8807a7740c1f33f0351}
Reserved, 0x12 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}{}\label{struct_u_s_a_r_t___type_def_aa893512291681dfbecc5baa899cfafbf}
Reserved, 0x16 \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}{}\label{struct_u_s_a_r_t___type_def_acd89bb1cba0381c2be8a551e6d14e9f7}
Reserved, 0x1A \index{U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!U\+S\+A\+R\+T\+\_\+\+Type\+Def@{U\+S\+A\+R\+T\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}{}\label{struct_u_s_a_r_t___type_def_a3f1fd9f0c004d3087caeba4815faa41c}
U\+S\+A\+RT Status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
