Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Feb 19 12:23:47 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sipo_shift_register_timing_summary_routed.rpt -pb sipo_shift_register_timing_summary_routed.pb -rpx sipo_shift_register_timing_summary_routed.rpx -warn_on_violation
| Design       : sipo_shift_register
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.986ns  (logic 2.703ns (67.802%)  route 1.283ns (32.198%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[0]/Q
                         net (fo=1, routed)           1.283     1.552    out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.434     3.986 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.986    out[0]
    U16                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.981ns  (logic 2.730ns (68.577%)  route 1.251ns (31.423%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  out_reg[5]_lopt_replica/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.251     1.520    out_reg[5]_lopt_replica_1
    M19                  OBUF (Prop_obuf_I_O)         2.461     3.981 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.981    out[5]
    M19                                                               r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.969ns  (logic 2.720ns (68.518%)  route 1.250ns (31.482%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[1]_lopt_replica/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.250     1.519    out_reg[1]_lopt_replica_1
    P18                  OBUF (Prop_obuf_I_O)         2.451     3.969 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.969    out[1]
    P18                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.969ns  (logic 2.729ns (68.764%)  route 1.240ns (31.236%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  out_reg[6]_lopt_replica/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.240     1.509    out_reg[6]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         2.460     3.969 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.969    out[6]
    N18                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.953ns  (logic 2.715ns (68.676%)  route 1.238ns (31.324%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  out_reg[2]_lopt_replica/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.238     1.507    out_reg[2]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         2.446     3.953 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.953    out[2]
    R18                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.939ns  (logic 2.688ns (68.247%)  route 1.251ns (31.753%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  out_reg[3]_lopt_replica/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.251     1.520    out_reg[3]_lopt_replica_1
    T17                  OBUF (Prop_obuf_I_O)         2.419     3.939 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.939    out[3]
    T17                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.926ns  (logic 2.686ns (68.425%)  route 1.240ns (31.575%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  out_reg[4]_lopt_replica/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.240     1.509    out_reg[4]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         2.417     3.926 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.926    out[4]
    U17                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.861ns  (logic 2.710ns (70.187%)  route 1.151ns (29.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  out_reg[7]/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  out_reg[7]/Q
                         net (fo=3, routed)           1.151     1.420    out_OBUF[7]
    R17                  OBUF (Prop_obuf_I_O)         2.441     3.861 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.861    out[7]
    R17                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.031ns  (logic 0.812ns (39.972%)  route 1.219ns (60.028%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  rst_IBUF_inst/O
                         net (fo=14, routed)          1.219     2.031    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            out_reg[2]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.031ns  (logic 0.812ns (39.972%)  route 1.219ns (60.028%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  rst_IBUF_inst/O
                         net (fo=14, routed)          1.219     2.031    rst_IBUF
    SLICE_X0Y1           FDRE                                         r  out_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[2]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[2]/Q
                         net (fo=2, routed)           0.101     0.201    out_OBUF[2]
    SLICE_X1Y1           FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.599%)  route 0.115ns (53.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  out_reg[4]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[4]/Q
                         net (fo=2, routed)           0.115     0.215    out_OBUF[4]
    SLICE_X0Y3           FDRE                                         r  out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.599%)  route 0.115ns (53.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  out_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[6]/Q
                         net (fo=2, routed)           0.115     0.215    out_OBUF[6]
    SLICE_X0Y5           FDRE                                         r  out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.468%)  route 0.153ns (60.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  out_reg[3]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[3]/Q
                         net (fo=2, routed)           0.153     0.253    out_OBUF[3]
    SLICE_X1Y1           FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.313%)  route 0.154ns (60.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  out_reg[5]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[5]/Q
                         net (fo=2, routed)           0.154     0.254    out_OBUF[5]
    SLICE_X0Y3           FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.302%)  route 0.154ns (60.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[2]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[2]/Q
                         net (fo=2, routed)           0.154     0.254    out_OBUF[2]
    SLICE_X1Y1           FDRE                                         r  out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.100ns (39.071%)  route 0.156ns (60.929%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  out_reg[5]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[5]/Q
                         net (fo=2, routed)           0.156     0.256    out_OBUF[5]
    SLICE_X0Y3           FDRE                                         r  out_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.100ns (38.780%)  route 0.158ns (61.220%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  out_reg[1]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[1]/Q
                         net (fo=1, routed)           0.158     0.258    out_OBUF[1]
    SLICE_X0Y1           FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.100ns (37.761%)  route 0.165ns (62.239%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  out_reg[4]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[4]/Q
                         net (fo=2, routed)           0.165     0.265    out_OBUF[4]
    SLICE_X0Y3           FDRE                                         r  out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.100ns (37.761%)  route 0.165ns (62.239%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  out_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out_reg[6]/Q
                         net (fo=2, routed)           0.165     0.265    out_OBUF[6]
    SLICE_X0Y5           FDRE                                         r  out_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





