rtl/verilog/ahb3/mpsoc_ahb3_peripheral_bridge.sv
rtl/verilog/ahb3/mpsoc_ahb3_uart.sv
rtl/verilog/wb/mpsoc_wb_peripheral_bridge.sv
rtl/verilog/wb/mpsoc_wb_uart.sv
rtl/verilog/core/mpsoc_uart_fifo.sv
rtl/verilog/core/mpsoc_uart_interrupt.sv
rtl/verilog/core/mpsoc_uart_rx.sv
rtl/verilog/core/mpsoc_uart_tx.sv

bench/verilog/regression/mpsoc_msi_testbench.sv
