{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598253730890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598253730897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 24 19:22:10 2020 " "Processing started: Mon Aug 24 19:22:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598253730897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253730897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stream_from_memory -c stream_from_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off stream_from_memory -c stream_from_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253730897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598253731376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598253731377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "convolution_kernel_valid stream_from_memory.sv(129) " "Verilog HDL Implicit Net warning at stream_from_memory.sv(129): created implicit net for \"convolution_kernel_valid\"" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stream_from_memory " "Elaborating entity \"stream_from_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598253740536 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "destination_pointer_reg stream_from_memory.sv(48) " "Verilog HDL warning at stream_from_memory.sv(48): object destination_pointer_reg used but never assigned" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1598253740537 "|stream_from_memory"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "stream_from_memory.sv(253) " "Verilog HDL Case Statement warning at stream_from_memory.sv(253): incomplete case statement has no default case item" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 253 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1598253740540 "|stream_from_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_from_memory.sv(253) " "Verilog HDL Case Statement information at stream_from_memory.sv(253): all case item expressions in this case statement are onehot" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598253740540 "|stream_from_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 stream_from_memory.sv(320) " "Verilog HDL assignment warning at stream_from_memory.sv(320): truncated value with size 16 to match size of target (8)" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598253740541 "|stream_from_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 stream_from_memory.sv(324) " "Verilog HDL assignment warning at stream_from_memory.sv(324): truncated value with size 16 to match size of target (8)" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598253740541 "|stream_from_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 stream_from_memory.sv(349) " "Verilog HDL assignment warning at stream_from_memory.sv(349): truncated value with size 16 to match size of target (8)" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598253740541 "|stream_from_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 stream_from_memory.sv(353) " "Verilog HDL assignment warning at stream_from_memory.sv(353): truncated value with size 16 to match size of target (8)" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598253740541 "|stream_from_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_from_memory.sv(274) " "Verilog HDL Case Statement information at stream_from_memory.sv(274): all case item expressions in this case statement are onehot" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 274 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598253740542 "|stream_from_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "destination_pointer_reg 0 stream_from_memory.sv(48) " "Net \"destination_pointer_reg\" at stream_from_memory.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1598253740545 "|stream_from_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo scfifo:src_rd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"scfifo:src_rd_fifo\"" {  } { { "stream_from_memory.sv" "src_rd_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scfifo:src_rd_fifo " "Elaborated megafunction instantiation \"scfifo:src_rd_fifo\"" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scfifo:src_rd_fifo " "Instantiated megafunction \"scfifo:src_rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253740772 ""}  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598253740772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rnv " "Found entity 1: scfifo_rnv" {  } { { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rnv scfifo:src_rd_fifo\|scfifo_rnv:auto_generated " "Elaborating entity \"scfifo_rnv\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_efv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_efv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_efv " "Found entity 1: a_dpfifo_efv" {  } { { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_efv scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo " "Elaborating entity \"a_dpfifo_efv\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\"" {  } { { "db/scfifo_rnv.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_efv.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_efv.tdf" "almost_full_comparer" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_efv.tdf" "three_comparison" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253740989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253740989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_efv.tdf" "rd_ptr_msb" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253740990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253741040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253741040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_efv.tdf" "usedw_counter" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253741092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253741092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_efv.tdf" "wr_ptr" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"convolution_calc:convolution\"" {  } { { "stream_from_memory.sv" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741257 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598253741274 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598253741274 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598253741274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\"" {  } { { "../ml_inference/convolution_calc.sv" "my\[0\].mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253741317 ""}  } { { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598253741317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aco " "Found entity 1: mult_aco" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253741365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253741365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_aco convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated " "Elaborating entity \"mult_aco\" for hierarchy \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\"" {  } { { "../ml_inference/convolution_calc.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253741469 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 37 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 67 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 97 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 127 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 157 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 187 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 217 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 247 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 277 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 307 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 337 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 367 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 397 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 427 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 457 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 487 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253742161 "|stream_from_memory|scfifo:src_rd_fifo|scfifo_rnv:auto_generated|a_dpfifo_efv:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598253742161 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598253742161 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743546 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598253743546 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598253743546 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[2\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[2].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[1\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[1].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[2\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[2].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[1\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 135 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[1].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1 " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|mac_mult1\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\] " "Synthesized away node \"convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\|result\[0\]\"" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_aco.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } } { "../ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743639 "|stream_from_memory|convolution_calc:convolution|fp_mlt:my[0].mx[0].mlt|lpm_mult:multiply|mult_aco:auto_generated|mac_out2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1598253743639 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1598253743639 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "stream_from_memory.sv" "Mult0" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 279 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598253743833 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598253743833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 279 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253743850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598253743850 ""}  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 279 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598253743850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vct " "Found entity 1: mult_vct" {  } { { "db/mult_vct.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/mult_vct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598253743894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253743894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[0\] VCC " "Pin \"m_byteenable\[0\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[1\] VCC " "Pin \"m_byteenable\[1\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[2\] VCC " "Pin \"m_byteenable\[2\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[3\] VCC " "Pin \"m_byteenable\[3\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[4\] VCC " "Pin \"m_byteenable\[4\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[5\] VCC " "Pin \"m_byteenable\[5\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[6\] VCC " "Pin \"m_byteenable\[6\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_byteenable\[7\] VCC " "Pin \"m_byteenable\[7\]\" is stuck at VCC" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_byteenable[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_write GND " "Pin \"m_write\" is stuck at GND" {  } { { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598253744254 "|stream_from_memory|m_write"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598253744254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598253744329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3998 " "3998 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598253744823 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "scfifo:dst_wr_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"scfifo:dst_wr_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 33 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 177 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253744832 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "scfifo:dst_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"scfifo:dst_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/altsyncram_9tb1.tdf" 33 2 0 } } { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/a_dpfifo_efv.tdf" 43 2 0 } } { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/db/scfifo_rnv.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 108 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253744833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598253745109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598253745109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598253745296 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598253745296 ""} { "Info" "ICUT_CUT_TM_LCELLS" "502 " "Implemented 502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598253745296 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598253745296 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598253745296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598253745296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598253745375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 24 19:22:25 2020 " "Processing ended: Mon Aug 24 19:22:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598253745375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598253745375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598253745375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598253745375 ""}
