// Seed: 3411272922
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wor id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_3 * id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1
    , id_7,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    output tri0 id_5
);
  assign id_7 = 1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_5 = -1;
  wire id_8;
  ;
endmodule
