{
    "name": "SprintRV",
    "folder": "SprintRV",
    "sim_files": [
        "rtl/tb/bus.v",
        "rtl/tb/console.v",
        "rtl/tb/ram.v",
        "rtl/tb/simple_system.v",
        "rtl/tb/timer.v"
    ],
    "files": [
        "rtl/core/core_top.v",
        "rtl/core/ctrl/ctrl.v",
        "rtl/core/dec/id.v",
        "rtl/core/dec/id_ex.v",
        "rtl/core/exu/div.v",
        "rtl/core/exu/ex.v",
        "rtl/core/exu/ex_mem.v",
        "rtl/core/ifu/bp.v",
        "rtl/core/ifu/if_id.v",
        "rtl/core/ifu/ifu.v",
        "rtl/core/include/defines.v",
        "rtl/core/lsu/mem.v",
        "rtl/core/lsu/mem_wb.v",
        "rtl/core/wb/csr.v",
        "rtl/core/wb/gpr.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/CastoHu/SprintRV",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "core_top",
            "file": "rtl/core/core_top.v"
        },
        {
            "module": "ctrl",
            "file": "rtl/core/ctrl/ctrl.v"
        },
        {
            "module": "id",
            "file": "rtl/core/dec/id.v"
        },
        {
            "module": "id_ex",
            "file": "rtl/core/dec/id_ex.v"
        },
        {
            "module": "div",
            "file": "rtl/core/exu/div.v"
        },
        {
            "module": "ex",
            "file": "rtl/core/exu/ex.v"
        },
        {
            "module": "ex_mem",
            "file": "rtl/core/exu/ex_mem.v"
        },
        {
            "module": "branch_prediction",
            "file": "rtl/core/ifu/bp.v"
        },
        {
            "module": "module",
            "file": "rtl/core/ifu/bp.v"
        },
        {
            "module": "if_id",
            "file": "rtl/core/ifu/if_id.v"
        },
        {
            "module": "ifu",
            "file": "rtl/core/ifu/ifu.v"
        },
        {
            "module": "mem",
            "file": "rtl/core/lsu/mem.v"
        },
        {
            "module": "mem_wb",
            "file": "rtl/core/lsu/mem_wb.v"
        },
        {
            "module": "csr_file",
            "file": "rtl/core/wb/csr.v"
        },
        {
            "module": "update",
            "file": "rtl/core/wb/csr.v"
        },
        {
            "module": "regfile",
            "file": "rtl/core/wb/gpr.v"
        },
        {
            "module": "is",
            "file": "rtl/tb/bus.v"
        },
        {
            "module": "bus",
            "file": "rtl/tb/bus.v"
        },
        {
            "module": "is",
            "file": "rtl/tb/console.v"
        },
        {
            "module": "console",
            "file": "rtl/tb/console.v"
        },
        {
            "module": "ram",
            "file": "rtl/tb/ram.v"
        },
        {
            "module": "simple_system",
            "file": "rtl/tb/simple_system.v"
        },
        {
            "module": "is",
            "file": "rtl/tb/timer.v"
        },
        {
            "module": "timer",
            "file": "rtl/tb/timer.v"
        }
    ],
    "module_graph": {
        "core_top": [
            "simple_system"
        ],
        "ctrl": [
            "core_top"
        ],
        "id": [
            "core_top"
        ],
        "id_ex": [
            "core_top"
        ],
        "div": [
            "core_top"
        ],
        "ex": [
            "core_top"
        ],
        "ex_mem": [
            "core_top"
        ],
        "branch_prediction": [
            "core_top",
            "branch_prediction"
        ],
        "module": [
            "core_top",
            "ctrl",
            "id",
            "id_ex",
            "div",
            "ex",
            "ex_mem",
            "if_id",
            "ifu",
            "mem",
            "mem_wb",
            "csr_file",
            "regfile",
            "ram",
            "simple_system"
        ],
        "if_id": [
            "core_top"
        ],
        "ifu": [
            "core_top"
        ],
        "mem": [
            "core_top"
        ],
        "mem_wb": [
            "core_top"
        ],
        "csr_file": [
            "core_top"
        ],
        "update": [],
        "regfile": [
            "core_top"
        ],
        "is": [],
        "bus": [
            "simple_system"
        ],
        "console": [
            "simple_system"
        ],
        "ram": [
            "simple_system"
        ],
        "simple_system": [],
        "timer": [
            "simple_system"
        ]
    },
    "module_graph_inverse": {
        "core_top": [
            "module",
            "ifu",
            "branch_prediction",
            "if_id",
            "id",
            "id_ex",
            "ex",
            "div",
            "ex_mem",
            "mem",
            "mem_wb",
            "ctrl",
            "csr_file",
            "regfile"
        ],
        "ctrl": [
            "module"
        ],
        "id": [
            "module"
        ],
        "id_ex": [
            "module"
        ],
        "div": [
            "module"
        ],
        "ex": [
            "module"
        ],
        "ex_mem": [
            "module"
        ],
        "branch_prediction": [
            "branch_prediction"
        ],
        "module": [],
        "if_id": [
            "module"
        ],
        "ifu": [
            "module"
        ],
        "mem": [
            "module"
        ],
        "mem_wb": [
            "module"
        ],
        "csr_file": [
            "module"
        ],
        "update": [],
        "regfile": [
            "module"
        ],
        "is": [],
        "bus": [],
        "console": [],
        "ram": [
            "module"
        ],
        "simple_system": [
            "module",
            "bus",
            "ram",
            "console",
            "timer",
            "core_top"
        ],
        "timer": []
    },
    "non_tb_files": [
        "rtl/core/core_top.v",
        "rtl/core/ctrl/ctrl.v",
        "rtl/core/dec/id.v",
        "rtl/core/dec/id_ex.v",
        "rtl/core/exu/div.v",
        "rtl/core/exu/ex.v",
        "rtl/core/exu/ex_mem.v",
        "rtl/core/ifu/bp.v",
        "rtl/core/ifu/if_id.v",
        "rtl/core/ifu/ifu.v",
        "rtl/core/include/defines.v",
        "rtl/core/lsu/mem.v",
        "rtl/core/lsu/mem_wb.v",
        "rtl/core/wb/csr.v",
        "rtl/core/wb/gpr.v"
    ]
}