Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jun 13 14:12:19 2025
| Host         : dator2-Latitude-5430 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -file timing_synth.log
| Design       : system_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.279       -1.823                     12                47606       -0.191       -0.796                      7                47536        0.264        0.000                       0                 22854  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
CLK_40MHz_FPGA                       {0.000 12.500}       25.000          40.000          
  clk_out1_gen_clks                  {0.000 12.500}       25.000          40.000          
  clk_out2_gen_clks                  {0.000 5.000}        10.000          100.000         
  clk_out3_gen_clks                  {0.000 2.500}        5.000           200.000         
  clkfbout_gen_clks                  {0.000 12.500}       25.000          40.000          
RGMII_rxc                            {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 5.000}        10.000          100.000         
clk_fpga_1                           {0.000 2.500}        5.000           200.000         
clk_fpga_2                           {0.000 2.500}        5.000           200.000         
  clk_10                             {0.000 50.000}       100.000         10.000          
    gmii_clk_2_5m_out                {0.000 200.000}      400.000         2.500           
  clkfbout                           {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                  {0.000 4.000}        8.000           125.000         
    system_sys_rgmii_0_rgmii_tx_clk  {0.000 4.000}        8.000           125.000         
  gmii_clk_25m_out                   {0.000 20.000}       40.000          25.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
  clk_div_sel_0_s                    {0.000 8.000}        16.000          62.500          
  clk_div_sel_1_s                    {0.000 4.000}        8.000           125.000         
system_sys_rgmii_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_40MHz_FPGA                                                                                                                                                           7.500        0.000                       0                     1  
  clk_out1_gen_clks         23.897        0.000                      0                    1        0.125        0.000                      0                    1       12.000        0.000                       0                     3  
  clk_out2_gen_clks                                                                                                                                                      8.408        0.000                       0                     2  
  clk_out3_gen_clks         -0.279       -1.823                     12                 1116        0.129        0.000                      0                 1116        1.646        0.000                       0                   433  
  clkfbout_gen_clks                                                                                                                                                     23.408        0.000                       0                     3  
RGMII_rxc                    4.998        0.000                      0                   39        0.037        0.000                      0                   39        3.500        0.000                       0                    29  
clk_fpga_0                   5.066        0.000                      0                26369        0.035        0.000                      0                26369        3.870        0.000                       0                 10750  
clk_fpga_1                   3.961        0.000                      0                    4        0.037        0.000                      0                    4        0.264        0.000                       0                     7  
clk_fpga_2                   2.286        0.000                      0                  420        0.037        0.000                      0                  420        0.264        0.000                       0                   210  
  clk_10                                                                                                                                                                98.530        0.000                       0                     2  
    gmii_clk_2_5m_out                                                                                                                                                  398.408        0.000                       0                     2  
  clkfbout                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out          5.251        0.000                      0                   53       -0.101       -0.605                      6                   53        3.500        0.000                       0                    48  
  gmii_clk_25m_out                                                                                                                                                      38.408        0.000                       0                     3  
rx_clk                       0.433        0.000                      0                13805        0.037        0.000                      0                13805        1.146        0.000                       0                 10735  
  clk_div_sel_0_s           12.506        0.000                      0                 1344        0.037        0.000                      0                 1344        6.870        0.000                       0                   624  
  clk_div_sel_1_s            4.506        0.000                      0                 1344        0.037        0.000                      0                 1344        2.870        0.000                       0                   624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_gen_clks                clk_out3_gen_clks                      3.745        0.000                      0                    1       -0.191       -0.191                      1                    1  
system_sys_rgmii_0_rgmii_rx_clk  RGMII_rxc                              0.301        0.000                      0                    5        0.561        0.000                      0                    5  
clk_div_sel_0_s                  clk_fpga_0                             7.136        0.000                      0                   60                                                                        
clk_div_sel_1_s                  clk_fpga_0                             7.136        0.000                      0                   60                                                                        
gmii_clk_125m_out                system_sys_rgmii_0_rgmii_tx_clk        0.709        0.000                      0                    5        1.097        0.000                      0                    5  
clk_fpga_0                       clk_div_sel_0_s                        5.061        0.000                      0                  132                                                                        
clk_fpga_0                       clk_div_sel_1_s                        5.061        0.000                      0                  132                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_div_sel_0_s    clk_div_sel_0_s         13.907        0.000                      0                   52        0.664        0.000                      0                   52  
**async_default**  clk_div_sel_1_s    clk_div_sel_1_s          5.907        0.000                      0                   52        0.664        0.000                      0                   52  
**async_default**  clk_fpga_0         clk_fpga_0               7.618        0.000                      0                 2554        0.750        0.000                      0                 2554  
**async_default**  rx_clk             rx_clk                   1.809        0.000                      0                 1768        0.305        0.000                      0                 1768  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_40MHz_FPGA
  To Clock:  CLK_40MHz_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_40MHz_FPGA
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK_40MHz_FPGA }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751               gen_clks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000               gen_clks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500                gen_clks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500                gen_clks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clks
  To Clock:  clk_out1_gen_clks

Setup :            0  Failing Endpoints,  Worst Slack       23.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.897ns  (required time - arrival time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_gen_clks rise@25.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.629ns (71.477%)  route 0.251ns (28.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 22.857 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.476    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.346    -2.870 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.224    gen_clks/inst/clk_out1_gen_clks
                         BUFG (Prop_bufg_I_O)         0.085    -2.139 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    ref_pll/clk_out1
                         FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397    -1.158 f  ref_pll/refclk_div_reg/Q
                         net (fo=2, unplaced)         0.251    -0.907    ref_pll/refclk_div
                         LUT1 (Prop_lut1_I0_O)        0.232    -0.675 r  ref_pll/refclk_div_i_1/O
                         net (fo=1, unplaced)         0.000    -0.675    ref_pll/refclk_div_i_1_n_0
                         FDRE                                         r  ref_pll/refclk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clks rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000    25.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761    25.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.200    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.472    21.728 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.613    22.341    gen_clks/inst/clk_out1_gen_clks
                         BUFG (Prop_bufg_I_O)         0.077    22.418 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.439    22.857    ref_pll/clk_out1
                         FDRE                                         r  ref_pll/refclk_div_reg/C
                         clock pessimism              0.443    23.300    
                         clock uncertainty           -0.121    23.178    
                         FDRE (Setup_fdre_C_D)        0.043    23.221    ref_pll/refclk_div_reg
  -------------------------------------------------------------------
                         required time                         23.221    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                 23.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clks rise@0.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.245ns (66.311%)  route 0.124ns (33.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.303    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.759    -1.456 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.136    gen_clks/inst/clk_out1_gen_clks
                         BUFG (Prop_bufg_I_O)         0.026    -1.110 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.996    ref_pll/clk_out1
                         FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.849 f  ref_pll/refclk_div_reg/Q
                         net (fo=2, unplaced)         0.124    -0.725    ref_pll/refclk_div
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.627 r  ref_pll/refclk_div_i_1/O
                         net (fo=1, unplaced)         0.000    -0.627    ref_pll/refclk_div_i_1_n_0
                         FDRE                                         r  ref_pll/refclk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.637    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -1.755 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.418    gen_clks/inst/clk_out1_gen_clks
                         BUFG (Prop_bufg_I_O)         0.029    -1.389 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.259    -1.130    ref_pll/clk_out1
                         FDRE                                         r  ref_pll/refclk_div_reg/C
                         clock pessimism              0.279    -0.851    
                         FDRE (Hold_fdre_C_D)         0.099    -0.752    ref_pll/refclk_div_reg
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clks
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408               gen_clks/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360              gen_clks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000               ref_pll/refclk_div_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000               ref_pll/refclk_div_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_gen_clks
  To Clock:  clk_out2_gen_clks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_gen_clks
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408                gen_clks/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360              gen_clks/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_gen_clks
  To Clock:  clk_out3_gen_clks

Setup :           12  Failing Endpoints,  Worst Slack       -0.279ns,  Total Violation       -1.823ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 ref_pll/shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/adj_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 2.261ns (44.169%)  route 2.858ns (55.831%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 2.857 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.476    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.346    -2.870 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.646    -2.224    gen_clks/inst/clk_out3_gen_clks
                         BUFG (Prop_bufg_I_O)         0.085    -2.139 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, unplaced)       0.584    -1.555    ref_pll/clk_out3
                         FDRE                                         r  ref_pll/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397    -1.158 f  ref_pll/shift_reg[15]/Q
                         net (fo=1, unplaced)         0.599    -0.559    ref_pll/shift_reg_n_0_[15]
                         LUT4 (Prop_lut4_I1_O)        0.232    -0.327 r  ref_pll/adj[28]_i_18/O
                         net (fo=1, unplaced)         0.938     0.611    ref_pll/adj[28]_i_18_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     0.716 r  ref_pll/adj[28]_i_8/O
                         net (fo=27, unplaced)        0.414     1.130    ref_pll/adj[28]_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.105     1.235 r  ref_pll/adj[3]_i_14/O
                         net (fo=4, unplaced)         0.371     1.606    ref_pll/adj[3]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.105     1.711 r  ref_pll/adj[3]_i_10/O
                         net (fo=1, unplaced)         0.528     2.239    ref_pll/adj[3]_i_10_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     2.767 r  ref_pll/adj_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.775    ref_pll/adj_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.875 r  ref_pll/adj_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.875    ref_pll/adj_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.975 r  ref_pll/adj_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.975    ref_pll/adj_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.075 r  ref_pll/adj_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.075    ref_pll/adj_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.175 r  ref_pll/adj_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.175    ref_pll/adj_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.275 r  ref_pll/adj_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.275    ref_pll/adj_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.375 r  ref_pll/adj_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.375    ref_pll/adj_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     3.564 r  ref_pll/adj_reg[28]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     3.564    ref_pll/adj_reg[28]_i_2_n_7
                         FDRE                                         r  ref_pll/adj_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.200    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.472     1.728 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.613     2.341    gen_clks/inst/clk_out3_gen_clks
                         BUFG (Prop_bufg_I_O)         0.077     2.418 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, unplaced)       0.439     2.857    ref_pll/clk_out3
                         FDRE                                         r  ref_pll/adj_reg[28]/C
                         clock pessimism              0.443     3.300    
                         clock uncertainty           -0.087     3.213    
                         FDRE (Setup_fdre_C_D)        0.072     3.285    ref_pll/adj_reg[28]
  -------------------------------------------------------------------
                         required time                          3.285    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                 -0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ref_pll/ld_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ref_pll/locked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out3_gen_clks rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.245ns (65.694%)  route 0.128ns (34.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    -0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.303    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.759    -1.456 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.320    -1.136    gen_clks/inst/clk_out3_gen_clks
                         BUFG (Prop_bufg_I_O)         0.026    -1.110 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, unplaced)       0.114    -0.996    ref_pll/clk_out3
                         FDRE                                         r  ref_pll/ld_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.849 r  ref_pll/ld_reg[0]/Q
                         net (fo=3, unplaced)         0.128    -0.721    ref_pll/ld_reg_n_0_[0]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.623 r  ref_pll/locked_i_1/O
                         net (fo=1, unplaced)         0.000    -0.623    ref_pll/locked_i_1_n_0
                         FDRE                                         r  ref_pll/locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.637    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.392    -1.755 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.418    gen_clks/inst/clk_out3_gen_clks
                         BUFG (Prop_bufg_I_O)         0.029    -1.389 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, unplaced)       0.259    -1.130    ref_pll/clk_out3
                         FDRE                                         r  ref_pll/locked_reg/C
                         clock pessimism              0.279    -0.851    
                         FDRE (Hold_fdre_C_D)         0.099    -0.752    ref_pll/locked_reg
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_gen_clks
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408                gen_clks/inst/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360              gen_clks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.500       1.646                ref_pll/refclksmp_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.500       1.646                ref_pll/refclksmp_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clks
  To Clock:  clkfbout_gen_clks

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clks
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { gen_clks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408               gen_clks/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000               gen_clks/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_rxc
  To Clock:  RGMII_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/clock_speed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_rxc rise@8.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.602ns (36.762%)  route 1.036ns (63.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868     0.868 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.374     1.242    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319     2.561 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.278     2.839    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y118        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y118        IDDR (Prop_iddr_C_Q2)        0.448     3.287 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=2, unplaced)         0.646     3.932    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl_reg
                         LUT2 (Prop_lut2_I1_O)        0.154     4.086 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_i_1/O
                         net (fo=4, unplaced)         0.390     4.476    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/inband_ce
                         FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/clock_speed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.737     8.737 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.229     8.966    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
                         BUFG (Prop_bufg_I_O)         0.077     9.043 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=23, unplaced)        0.501     9.544    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk_0
                         FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/clock_speed_reg[0]/C
                         clock pessimism              0.131     9.674    
                         clock uncertainty           -0.035     9.639    
                         FDRE (Setup_fdre_C_CE)      -0.165     9.474    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/clock_speed_reg[0]
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  4.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc rise@0.000ns - RGMII_rxc rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.433ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.050     0.215    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
                         BUFG (Prop_bufg_I_O)         0.026     0.241 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=23, unplaced)        0.192     0.433    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.580 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/Q
                         net (fo=1, unplaced)         0.073     0.653    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync_reg1
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, unplaced)         0.195     0.549    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
                         BUFG (Prop_bufg_I_O)         0.029     0.578 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/O
                         net (fo=23, unplaced)        0.337     0.915    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/clk
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
                         clock pessimism             -0.337     0.578    
                         FDPE (Hold_fdpe_C_D)         0.038     0.616    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_rxc }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408                i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufg_rgmii_rx_clk/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500                i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_RXD_i_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP2ARSIZE[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.049ns (24.967%)  route 3.153ns (75.033%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 11.304 - 10.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.646     0.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.085     0.731 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.646     1.376    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     1.773 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.artrans_cntr_reg[4]/Q
                         net (fo=3, unplaced)         0.797     2.570    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[139]_0[4]
                         LUT6 (Prop_lut6_I0_O)        0.232     2.802 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr[7]_i_5/O
                         net (fo=4, unplaced)         0.371     3.173    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[4]
                         LUT4 (Prop_lut4_I1_O)        0.105     3.278 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arlen[3]_INST_0_i_2/O
                         net (fo=9, unplaced)         0.388     3.666    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr_reg[7]
                         LUT6 (Prop_lut6_I0_O)        0.105     3.771 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i[140]_i_1/O
                         net (fo=2, unplaced)         0.358     4.129    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/sr_axi_aruser__0[140]
                         LUT6 (Prop_lut6_I3_O)        0.105     4.234 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arsize[1]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.593     4.827    i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arsize[1]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.105     4.932 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_axi_arsize[0]_INST_0/O
                         net (fo=1, unplaced)         0.646     5.578    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP2_ARSIZE[0]
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP2ARSIZE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.613    10.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.077    10.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.613    11.304    i_system_wrapper/system_i/sys_ps7/inst/S_AXI_HP2_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/SAXIHP2ACLK
                         clock pessimism              0.040    11.344    
                         clock uncertainty           -0.154    11.190    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP2ACLK_SAXIHP2ARSIZE[0])
                                                     -0.546    10.644    i_system_wrapper/system_i/sys_ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         10.644    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  5.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.147ns (53.659%)  route 0.127ns (46.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.320     0.320    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.192     0.538    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
                         FDRE                                         r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.685 r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1067]/Q
                         net (fo=1, unplaced)         0.127     0.812    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
                         RAMD32                                       r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.337     0.703    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
                         RAMD32                                       r  i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.020     0.683    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     0.777    i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         10.000      7.640      IDELAY_X1Y66  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870                    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870                    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.397ns (60.796%)  route 0.256ns (39.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 6.129 - 5.000 ) 
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.646     0.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.085     0.731 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, unplaced)         0.584     1.315    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     1.712 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, unplaced)         0.256     1.968    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.613     5.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.077     5.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, unplaced)         0.439     6.129    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.040     6.170    
                         clock uncertainty           -0.083     6.087    
                         FDRE (Setup_fdre_C_D)       -0.158     5.929    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          5.929    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  3.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.320     0.320    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, unplaced)         0.114     0.460    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.607 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, unplaced)         0.073     0.680    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, unplaced)         0.259     0.625    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.020     0.605    
                         FDPE (Hold_fdpe_C_D)         0.038     0.643    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.734ns (31.624%)  route 1.587ns (68.376%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.646     0.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.085     0.731 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.584     1.315    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.085     1.400 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.584     1.984    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
                         FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     2.381 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR_reg[0]/Q
                         net (fo=9, unplaced)         0.820     3.201    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ADDR_WR_PHY[0]
                         LUT6 (Prop_lut6_I0_O)        0.232     3.433 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_2/O
                         net (fo=1, unplaced)         0.347     3.780    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.105     3.885 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.305    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG
                         FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.613     5.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.077     5.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.439     6.129    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.077     6.206 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.439     6.645    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
                         FDRE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]/C
                         clock pessimism              0.193     6.839    
                         clock uncertainty           -0.083     6.756    
                         FDRE (Setup_fdre_C_CE)      -0.165     6.591    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.320     0.320    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.114     0.460    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.026     0.486 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.114     0.600    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.747 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/Q
                         net (fo=1, unplaced)         0.073     0.820    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync_reg1
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.259     0.625    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.029     0.654 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.259     0.913    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C
                         clock pessimism             -0.168     0.745    
                         FDPE (Hold_fdpe_C_D)         0.038     0.783    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_idelayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_idelayctrl/REFCLK
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFR/I              n/a            1.470         100.000     98.530               i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clk10_div_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360              i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_2_5m_out
  To Clock:  gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      398.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCTRL/I0  n/a            1.592         400.000     398.408              i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751                i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000               i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        5.251ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.101ns,  Total Violation       -0.605ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.874ns (74.378%)  route 0.646ns (25.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.735 - 8.000 ) 
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.646     0.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.085     0.731 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.584     1.315    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.085     1.400 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.584     1.984    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.061 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     2.645    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     2.730 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.646     3.375    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXD[0])
                                                      1.874     5.249 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/EMIOENET0GMIITXD[0]
                         net (fo=1, unplaced)         0.646     5.895    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_i[0]
                         FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.613     8.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.077     8.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.439     9.129    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.077     9.206 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.439     9.645    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.718 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.157    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    10.234 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.501    10.735    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TX_CLK
                         FDRE                                         r  i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]/C
                         clock pessimism              0.495    11.230    
                         clock uncertainty           -0.066    11.164    
                         FDRE (Setup_fdre_C_D)       -0.019    11.145    i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  5.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.147ns (31.468%)  route 0.320ns (68.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.320     0.320    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.114     0.460    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.026     0.486 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.114     0.600    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.114     0.764    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.790 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.192     0.982    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
                         FDPE                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.129 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=16, unplaced)        0.320     1.449    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/tx_reset_sync_0
    OLOGIC_X1Y143        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.259     0.625    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.029     0.654 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.259     0.913    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.259     1.225    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.254 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.337     1.591    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
                         clock pessimism             -0.464     1.127    
    OLOGIC_X1Y143        ODDR (Hold_oddr_C_R)         0.423     1.550    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                 -0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         8.000       6.408                i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360              i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500                i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500                i_system_wrapper/system_i/sys_ps7/inst/ENET0_GMII_COL_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_25m_out
  To Clock:  gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCTRL/I0         n/a            1.592         40.000      38.408               i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360              i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.641ns (47.441%)  route 1.818ns (52.559%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 6.008 - 4.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.646     1.501    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.086     1.587 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.646     2.233    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     2.630 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[1]/Q
                         net (fo=2, unplaced)         0.610     3.240    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.232     3.472 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_i_4/O
                         net (fo=2, unplaced)         0.593     4.065    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_valid_int_i_4_n_0
                         LUT5 (Prop_lut5_I2_O)        0.105     4.170 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt[0]_i_2/O
                         net (fo=31, unplaced)        0.607     4.777    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg_15_sn_1
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     5.207 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     5.215    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[0]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.315 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.315    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.415 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.415    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.692 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/dac_rate_cnt_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.692    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common_n_98
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.613     5.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.078     5.507 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.501     6.008    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]/C
                         clock pessimism              0.080     6.088    
                         clock uncertainty           -0.035     6.052    
                         FDRE (Setup_fdre_C_D)        0.072     6.124    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/dac_rate_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.320     0.672    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.027     0.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.192     0.891    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_int_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     1.038 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, unplaced)         0.073     1.111    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.337     0.723    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.030     0.753 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.337     1.090    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_int_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.054     1.036    
                         FDCE (Hold_fdce_C_D)         0.038     1.074    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830                i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         2.000       1.146                i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146                i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_ad_iqcor/g_loop[0].p1_valid_reg_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       12.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.506ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.734ns (25.646%)  route 2.128ns (74.354%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 19.688 - 16.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.646     1.501    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.086     1.587 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.646     2.233    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.794     3.027 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.584     3.611    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.696 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.584     4.280    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     4.677 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=14, unplaced)        0.830     5.507    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.232     5.739 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, unplaced)        0.630     6.369    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT5 (Prop_lut5_I2_O)        0.105     6.474 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_beat_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.668     7.142    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/SR[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.613    17.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.078    17.507 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.501    18.008    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.725    18.733 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.439    19.172    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    19.249 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.439    19.688    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/C
                         clock pessimism              0.447    20.135    
                         clock uncertainty           -0.035    20.099    
                         FDRE (Setup_fdre_C_R)       -0.452    19.647    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.647    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                 12.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.320     0.672    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.027     0.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.192     0.891    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.270     1.161 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.114     1.275    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.301 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.114     1.415    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.562 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, unplaced)         0.073     1.635    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg_n_0_[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.337     0.723    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.030     0.753 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.337     1.090    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.431     1.521 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.259     1.780    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.809 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.259     2.068    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.508     1.560    
                         FDRE (Hold_fdre_C_D)         0.038     1.598    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.000      13.830               i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.000       6.870                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        4.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.734ns (25.646%)  route 2.128ns (74.354%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 11.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.646     1.501    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.086     1.587 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.646     2.233    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.794     3.027 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.584     3.611    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.696 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.584     4.280    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     4.677 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/id_reg[0]/Q
                         net (fo=14, unplaced)        0.830     5.507    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DPRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.232     5.739 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, unplaced)        0.630     6.369    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT5 (Prop_lut5_I2_O)        0.105     6.474 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_beat_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.668     7.142    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/SR[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.613     9.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.078     9.507 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.501    10.008    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.725    10.733 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.439    11.172    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.249 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.439    11.688    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/C
                         clock pessimism              0.447    12.135    
                         clock uncertainty           -0.035    12.099    
                         FDRE (Setup_fdre_C_R)       -0.452    11.647    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  4.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.320     0.672    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.027     0.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.192     0.891    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.270     1.161 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.114     1.275    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.301 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.114     1.415    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.562 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg[0]/Q
                         net (fo=1, unplaced)         0.073     1.635    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage1_reg_n_0_[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.337     0.723    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.030     0.753 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.337     1.090    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.431     1.521 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.259     1.780    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.809 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.259     2.068    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/fifo_wr_clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]/C
                         clock pessimism             -0.508     1.560    
                         FDRE (Hold_fdre_C_D)         0.038     1.598    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/zerodeep.i_raddr_sync/cdc_sync_stage2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870                i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clks
  To Clock:  clk_out3_gen_clks

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.191ns,  Total Violation       -0.191ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclksmp_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_gen_clks rise@5.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.397ns (59.789%)  route 0.267ns (40.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.143ns = ( 2.857 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     1.476    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.346    -2.870 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.646    -2.224    gen_clks/inst/clk_out1_gen_clks
                         BUFG (Prop_bufg_I_O)         0.085    -2.139 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.584    -1.555    ref_pll/clk_out1
                         FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397    -1.158 r  ref_pll/refclk_div_reg/Q
                         net (fo=2, unplaced)         0.267    -0.891    ref_pll/refclk_div
                         SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     5.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.761     5.761 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.200    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.472     1.728 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.613     2.341    gen_clks/inst/clk_out3_gen_clks
                         BUFG (Prop_bufg_I_O)         0.077     2.418 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, unplaced)       0.439     2.857    ref_pll/clk_out3
                         SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/CLK
                         clock pessimism              0.403     3.260    
                         clock uncertainty           -0.241     3.018    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.164     2.854    ref_pll/refclksmp_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          2.854    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  3.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.191ns  (arrival time - required time)
  Source:                 ref_pll/refclk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clks  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ref_pll/refclksmp_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_gen_clks  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_gen_clks
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_gen_clks rise@0.000ns - clk_out1_gen_clks rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.147ns (52.611%)  route 0.132ns (47.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.303    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.759    -1.456 r  gen_clks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.320    -1.136    gen_clks/inst/clk_out1_gen_clks
                         BUFG (Prop_bufg_I_O)         0.026    -1.110 r  gen_clks/inst/clkout1_buf/O
                         net (fo=1, unplaced)         0.114    -0.996    ref_pll/clk_out1
                         FDRE                                         r  ref_pll/refclk_div_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.849 r  ref_pll/refclk_div_reg/Q
                         net (fo=2, unplaced)         0.132    -0.717    ref_pll/refclk_div
                         SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_gen_clks rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_40MHz_FPGA (IN)
                         net (fo=0)                   0.000     0.000    gen_clks/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gen_clks/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.637    gen_clks/inst/clk_in1_gen_clks
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.392    -1.755 r  gen_clks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.337    -1.418    gen_clks/inst/clk_out3_gen_clks
                         BUFG (Prop_bufg_I_O)         0.029    -1.389 r  gen_clks/inst/clkout3_buf/O
                         net (fo=431, unplaced)       0.259    -1.130    ref_pll/clk_out3
                         SRL16E                                       r  ref_pll/refclksmp_reg[1]_srl2/CLK
                         clock pessimism              0.299    -0.831    
                         clock uncertainty            0.241    -0.590    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.526    ref_pll/refclksmp_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 -0.191    





---------------------------------------------------------------------------------------------------
From Clock:  system_sys_rgmii_0_rgmii_rx_clk
  To Clock:  RGMII_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 RGMII_rd[2]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_rxc fall@4.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.147ns  (logic 2.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.975ns = ( 12.975 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    E19                                               0.000     2.500 r  RGMII_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    E19                  IBUF (Prop_ibuf_I_O)         0.370     2.870 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000     2.870    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.647 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000     4.647    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y139        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  RGMII_rxc (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.165     4.165 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.185     4.350    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       0.483     4.833 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.142     4.975    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y139        IDDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     4.975    
                         clock uncertainty           -0.025     4.950    
    ILOGIC_X1Y139        IDDR (Setup_iddr_C_D)       -0.002     4.948    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.948    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  0.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 RGMII_rd[1]
                            (input port clocked by system_sys_rgmii_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_rxc rise@-8.000ns - system_sys_rgmii_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.389ns  (logic 2.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_sys_rgmii_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    E17                                               0.000    -6.800 r  RGMII_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    E17                  IBUF (Prop_ibuf_I_O)         0.726    -6.074 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, estimated)        0.000    -6.074    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y144        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.662    -4.411 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, estimated)        0.000    -4.411    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_rxc rise edge)
                                                     -8.000    -8.000 r  
    H16                                               0.000    -8.000 r  RGMII_rxc (IN)
                         net (fo=0)                   0.000    -8.000    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc
    H16                  IBUF (Prop_ibuf_I_O)         0.868    -7.132 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=2, estimated)        0.374    -6.758    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFIO_X1Y9           BUFIO (Prop_bufio_I_O)       1.319    -5.439 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_clk_zq.bufio_rgmii_rx_clk/O
                         net (fo=5, estimated)        0.287    -5.152    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc_int
    ILOGIC_X1Y144        IDDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.152    
                         clock uncertainty            0.025    -5.127    
    ILOGIC_X1Y144        IDDR (Hold_iddr_C_D)         0.155    -4.972    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.972    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  0.561    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.136ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.706ns  (logic 0.397ns (56.232%)  route 0.309ns (43.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.397     0.397 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, unplaced)        0.309     0.706    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_fdre_C_D)       -0.158     7.842    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  7.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.136ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.706ns  (logic 0.397ns (56.232%)  route 0.309ns (43.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.397     0.397 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[0]/Q
                         net (fo=15, unplaced)        0.309     0.706    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_fdre_C_D)       -0.158     7.842    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.842    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  7.136    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  system_sys_rgmii_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[3]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        2.785ns  (logic 2.785ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 17.373 - 12.000 ) 
    Source Clock Delay      (SCD):    3.375ns = ( 7.375 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.495ns
  Timing Exception:       MultiCycle Path   Setup -end   0

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.646     4.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.085     4.731 f  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.584     5.315    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.085     5.400 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.584     5.984    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.061 f  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     6.645    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.730 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.646     7.375    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y148        ODDR                                         f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.418     7.793 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000     7.793    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    C20                  OBUF (Prop_obuf_I_O)         2.367    10.160 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.160    RGMII_td[3]
    C20                                                               r  RGMII_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.613     4.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.077     4.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.439     5.129    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.077     5.206 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.439     5.645    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.718 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439     6.157    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     6.234 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.613     6.848    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.363     7.211 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, estimated)        0.000     7.211    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.162     9.373 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.373    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism              0.495     9.868    
                         output delay                 1.000    10.868    
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  0.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.097ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_td[0]
                            (output port clocked by system_sys_rgmii_0_rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_sys_rgmii_0_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (system_sys_rgmii_0_rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        2.543ns  (logic 2.543ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        2.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns = ( 10.123 - 4.000 ) 
    Source Clock Delay      (SCD):    2.848ns = ( 10.848 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.613     8.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.077     8.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.439     9.129    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.077     9.206 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.439     9.645    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.718 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.439    10.157    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    10.234 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.613    10.848    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y120        ODDR                                         r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.363    11.211 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, estimated)        0.000    11.211    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    F19                  OBUF (Prop_obuf_I_O)         2.180    13.391 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.391    RGMII_td[0]
    F19                                                               r  RGMII_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock system_sys_rgmii_0_rgmii_tx_clk fall edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, unplaced)         0.646     4.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[2]
                         BUFG (Prop_bufg_I_O)         0.085     4.731 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, unplaced)         0.584     5.315    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin
                         BUFG (Prop_bufg_I_O)         0.085     5.400 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/i_bufg_clk_in/O
                         net (fo=208, unplaced)       0.584     5.984    i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/clkin_out
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     6.061 r  i_system_wrapper/system_i/sys_rgmii/U0/i_system_sys_rgmii_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.584     6.645    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.730 r  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=47, unplaced)        0.646     7.375    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y143        ODDR (Prop_oddr_C_Q)         0.418     7.793 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/system_sys_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, estimated)        0.000     7.793    i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/I
    D18                  OBUF (Prop_obuf_I_O)         2.330    10.123 f  i_system_wrapper/system_i/sys_rgmii/U0/i_gmii_to_rgmii_block/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    10.123    RGMII_txc
    D18                                                               f  RGMII_txc (OUT)
                         clock pessimism             -0.495     9.628    
                         clock uncertainty            0.066     9.693    
                         output delay                 2.600    12.293    
  -------------------------------------------------------------------
                         required time                        -12.293    
                         arrival time                          13.391    
  -------------------------------------------------------------------
                         slack                                  1.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.487ns  (logic 1.189ns (47.809%)  route 1.298ns (52.191%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, unplaced)        0.630     1.714    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT5 (Prop_lut5_I2_O)        0.105     1.819 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_beat_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.668     2.487    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/SR[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_fdre_C_R)       -0.452     7.548    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  5.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.487ns  (logic 1.189ns (47.809%)  route 1.298ns (52.191%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=12, unplaced)        0.630     1.714    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
                         LUT5 (Prop_lut5_I2_O)        0.105     1.819 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_beat_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.668     2.487    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/SR[0]
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
                         FDRE (Setup_fdre_C_R)       -0.452     7.548    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -2.487    
  -------------------------------------------------------------------
                         slack                                  5.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       13.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.907ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.629ns (39.510%)  route 0.963ns (60.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 19.688 - 16.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.646     1.501    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.086     1.587 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.646     2.233    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.794     3.027 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.584     3.611    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.696 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.584     4.280    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     4.677 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.251     4.928    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
                         LUT1 (Prop_lut1_I0_O)        0.232     5.160 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, unplaced)        0.712     5.872    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
                         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    N20                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816    16.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.613    17.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.078    17.507 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.501    18.008    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.725    18.733 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.439    19.172    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    19.249 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.439    19.688    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/C
                         clock pessimism              0.447    20.135    
                         clock uncertainty           -0.035    20.099    
                         FDPE (Recov_fdpe_C_PRE)     -0.321    19.778    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                 13.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.245ns (34.001%)  route 0.476ns (65.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.320     0.672    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.027     0.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.192     0.891    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.270     1.161 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.114     1.275    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.301 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.114     1.415    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.562 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.124     1.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
                         LUT1 (Prop_lut1_I0_O)        0.098     1.784 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, unplaced)        0.351     2.135    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.337     0.723    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.030     0.753 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.337     1.090    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.431     1.521 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, unplaced)         0.259     1.780    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.809 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.259     2.068    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
                         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C
                         clock pessimism             -0.508     1.560    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.472    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.664    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        5.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.629ns (39.510%)  route 0.963ns (60.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 11.688 - 8.000 ) 
    Source Clock Delay      (SCD):    4.280ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.646     1.501    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.086     1.587 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.646     2.233    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.794     3.027 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.584     3.611    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.696 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.584     4.280    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     4.677 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.251     4.928    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
                         LUT1 (Prop_lut1_I0_O)        0.232     5.160 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, unplaced)        0.712     5.872    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
                         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    N20                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     8.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.613     9.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.078     9.507 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.501    10.008    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.725    10.733 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.439    11.172    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    11.249 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.439    11.688    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/C
                         clock pessimism              0.447    12.135    
                         clock uncertainty           -0.035    12.099    
                         FDPE (Recov_fdpe_C_PRE)     -0.321    11.778    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  5.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.245ns (34.001%)  route 0.476ns (65.999%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.320     0.672    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.027     0.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.192     0.891    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.270     1.161 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.114     1.275    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.301 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.114     1.415    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.562 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, unplaced)         0.124     1.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
                         LUT1 (Prop_lut1_I0_O)        0.098     1.784 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, unplaced)        0.351     2.135    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
                         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.337     0.723    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.030     0.753 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.337     1.090    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
                         BUFR (Prop_bufr_I_O)         0.431     1.521 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, unplaced)         0.259     1.780    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.809 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=623, unplaced)       0.259     2.068    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
                         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C
                         clock pessimism             -0.508     1.560    
                         FDCE (Remov_fdce_C_CLR)     -0.088     1.472    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.664    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.629ns (35.698%)  route 1.133ns (64.302%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 11.191 - 10.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.646     0.646    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.085     0.731 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.646     1.376    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.397     1.773 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, unplaced)       0.349     2.122    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
                         LUT1 (Prop_lut1_I0_O)        0.232     2.354 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, unplaced)      0.784     3.138    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_xfer_toggle_m1_reg[0]
                         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.613    10.613    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.077    10.690 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.501    11.191    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/s_axi_aclk
                         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset_reg/C
                         clock pessimism              0.040    11.231    
                         clock uncertainty           -0.154    11.077    
                         FDPE (Recov_fdpe_C_PRE)     -0.321    10.756    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/up_core_preset_reg
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -3.138    
  -------------------------------------------------------------------
                         slack                                  7.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.245ns (30.365%)  route 0.562ns (69.635%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.320     0.320    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.026     0.346 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.192     0.538    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.685 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=144, unplaced)       0.173     0.858    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/s_axi_aresetn
                         LUT1 (Prop_lut1_I0_O)        0.098     0.956 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=4623, unplaced)      0.389     1.345    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/p_0_in
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, unplaced)         0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
                         BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10752, unplaced)     0.337     0.703    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/s_axi_aclk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg/C
                         clock pessimism             -0.020     0.683    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.595    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/up_rack_int_reg
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.629ns (36.485%)  route 1.095ns (63.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 6.008 - 4.000 ) 
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.856     0.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.646     1.501    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.086     1.587 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.646     2.233    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.397     2.630 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/Q
                         net (fo=32, unplaced)        0.311     2.941    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_1
                         LUT1 (Prop_lut1_I0_O)        0.232     3.173 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/rst_INST_0/O
                         net (fo=1179, unplaced)      0.784     3.957    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg_0
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    N20                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.816     4.816 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.613     5.429    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.078     5.507 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.501     6.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_int_reg_0
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg/C
                         clock pessimism              0.080     6.088    
                         clock uncertainty           -0.035     6.052    
                         FDCE (Recov_fdce_C_CLR)     -0.287     5.765    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg
  -------------------------------------------------------------------
                         required time                          5.765    
                         arrival time                          -3.957    
  -------------------------------------------------------------------
                         slack                                  1.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.147ns (47.548%)  route 0.162ns (52.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.090ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.352     0.352 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.320     0.672    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.027     0.699 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.192     0.891    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
                         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.038 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=23, unplaced)        0.162     1.200    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/AR[0]
                         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    N20                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    N20                  IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, unplaced)         0.337     0.723    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
                         BUFG (Prop_bufg_I_O)         0.030     0.753 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=10734, unplaced)     0.337     1.090    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/clk
                         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.054     1.036    
                         FDCE (Remov_fdce_C_CLR)     -0.141     0.895    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.305    





