#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  8 19:42:33 2017
# Process ID: 27924
# Current directory: /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1
# Command line: vivado -log quad_dma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source quad_dma_wrapper.tcl -notrace
# Log file: /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper.vdi
# Journal file: /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source quad_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_0_0/quad_dma_axi_dma_0_0.dcp' for cell 'quad_dma_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_1_0/quad_dma_axi_dma_1_0.dcp' for cell 'quad_dma_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_2_0/quad_dma_axi_dma_2_0.dcp' for cell 'quad_dma_i/axi_dma_2'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_3_0/quad_dma_axi_dma_3_0.dcp' for cell 'quad_dma_i/axi_dma_3'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_gpio_0_0/quad_dma_axi_gpio_0_0.dcp' for cell 'quad_dma_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_processing_system7_0_0/quad_dma_processing_system7_0_0.dcp' for cell 'quad_dma_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_rst_ps7_0_100M_0/quad_dma_rst_ps7_0_100M_0.dcp' for cell 'quad_dma_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_xlconcat_0_0/quad_dma_xlconcat_0_0.dcp' for cell 'quad_dma_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_xbar_0/quad_dma_xbar_0.dcp' for cell 'quad_dma_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_0/quad_dma_auto_pc_0.dcp' for cell 'quad_dma_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_1/quad_dma_auto_pc_1.dcp' for cell 'quad_dma_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_2/quad_dma_auto_pc_2.dcp' for cell 'quad_dma_i/axi_mem_intercon/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_3/quad_dma_auto_pc_3.dcp' for cell 'quad_dma_i/axi_mem_intercon/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_xbar_1/quad_dma_xbar_1.dcp' for cell 'quad_dma_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_auto_pc_4/quad_dma_auto_pc_4.dcp' for cell 'quad_dma_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_0_0/quad_dma_axi_dma_0_0.xdc] for cell 'quad_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_0_0/quad_dma_axi_dma_0_0.xdc] for cell 'quad_dma_i/axi_dma_0/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_1_0/quad_dma_axi_dma_1_0.xdc] for cell 'quad_dma_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_1_0/quad_dma_axi_dma_1_0.xdc] for cell 'quad_dma_i/axi_dma_1/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_2_0/quad_dma_axi_dma_2_0.xdc] for cell 'quad_dma_i/axi_dma_2/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_2_0/quad_dma_axi_dma_2_0.xdc] for cell 'quad_dma_i/axi_dma_2/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_3_0/quad_dma_axi_dma_3_0.xdc] for cell 'quad_dma_i/axi_dma_3/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_3_0/quad_dma_axi_dma_3_0.xdc] for cell 'quad_dma_i/axi_dma_3/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_gpio_0_0/quad_dma_axi_gpio_0_0_board.xdc] for cell 'quad_dma_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_gpio_0_0/quad_dma_axi_gpio_0_0_board.xdc] for cell 'quad_dma_i/axi_gpio_0/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_gpio_0_0/quad_dma_axi_gpio_0_0.xdc] for cell 'quad_dma_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_gpio_0_0/quad_dma_axi_gpio_0_0.xdc] for cell 'quad_dma_i/axi_gpio_0/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_processing_system7_0_0/quad_dma_processing_system7_0_0.xdc] for cell 'quad_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_processing_system7_0_0/quad_dma_processing_system7_0_0.xdc] for cell 'quad_dma_i/processing_system7_0/inst'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_rst_ps7_0_100M_0/quad_dma_rst_ps7_0_100M_0_board.xdc] for cell 'quad_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_rst_ps7_0_100M_0/quad_dma_rst_ps7_0_100M_0_board.xdc] for cell 'quad_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_rst_ps7_0_100M_0/quad_dma_rst_ps7_0_100M_0.xdc] for cell 'quad_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_rst_ps7_0_100M_0/quad_dma_rst_ps7_0_100M_0.xdc] for cell 'quad_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_0_0/quad_dma_axi_dma_0_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_0_0/quad_dma_axi_dma_0_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_0/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_1_0/quad_dma_axi_dma_1_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_1/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_1_0/quad_dma_axi_dma_1_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_1/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_2_0/quad_dma_axi_dma_2_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_2/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_2_0/quad_dma_axi_dma_2_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_2/U0'
Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_3_0/quad_dma_axi_dma_3_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_3/U0'
Finished Parsing XDC File [/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.srcs/sources_1/bd/quad_dma/ip/quad_dma_axi_dma_3_0/quad_dma_axi_dma_3_0_clocks.xdc] for cell 'quad_dma_i/axi_dma_3/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1571.738 ; gain = 436.824 ; free physical = 1862 ; free virtual = 8397
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1614.742 ; gain = 43.004 ; free physical = 1862 ; free virtual = 8390
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 228d40150

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1586 ; free virtual = 8118
INFO: [Opt 31-389] Phase Retarget created 31 cells and removed 334 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 234a1f345

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1580 ; free virtual = 8112
INFO: [Opt 31-389] Phase Constant propagation created 155 cells and removed 597 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2538acd49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1578 ; free virtual = 8110
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 369 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2538acd49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1574 ; free virtual = 8106
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2538acd49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1574 ; free virtual = 8106
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1574 ; free virtual = 8106
Ending Logic Optimization Task | Checksum: 2538acd49

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 1574 ; free virtual = 8106

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 164181af3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1532 ; free virtual = 8068
Ending Power Optimization Task | Checksum: 164181af3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2373.609 ; gain = 289.375 ; free physical = 1545 ; free virtual = 8082
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2373.609 ; gain = 801.871 ; free physical = 1545 ; free virtual = 8082
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1544 ; free virtual = 8083
INFO: [Common 17-1381] The checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper_opt.dcp' has been generated.
Command: report_drc -file quad_dma_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1534 ; free virtual = 8078
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a830f69

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1534 ; free virtual = 8078
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1535 ; free virtual = 8079

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c32a3069

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1483 ; free virtual = 8030

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1348aaacb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1472 ; free virtual = 8021

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1348aaacb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1470 ; free virtual = 8021
Phase 1 Placer Initialization | Checksum: 1348aaacb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1469 ; free virtual = 8021

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 229ab60b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1450 ; free virtual = 8005

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 229ab60b9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1450 ; free virtual = 8005

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbca7474

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1448 ; free virtual = 8000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d705963a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7999

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2682c2467

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7999

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 252f1ef68

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1448 ; free virtual = 8000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cc6f5673

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1431 ; free virtual = 7983

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 225ca5a7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1432 ; free virtual = 7984

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 225ca5a7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1432 ; free virtual = 7984
Phase 3 Detail Placement | Checksum: 225ca5a7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1432 ; free virtual = 7984

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14aac6a1d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14aac6a1d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1445 ; free virtual = 7996
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.514. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: cad81ec1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1447 ; free virtual = 7999
Phase 4.1 Post Commit Optimization | Checksum: cad81ec1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1437 ; free virtual = 7989

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cad81ec1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1436 ; free virtual = 7988

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: cad81ec1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1435 ; free virtual = 7988

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12b91107c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1435 ; free virtual = 7988
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12b91107c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1434 ; free virtual = 7986
Ending Placer Task | Checksum: 126fdddc7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1459 ; free virtual = 8011
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1459 ; free virtual = 8011
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1421 ; free virtual = 8004
INFO: [Common 17-1381] The checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1452 ; free virtual = 8014
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1461 ; free virtual = 8022
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1460 ; free virtual = 8022
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bb46713e ConstDB: 0 ShapeSum: 6bb76c89 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dbfb16be

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1350 ; free virtual = 7915

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dbfb16be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1350 ; free virtual = 7913

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dbfb16be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1334 ; free virtual = 7898

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dbfb16be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1334 ; free virtual = 7898
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15ece9bea

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1311 ; free virtual = 7875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.826  | TNS=0.000  | WHS=-0.219 | THS=-364.744|

Phase 2 Router Initialization | Checksum: 1d461d31d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1302 ; free virtual = 7865

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1de8b4da3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1304 ; free virtual = 7868

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2009
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1919a1653

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1302 ; free virtual = 7865

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fb3f852d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7864
Phase 4 Rip-up And Reroute | Checksum: fb3f852d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7864

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fb3f852d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7864

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fb3f852d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7864
Phase 5 Delay and Skew Optimization | Checksum: fb3f852d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7864

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: cf182f3b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1302 ; free virtual = 7865
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 996ec04d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1302 ; free virtual = 7865
Phase 6 Post Hold Fix | Checksum: 996ec04d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1302 ; free virtual = 7865

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.20037 %
  Global Horizontal Routing Utilization  = 6.35776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bc8979be

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1302 ; free virtual = 7865

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bc8979be

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1301 ; free virtual = 7865

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 199873880

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1309 ; free virtual = 7873

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.601  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 199873880

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1310 ; free virtual = 7873
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1333 ; free virtual = 7897

Routing Is Done.
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1334 ; free virtual = 7897
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2373.609 ; gain = 0.000 ; free physical = 1289 ; free virtual = 7892
INFO: [Common 17-1381] The checkpoint '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper_routed.dcp' has been generated.
Command: report_drc -file quad_dma_wrapper_drc_routed.rpt -pb quad_dma_wrapper_drc_routed.pb -rpx quad_dma_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file quad_dma_wrapper_methodology_drc_routed.rpt -rpx quad_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/quad_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file quad_dma_wrapper_power_routed.rpt -pb quad_dma_wrapper_power_summary_routed.pb -rpx quad_dma_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force quad_dma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 132 net(s) have no routable loads. The problem bus(es) and/or net(s) are quad_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quad_dma_i/axi_mem_intercon/m03_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 132 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./quad_dma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/igalanommatis/work/zdma/zedboard/hardware/quad_dma/quad_dma.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun  8 19:45:16 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
94 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2870.906 ; gain = 346.441 ; free physical = 1090 ; free virtual = 7698
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 19:45:16 2017...
