
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088566                       # Number of seconds simulated
sim_ticks                                 88565876000                       # Number of ticks simulated
final_tick                                88565876000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1362427                       # Simulator instruction rate (inst/s)
host_op_rate                                  2243264                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2706107389                       # Simulator tick rate (ticks/s)
host_mem_usage                                 619860                       # Number of bytes of host memory used
host_seconds                                    32.73                       # Real time elapsed on the host
sim_insts                                    44589713                       # Number of instructions simulated
sim_ops                                      73417858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          450304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             472640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        51968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           51968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             252196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5084396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5336593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        252196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           252196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          586772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               586772                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          586772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            252196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5084396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5923365                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877739                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        177131752                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589713                       # Number of instructions committed
system.cpu.committedOps                      73417858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895936                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895936                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691601                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686411                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933085                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694277                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  177131752                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543777     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.958837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45429                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.604394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.958837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433989                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433989                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839009                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794377                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26633386                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26633386                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26633386                       # number of overall hits
system.cpu.dcache.overall_hits::total        26633386                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38730                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22164                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        60894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        60894                       # number of overall misses
system.cpu.dcache.overall_misses::total         60894                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1141597500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1141597500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    817906500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    817906500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1959504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1959504000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1959504000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1959504000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694280                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003811                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003811                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002281                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002281                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002281                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002281                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29475.793958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29475.793958                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36902.476990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36902.476990                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32178.933885                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32178.933885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32178.933885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32178.933885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43577                       # number of writebacks
system.cpu.dcache.writebacks::total             43577                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38730                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38730                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22164                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        60894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60894                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        60894                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60894                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1102867500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1102867500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    795742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    795742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1898610000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1898610000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1898610000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1898610000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28475.793958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28475.793958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35902.476990                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35902.476990                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31178.933885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31178.933885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31178.933885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31178.933885                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44917                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           272.572605                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          171191.148571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   272.572605                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.532368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.532368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834154                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916552                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916552                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916552                       # number of overall hits
system.cpu.icache.overall_hits::total        59916552                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          350                       # number of overall misses
system.cpu.icache.overall_misses::total           350                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56437000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56437000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56437000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56437000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56437000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56437000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 161248.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 161248.571429                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 161248.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 161248.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 161248.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 161248.571429                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           52                       # number of writebacks
system.cpu.icache.writebacks::total                52                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     56087000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56087000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     56087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56087000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     56087000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56087000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 160248.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 160248.571429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 160248.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 160248.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 160248.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 160248.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                     52                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.089311                       # Cycle average of tags in use
system.l2.tags.total_refs                      106213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.391326                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.462132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.540198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2005.086981                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985395                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    873891                       # Number of tag accesses
system.l2.tags.data_accesses                   873891                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43577                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43577                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           52                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               52                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15465                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15465                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                260                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   260                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21358                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21358                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21618                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21619                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                21618                       # number of overall hits
system.l2.overall_hits::total                   21619                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6439                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6439                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17372                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 349                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23811                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24160                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                349                       # number of overall misses
system.l2.overall_misses::cpu.data              23811                       # number of overall misses
system.l2.overall_misses::total                 24160                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    597383000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     597383000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     55550000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55550000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    820512000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    820512000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      55550000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1417895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1473445000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     55550000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1417895000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1473445000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           52                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           52                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15465                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15465                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45429                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45779                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45429                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45779                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961188                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997143                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448541                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524137                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527753                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524137                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527753                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 92775.741575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92775.741575                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 159169.054441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 159169.054441                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 47231.867373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 47231.867373                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 159169.054441                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 59547.898030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60986.961921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 159169.054441                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 59547.898030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60986.961921                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21728                       # number of writebacks
system.l2.writebacks::total                     21728                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6439                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          349                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17372                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24160                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    532993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    532993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     52060000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52060000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    646792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    646792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     52060000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1179785000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1231845000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     52060000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1179785000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1231845000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448541                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527753                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 82775.741575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82775.741575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 149169.054441                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 149169.054441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 37231.867373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 37231.867373                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 149169.054441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 49547.898030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50986.961921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 149169.054441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 49547.898030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50986.961921                       # average overall mshr miss latency
system.l2.replacements                          22139                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5948.604140                       # Cycle average of tags in use
system.l3.tags.total_refs                       46006                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7516                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.121075                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        4.779094                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        201.277934                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5742.547112                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000583                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.024570                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.700995                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.726148                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6396                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6334                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.780762                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     99532                       # Number of tag accesses
system.l3.tags.data_accesses                    99532                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21727                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21727                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 43                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16732                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16732                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16775                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16775                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16775                       # number of overall hits
system.l3.overall_hits::total                   16775                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6396                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6396                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          349                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          640                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             989                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 349                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7036                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7385                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                349                       # number of overall misses
system.l3.overall_misses::cpu.data               7036                       # number of overall misses
system.l3.overall_misses::total                  7385                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    461454500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     461454500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     48221000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    179622000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    227843000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      48221000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     641076500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        689297500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     48221000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    641076500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       689297500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21727                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21727                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6439                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          349                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17372                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17721                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               349                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23811                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24160                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              349                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23811                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24160                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993322                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993322                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.036841                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.055809                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.295494                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.305671                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.295494                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.305671                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 72147.357724                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 72147.357724                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 138169.054441                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 280659.375000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 230377.148635                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 138169.054441                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 91113.772030                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 93337.508463                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 138169.054441                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 91113.772030                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 93337.508463                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  812                       # number of writebacks
system.l3.writebacks::total                       812                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6396                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6396                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          349                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          640                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          989                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            349                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7036                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7385                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           349                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7036                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7385                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    359118500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    359118500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     42637000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    169382000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    212019000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     42637000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    528500500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    571137500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     42637000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    528500500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    571137500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993322                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993322                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.036841                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.055809                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.295494                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.305671                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.295494                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.305671                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 56147.357724                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 56147.357724                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 122169.054441                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 264659.375000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 214377.148635                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 122169.054441                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 75113.772030                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77337.508463                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 122169.054441                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 75113.772030                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77337.508463                       # average overall mshr miss latency
system.l3.replacements                           1120                       # number of replacements
system.membus.snoop_filter.tot_requests          8344                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          959                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                989                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          812                       # Transaction distribution
system.membus.trans_dist::CleanEvict               66                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6396                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           989                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       524608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       524608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  524608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7385                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11596000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36929000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106213                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            489                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39080                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2059                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       166705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                167457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5696384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5722112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23259                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1442560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84014     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    489      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84503                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96735500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            525000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75876000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88565876000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17721                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22539                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             429                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6439                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17721                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70168                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2936768                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1120                       # Total snoops (count)
system.tol3bus.snoopTraffic                     51968                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            47128                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.023765                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.152318                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  46008     97.62%     97.62% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1120      2.38%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              47128                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44731000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36240000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
