<?xml version="1.0"?>
<cf:model cf:cpu="x86" cf:partition="0" cf:prefix="p_0_" cf:name="dr" xd:type="design" xmlns:xd="http://www.xilinx.com/xd" xmlns:cf="http://www.xilinx.com/connections">
  <cf:block cf:name="hwblk_krnl_vadd">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="a" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="b" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="c" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="n_elements" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_krnl_vadd">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="a" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="b" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="c" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="n_elements" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:block cf:name="hwblk_rtl_kernel_wizard_0">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="in"/>
    <cf:port cf:name="axi00_ptr0" cf:portType="stream" cf:direction="in"/>
  </cf:block>
  <cf:block cf:name="swblk_rtl_kernel_wizard_0">
    <cf:port cf:name="s_axi_control" cf:portType="stream" cf:direction="out"/>
    <cf:port cf:name="axi00_ptr0" cf:portType="stream" cf:direction="out"/>
  </cf:block>
  <cf:comp cf:name="xilinx_u50_gen3x16_xdma_5_202210_1" xd:componentRef="xilinx_u50_gen3x16_xdma_5_202210_1" xd:clockId="0"/>
  <cf:comp cf:name="krnl_vadd_1" xd:componentRef="krnl_vadd" xd:clockId="0"/>
  <cf:comp cf:name="rtl_kernel_wizard_0_1" xd:componentRef="rtl_kernel_wizard_0" xd:clockId="0"/>
  <cf:instance cf:name="hwinst_krnl_vadd_1" cf:blockName="hwblk_krnl_vadd" cf:compName="krnl_vadd_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="a" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x10"/>
    <cf:portMap cf:blockPort="b" cf:compPort="m_axi_gmem" cf:ctrlPort="s_axi_control" xd:register="0x1C"/>
    <cf:portMap cf:blockPort="c" cf:compPort="m_axi_gmem1" cf:ctrlPort="s_axi_control" xd:register="0x28"/>
    <cf:portMap cf:blockPort="n_elements" cf:compPort="s_axi_control" xd:register="0x34"/>
  </cf:instance>
  <cf:instance cf:name="swinst_krnl_vadd_1" cf:blockName="swblk_krnl_vadd" cf:compName="xilinx_u50_gen3x16_xdma_5_202210_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
    <cf:portMap cf:blockPort="a" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
    <cf:portMap cf:blockPort="b" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
    <cf:portMap cf:blockPort="c" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
    <cf:portMap cf:blockPort="n_elements" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
  </cf:instance>
  <cf:instance cf:name="hwinst_rtl_kernel_wizard_0_1" cf:blockName="hwblk_rtl_kernel_wizard_0" cf:compName="rtl_kernel_wizard_0_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="s_axi_control" xd:register="0x0"/>
    <cf:portMap cf:blockPort="axi00_ptr0" cf:compPort="m00_axi" cf:ctrlPort="s_axi_control" xd:register="0x010"/>
  </cf:instance>
  <cf:instance cf:name="swinst_rtl_kernel_wizard_0_1" cf:blockName="swblk_rtl_kernel_wizard_0" cf:compName="xilinx_u50_gen3x16_xdma_5_202210_1">
    <cf:portMap cf:blockPort="s_axi_control" cf:compPort="slr0/interconnect_axilite_user_0_M02_AXI"/>
    <cf:portMap cf:blockPort="axi00_ptr0" cf:compPort="hmss_0" cf:ctrlPort="slr0/interconnect_axilite_user_0_M02_AXI" cf:sptag="HBM[0]"/>
  </cf:instance>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_u50_gen3x16_xdma_5_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="a" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="a">
    <cf:dataMover cf:compName="krnl_vadd_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="b" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="b">
    <cf:dataMover cf:compName="krnl_vadd_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="c" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="c">
    <cf:dataMover cf:compName="krnl_vadd_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_krnl_vadd_1" cf:srcPort="n_elements" cf:dstInst="hwinst_krnl_vadd_1" cf:dstPort="n_elements">
    <cf:dataMover cf:compName="xilinx_u50_gen3x16_xdma_5_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_rtl_kernel_wizard_0_1" cf:srcPort="s_axi_control" cf:dstInst="hwinst_rtl_kernel_wizard_0_1" cf:dstPort="s_axi_control">
    <cf:dataMover cf:compName="xilinx_u50_gen3x16_xdma_5_202210_1" cf:softwareLib="axi_lite"/>
  </cf:connection>
  <cf:connection cf:srcInst="swinst_rtl_kernel_wizard_0_1" cf:srcPort="axi00_ptr0" cf:dstInst="hwinst_rtl_kernel_wizard_0_1" cf:dstPort="axi00_ptr0">
    <cf:dataMover cf:compName="rtl_kernel_wizard_0_1" cf:softwareLib="zero_copy"/>
  </cf:connection>
</cf:model>
