# compile verilog/system verilog design source files
sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../zysobel.srcs/sources_1/new/process_row_fsm.sv" \
"../../../../zysobel.srcs/sim_1/imports/new/proc_row_fsm_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
