

================================================================
== Vitis HLS Report for 'read_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Fri Nov  8 21:38:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      65|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      550|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      550|     119|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_90_p2                 |         +|   0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_84_p2                |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          67|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   32|         64|
    |i_fu_44                  |   9|          2|   32|         64|
    |inStream2_blk_n          |   9|          2|    1|          2|
    |p0_blk_n_R               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_44                           |   32|   0|   32|          0|
    |icmp_ln13_reg_119                 |    1|   0|    1|          0|
    |p0_addr_read_reg_123              |  512|   0|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  550|   0|  550|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  read_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  read_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  read_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  read_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  read_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  read_Pipeline_VITIS_LOOP_13_1|  return value|
|m_axi_p0_AWVALID          |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_AWREADY          |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_AWADDR           |  out|   64|       m_axi|                             p0|       pointer|
|m_axi_p0_AWID             |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_AWLEN            |  out|   32|       m_axi|                             p0|       pointer|
|m_axi_p0_AWSIZE           |  out|    3|       m_axi|                             p0|       pointer|
|m_axi_p0_AWBURST          |  out|    2|       m_axi|                             p0|       pointer|
|m_axi_p0_AWLOCK           |  out|    2|       m_axi|                             p0|       pointer|
|m_axi_p0_AWCACHE          |  out|    4|       m_axi|                             p0|       pointer|
|m_axi_p0_AWPROT           |  out|    3|       m_axi|                             p0|       pointer|
|m_axi_p0_AWQOS            |  out|    4|       m_axi|                             p0|       pointer|
|m_axi_p0_AWREGION         |  out|    4|       m_axi|                             p0|       pointer|
|m_axi_p0_AWUSER           |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_WVALID           |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_WREADY           |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_WDATA            |  out|  512|       m_axi|                             p0|       pointer|
|m_axi_p0_WSTRB            |  out|   64|       m_axi|                             p0|       pointer|
|m_axi_p0_WLAST            |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_WID              |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_WUSER            |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_ARVALID          |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_ARREADY          |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_ARADDR           |  out|   64|       m_axi|                             p0|       pointer|
|m_axi_p0_ARID             |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_ARLEN            |  out|   32|       m_axi|                             p0|       pointer|
|m_axi_p0_ARSIZE           |  out|    3|       m_axi|                             p0|       pointer|
|m_axi_p0_ARBURST          |  out|    2|       m_axi|                             p0|       pointer|
|m_axi_p0_ARLOCK           |  out|    2|       m_axi|                             p0|       pointer|
|m_axi_p0_ARCACHE          |  out|    4|       m_axi|                             p0|       pointer|
|m_axi_p0_ARPROT           |  out|    3|       m_axi|                             p0|       pointer|
|m_axi_p0_ARQOS            |  out|    4|       m_axi|                             p0|       pointer|
|m_axi_p0_ARREGION         |  out|    4|       m_axi|                             p0|       pointer|
|m_axi_p0_ARUSER           |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_RVALID           |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_RREADY           |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_RDATA            |   in|  512|       m_axi|                             p0|       pointer|
|m_axi_p0_RLAST            |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_RID              |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_RFIFONUM         |   in|    9|       m_axi|                             p0|       pointer|
|m_axi_p0_RUSER            |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_RRESP            |   in|    2|       m_axi|                             p0|       pointer|
|m_axi_p0_BVALID           |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_BREADY           |  out|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_BRESP            |   in|    2|       m_axi|                             p0|       pointer|
|m_axi_p0_BID              |   in|    1|       m_axi|                             p0|       pointer|
|m_axi_p0_BUSER            |   in|    1|       m_axi|                             p0|       pointer|
|inStream2_din             |  out|  512|     ap_fifo|                      inStream2|       pointer|
|inStream2_num_data_valid  |   in|    2|     ap_fifo|                      inStream2|       pointer|
|inStream2_fifo_cap        |   in|    2|     ap_fifo|                      inStream2|       pointer|
|inStream2_full_n          |   in|    1|     ap_fifo|                      inStream2|       pointer|
|inStream2_write           |  out|    1|     ap_fifo|                      inStream2|       pointer|
|sext_ln13                 |   in|   58|     ap_none|                      sext_ln13|        scalar|
|numInputs                 |   in|   32|     ap_none|                      numInputs|        scalar|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numInputs_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numInputs"   --->   Operation 7 'read' 'numInputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln13_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln13"   --->   Operation 8 'read' 'sext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln13_cast = sext i58 %sext_ln13_read"   --->   Operation 9 'sext' 'sext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %p0, void @empty_3, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream2, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_eq  i32 %i_2, i32 %numInputs_read" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 15 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln13 = add i32 %i_2, i32 1" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 16 'add' 'add_ln13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc.split, void %for.end.loopexit.exitStub" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 17 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln13 = store i32 %add_ln13, i32 %i" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 18 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p0_addr = getelementptr i512 %p0, i64 %sext_ln13_cast" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 19 'getelementptr' 'p0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.43ns)   --->   "%p0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %p0_addr" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'read' 'p0_addr_read' <Predicate = (!icmp_ln13)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:14]   --->   Operation 21 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 22 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %inStream2, i512 %p0_addr_read" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc" [/mnt/HLSNAS/02.IZunsR/course-lab_A/Vitis-Tutorials/Hardware_Acceleration/Design_Tutorials/07-host-code-opt/reference-files/src/pass.cpp:13]   --->   Operation 24 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numInputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca       ) [ 0100]
numInputs_read    (read         ) [ 0000]
sext_ln13_read    (read         ) [ 0000]
sext_ln13_cast    (sext         ) [ 0110]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
store_ln0         (store        ) [ 0000]
br_ln0            (br           ) [ 0000]
i_2               (load         ) [ 0000]
icmp_ln13         (icmp         ) [ 0110]
add_ln13          (add          ) [ 0000]
br_ln13           (br           ) [ 0000]
store_ln13        (store        ) [ 0000]
p0_addr           (getelementptr) [ 0000]
p0_addr_read      (read         ) [ 0101]
specpipeline_ln14 (specpipeline ) [ 0000]
specloopname_ln13 (specloopname ) [ 0000]
write_ln174       (write        ) [ 0000]
br_ln13           (br           ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numInputs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numInputs"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="numInputs_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numInputs_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln13_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="58" slack="0"/>
<pin id="56" dir="0" index="1" bw="58" slack="0"/>
<pin id="57" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p0_addr_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="512" slack="0"/>
<pin id="62" dir="0" index="1" bw="512" slack="0"/>
<pin id="63" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p0_addr_read/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="write_ln174_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="512" slack="0"/>
<pin id="68" dir="0" index="2" bw="512" slack="1"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln13_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="58" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_2_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln13_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln13_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln13_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="p0_addr_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="1"/>
<pin id="104" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p0_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="114" class="1005" name="sext_ln13_cast_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_cast "/>
</bind>
</comp>

<comp id="119" class="1005" name="icmp_ln13_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="123" class="1005" name="p0_addr_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="512" slack="1"/>
<pin id="125" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="54" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="48" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="101" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="110"><net_src comp="44" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="117"><net_src comp="72" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="122"><net_src comp="84" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="60" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="65" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p0 | {}
	Port: inStream2 | {3 }
 - Input state : 
	Port: read_Pipeline_VITIS_LOOP_13_1 : p0 | {2 }
	Port: read_Pipeline_VITIS_LOOP_13_1 : sext_ln13 | {1 }
	Port: read_Pipeline_VITIS_LOOP_13_1 : numInputs | {1 }
	Port: read_Pipeline_VITIS_LOOP_13_1 : inStream2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		store_ln13 : 3
	State 2
		p0_addr_read : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln13_fu_90      |    0    |    39   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln13_fu_84      |    0    |    20   |
|----------|---------------------------|---------|---------|
|          | numInputs_read_read_fu_48 |    0    |    0    |
|   read   | sext_ln13_read_read_fu_54 |    0    |    0    |
|          |  p0_addr_read_read_fu_60  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln174_write_fu_65  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln13_cast_fu_72   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    59   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_107      |   32   |
|   icmp_ln13_reg_119  |    1   |
| p0_addr_read_reg_123 |   512  |
|sext_ln13_cast_reg_114|   64   |
+----------------------+--------+
|         Total        |   609  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   609  |    -   |
+-----------+--------+--------+
|   Total   |   609  |   59   |
+-----------+--------+--------+
