begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/** @file   PCI configuration Library Services that do PCI configuration and also enable   the PCI operations to be replayed during an S3 resume. This library class   maps directly on top of the PciLib class.     Copyright (c) 2006 - 2017, Intel Corporation. All rights reserved.<BR>    This program and the accompanying materials   are licensed and made available under the terms and conditions   of the BSD License which accompanies this distribution.  The   full text of the license may be found at   http://opensource.org/licenses/bsd-license.php    THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,   WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.  **/
end_comment

begin_include
include|#
directive|include
file|<Base.h>
end_include

begin_include
include|#
directive|include
file|<Library/DebugLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/S3BootScriptLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/PciLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/S3PciLib.h>
end_include

begin_define
define|#
directive|define
name|PCILIB_TO_COMMON_ADDRESS
parameter_list|(
name|Address
parameter_list|)
define|\
value|((((UINTN) ((Address>>20)& 0xff))<< 24) + (((UINTN) ((Address>>15)& 0x1f))<< 16) + (((UINTN) ((Address>>12)& 0x07))<< 8) + ((UINTN) (Address& 0xfff )))
end_define

begin_comment
comment|/**   Saves a PCI configuration value to the boot script.    This internal worker function saves a PCI configuration value in   the S3 script to be replayed on S3 resume.     If the saving process fails, then ASSERT().    @param  Width   The width of PCI configuration.   @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Buffer  The buffer containing value.  **/
end_comment

begin_function
name|VOID
name|InternalSavePciWriteValueToBootScript
parameter_list|(
name|IN
name|S3_BOOT_SCRIPT_LIB_WIDTH
name|Width
parameter_list|,
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|VOID
modifier|*
name|Buffer
parameter_list|)
block|{
name|RETURN_STATUS
name|Status
decl_stmt|;
name|Status
operator|=
name|S3BootScriptSavePciCfgWrite
argument_list|(
name|Width
argument_list|,
name|PCILIB_TO_COMMON_ADDRESS
argument_list|(
name|Address
argument_list|)
argument_list|,
literal|1
argument_list|,
name|Buffer
argument_list|)
expr_stmt|;
name|ASSERT
argument_list|(
name|Status
operator|==
name|RETURN_SUCCESS
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**   Saves an 8-bit PCI configuration value to the boot script.    This internal worker function saves an 8-bit PCI configuration value in   the S3 script to be replayed on S3 resume.     If the saving process fails, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value saved to boot script.    @return Value.  **/
end_comment

begin_function
name|UINT8
name|InternalSavePciWrite8ValueToBootScript
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|Value
parameter_list|)
block|{
name|InternalSavePciWriteValueToBootScript
argument_list|(
name|S3BootScriptWidthUint8
argument_list|,
name|Address
argument_list|,
operator|&
name|Value
argument_list|)
expr_stmt|;
return|return
name|Value
return|;
block|}
end_function

begin_comment
comment|/**   Reads an 8-bit PCI configuration register and saves the value in the S3   script to be replayed on S3 resume.    Reads and returns the 8-bit PCI configuration register specified by Address.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.    @return The read value from the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciRead8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciRead8
argument_list|(
name|Address
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes an 8-bit PCI configuration register and saves the value in the S3   script to be replayed on S3 resume.    Writes the 8-bit PCI configuration register specified by Address with the   value specified by Value. Value is returned. This function must guarantee   that all PCI read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return The value written to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciWrite8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|Value
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciWrite8
argument_list|(
name|Address
argument_list|,
name|Value
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise OR of an 8-bit PCI configuration register with   an 8-bit value and saves the value in the S3 script to be replayed on S3 resume.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 8-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  OrData  The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciOr8
argument_list|(
name|Address
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of an 8-bit PCI configuration register with an 8-bit   value and saves the value in the S3 script to be replayed on S3 resume.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 8-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciAnd8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciAnd8
argument_list|(
name|Address
argument_list|,
name|AndData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of an 8-bit PCI configuration register with an 8-bit   value, followed a  bitwise OR with another 8-bit value and saves   the value in the S3 script to be replayed on S3 resume.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData,   performs a bitwise OR between the result of the AND operation and   the value specified by OrData, and writes the result to the 8-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.   @param  OrData  The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciAndThenOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciAndThenOr8
argument_list|(
name|Address
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field of a PCI configuration register and saves the value in   the S3 script to be replayed on S3 resume.    Reads the bit field in an 8-bit PCI configuration register. The bit field is   specified by the StartBit and the EndBit. The value of the bit field is   returned.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().    @param  Address   PCI configuration register to read.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.    @return The value of the bit field read from the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciBitFieldRead8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldRead8
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a bit field to a PCI configuration register and saves the value in   the S3 script to be replayed on S3 resume.    Writes Value to the bit field of the PCI configuration register. The bit   field is specified by the StartBit and the EndBit. All other bits in the   destination PCI configuration register are preserved. The new value of the   8-bit register is returned.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  Value     New value of the bit field.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciBitFieldWrite8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|Value
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldWrite8
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|Value
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in an 8-bit PCI configuration, performs a bitwise OR, and   writes the result back to the bit field in the 8-bit port and saves the value   in the S3 script to be replayed on S3 resume.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 8-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized. Extra left bits in OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  OrData    The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciBitFieldOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldOr8
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in an 8-bit PCI configuration register, performs a bitwise   AND, and writes the result back to the bit field in the 8-bit register and   saves the value in the S3 script to be replayed on S3 resume.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 8-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized. Extra left bits in AndData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  AndData   The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciBitFieldAnd8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldAnd8
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in an 8-bit Address, performs a bitwise AND followed by a   bitwise OR, and writes the result back to the bit field in the   8-bit port and saves the value in the S3 script to be replayed on S3 resume.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND followed by a bitwise OR between the read result and   the value specified by AndData, and writes the result to the 8-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized. Extra left bits in both AndData and   OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  AndData   The value to AND with the PCI configuration register.   @param  OrData    The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|S3PciBitFieldAndThenOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite8ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldAndThenOr8
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Saves a 16-bit PCI configuration value to the boot script.    This internal worker function saves a 16-bit PCI configuration value in   the S3 script to be replayed on S3 resume.     If the saving process fails, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return Value.  **/
end_comment

begin_function
name|UINT16
name|InternalSavePciWrite16ValueToBootScript
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|Value
parameter_list|)
block|{
name|InternalSavePciWriteValueToBootScript
argument_list|(
name|S3BootScriptWidthUint16
argument_list|,
name|Address
argument_list|,
operator|&
name|Value
argument_list|)
expr_stmt|;
return|return
name|Value
return|;
block|}
end_function

begin_comment
comment|/**   Reads a 16-bit PCI configuration register and saves the value in the S3   script to be replayed on S3 resume.    Reads and returns the 16-bit PCI configuration register specified by Address.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.    @return The read value from the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciRead16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciRead16
argument_list|(
name|Address
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a 16-bit PCI configuration register and saves the value in the S3   script to be replayed on S3 resume.    Writes the 16-bit PCI configuration register specified by Address with the   value specified by Value. Value is returned. This function must guarantee   that all PCI read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return The value written to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciWrite16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|Value
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciWrite16
argument_list|(
name|Address
argument_list|,
name|Value
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise OR of a 16-bit PCI configuration register with   a 16-bit value and saves the value in the S3 script to be replayed on S3 resume.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 16-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  OrData  The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciOr16
argument_list|(
name|Address
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 16-bit PCI configuration register with a 16-bit   value and saves the value in the S3 script to be replayed on S3 resume.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 16-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciAnd16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciAnd16
argument_list|(
name|Address
argument_list|,
name|AndData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 16-bit PCI configuration register with a 16-bit   value, followed a  bitwise OR with another 16-bit value and saves   the value in the S3 script to be replayed on S3 resume.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData,   performs a bitwise OR between the result of the AND operation and   the value specified by OrData, and writes the result to the 16-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.   @param  OrData  The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciAndThenOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciAndThenOr16
argument_list|(
name|Address
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field of a PCI configuration register and saves the value in   the S3 script to be replayed on S3 resume.    Reads the bit field in a 16-bit PCI configuration register. The bit field is   specified by the StartBit and the EndBit. The value of the bit field is   returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().    @param  Address   PCI configuration register to read.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.    @return The value of the bit field read from the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciBitFieldRead16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldRead16
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a bit field to a PCI configuration register and saves the value in   the S3 script to be replayed on S3 resume.    Writes Value to the bit field of the PCI configuration register. The bit   field is specified by the StartBit and the EndBit. All other bits in the   destination PCI configuration register are preserved. The new value of the   16-bit register is returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  Value     New value of the bit field.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciBitFieldWrite16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|Value
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldWrite16
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|Value
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 16-bit PCI configuration, performs a bitwise OR, and   writes the result back to the bit field in the 16-bit port and saves the value   in the S3 script to be replayed on S3 resume.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 16-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized. Extra left bits in OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  OrData    The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciBitFieldOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldOr16
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 16-bit PCI configuration register, performs a bitwise   AND, and writes the result back to the bit field in the 16-bit register and   saves the value in the S3 script to be replayed on S3 resume.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 16-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized. Extra left bits in AndData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  AndData   The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciBitFieldAnd16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldAnd16
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 16-bit Address, performs a bitwise AND followed by a   bitwise OR, and writes the result back to the bit field in the   16-bit port and saves the value in the S3 script to be replayed on S3 resume.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND followed by a bitwise OR between the read result and   the value specified by AndData, and writes the result to the 16-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized. Extra left bits in both AndData and   OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  AndData   The value to AND with the PCI configuration register.   @param  OrData    The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|S3PciBitFieldAndThenOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite16ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldAndThenOr16
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Saves a 32-bit PCI configuration value to the boot script.    This internal worker function saves a 32-bit PCI configuration value in the S3 script   to be replayed on S3 resume.     If the saving process fails, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return Value.  **/
end_comment

begin_function
name|UINT32
name|InternalSavePciWrite32ValueToBootScript
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|Value
parameter_list|)
block|{
name|InternalSavePciWriteValueToBootScript
argument_list|(
name|S3BootScriptWidthUint32
argument_list|,
name|Address
argument_list|,
operator|&
name|Value
argument_list|)
expr_stmt|;
return|return
name|Value
return|;
block|}
end_function

begin_comment
comment|/**   Reads a 32-bit PCI configuration register and saves the value in the S3   script to be replayed on S3 resume.    Reads and returns the 32-bit PCI configuration register specified by Address.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.    @return The read value from the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciRead32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciRead32
argument_list|(
name|Address
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a 32-bit PCI configuration register and saves the value in the S3   script to be replayed on S3 resume.    Writes the 32-bit PCI configuration register specified by Address with the   value specified by Value. Value is returned. This function must guarantee   that all PCI read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return The value written to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciWrite32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|Value
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciWrite32
argument_list|(
name|Address
argument_list|,
name|Value
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise OR of a 32-bit PCI configuration register with   a 32-bit value and saves the value in the S3 script to be replayed on S3 resume.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 32-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  OrData  The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciOr32
argument_list|(
name|Address
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 32-bit PCI configuration register with a 32-bit   value and saves the value in the S3 script to be replayed on S3 resume.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 32-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciAnd32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciAnd32
argument_list|(
name|Address
argument_list|,
name|AndData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 32-bit PCI configuration register with a 32-bit   value, followed a  bitwise OR with another 32-bit value and saves   the value in the S3 script to be replayed on S3 resume.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData,   performs a bitwise OR between the result of the AND operation and   the value specified by OrData, and writes the result to the 32-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address Address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.   @param  OrData  The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciAndThenOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciAndThenOr32
argument_list|(
name|Address
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field of a PCI configuration register and saves the value in   the S3 script to be replayed on S3 resume.    Reads the bit field in a 32-bit PCI configuration register. The bit field is   specified by the StartBit and the EndBit. The value of the bit field is   returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().    @param  Address   PCI configuration register to read.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.    @return The value of the bit field read from the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciBitFieldRead32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldRead32
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a bit field to a PCI configuration register and saves the value in   the S3 script to be replayed on S3 resume.    Writes Value to the bit field of the PCI configuration register. The bit   field is specified by the StartBit and the EndBit. All other bits in the   destination PCI configuration register are preserved. The new value of the   32-bit register is returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  Value     New value of the bit field.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciBitFieldWrite32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|Value
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldWrite32
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|Value
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 32-bit PCI configuration, performs a bitwise OR, and   writes the result back to the bit field in the 32-bit port and saves the value   in the S3 script to be replayed on S3 resume.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 32-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized. Extra left bits in OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  OrData    The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciBitFieldOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldOr32
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 32-bit PCI configuration register, performs a bitwise   AND, and writes the result back to the bit field in the 32-bit register and   saves the value in the S3 script to be replayed on S3 resume.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 32-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized. Extra left bits in AndData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  AndData   The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciBitFieldAnd32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldAnd32
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 32-bit Address, performs a bitwise AND followed by a   bitwise OR, and writes the result back to the bit field in the   32-bit port and saves the value in the S3 script to be replayed on S3 resume.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND followed by a bitwise OR between the read result and   the value specified by AndData, and writes the result to the 32-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized. Extra left bits in both AndData and   OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  AndData   The value to AND with the PCI configuration register.   @param  OrData    The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|S3PciBitFieldAndThenOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|InternalSavePciWrite32ValueToBootScript
argument_list|(
name|Address
argument_list|,
name|PciBitFieldAndThenOr32
argument_list|(
name|Address
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a range of PCI configuration registers into a caller supplied buffer   and saves the value in the S3 script to be replayed on S3 resume.    Reads the range of PCI configuration registers specified by StartAddress and   Size into the buffer specified by Buffer. This function only allows the PCI   configuration registers from a single PCI function to be read. Size is   returned. When possible 32-bit PCI configuration read cycles are used to read   from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit   and 16-bit PCI configuration read cycles may be used at the beginning and the   end of the range.    If StartAddress> 0x0FFFFFFF, then ASSERT().   If ((StartAddress& 0xFFF) + Size)> 0x1000, then ASSERT().   If Size> 0 and Buffer is NULL, then ASSERT().    @param  StartAddress  Starting address that encodes the PCI Bus, Device,                         Function and Register.   @param  Size          Size in bytes of the transfer.   @param  Buffer        Pointer to a buffer receiving the data read.    @return Size  **/
end_comment

begin_function
name|UINTN
name|EFIAPI
name|S3PciReadBuffer
parameter_list|(
name|IN
name|UINTN
name|StartAddress
parameter_list|,
name|IN
name|UINTN
name|Size
parameter_list|,
name|OUT
name|VOID
modifier|*
name|Buffer
parameter_list|)
block|{
name|RETURN_STATUS
name|Status
decl_stmt|;
name|Status
operator|=
name|S3BootScriptSavePciCfgWrite
argument_list|(
name|S3BootScriptWidthUint8
argument_list|,
name|PCILIB_TO_COMMON_ADDRESS
argument_list|(
name|StartAddress
argument_list|)
argument_list|,
name|PciReadBuffer
argument_list|(
name|StartAddress
argument_list|,
name|Size
argument_list|,
name|Buffer
argument_list|)
argument_list|,
name|Buffer
argument_list|)
expr_stmt|;
name|ASSERT
argument_list|(
name|Status
operator|==
name|RETURN_SUCCESS
argument_list|)
expr_stmt|;
return|return
name|Size
return|;
block|}
end_function

begin_comment
comment|/**   Copies the data in a caller supplied buffer to a specified range of PCI   configuration space and saves the value in the S3 script to be replayed on S3   resume.    Writes the range of PCI configuration registers specified by StartAddress and   Size from the buffer specified by Buffer. This function only allows the PCI   configuration registers from a single PCI function to be written. Size is   returned. When possible 32-bit PCI configuration write cycles are used to   write from StartAdress to StartAddress + Size. Due to alignment restrictions,   8-bit and 16-bit PCI configuration write cycles may be used at the beginning   and the end of the range.    If StartAddress> 0x0FFFFFFF, then ASSERT().   If ((StartAddress& 0xFFF) + Size)> 0x1000, then ASSERT().   If Size> 0 and Buffer is NULL, then ASSERT().    @param  StartAddress  Starting address that encodes the PCI Bus, Device,                         Function and Register.   @param  Size          Size in bytes of the transfer.   @param  Buffer        Pointer to a buffer containing the data to write.    @return Size  **/
end_comment

begin_function
name|UINTN
name|EFIAPI
name|S3PciWriteBuffer
parameter_list|(
name|IN
name|UINTN
name|StartAddress
parameter_list|,
name|IN
name|UINTN
name|Size
parameter_list|,
name|IN
name|VOID
modifier|*
name|Buffer
parameter_list|)
block|{
name|RETURN_STATUS
name|Status
decl_stmt|;
name|Status
operator|=
name|S3BootScriptSavePciCfgWrite
argument_list|(
name|S3BootScriptWidthUint8
argument_list|,
name|PCILIB_TO_COMMON_ADDRESS
argument_list|(
name|StartAddress
argument_list|)
argument_list|,
name|PciWriteBuffer
argument_list|(
name|StartAddress
argument_list|,
name|Size
argument_list|,
name|Buffer
argument_list|)
argument_list|,
name|Buffer
argument_list|)
expr_stmt|;
name|ASSERT
argument_list|(
name|Status
operator|==
name|RETURN_SUCCESS
argument_list|)
expr_stmt|;
return|return
name|Size
return|;
block|}
end_function

end_unit

