# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources -CFLAGS -std=c++14 -I/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+ASSERT_VERBOSE_COND=!svsimTestbench.reset +define+PRINTF_COND=!svsimTestbench.reset +define+STOP_COND=!svsimTestbench.reset +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/verification/assume/layers-Adder-Verification-Assume.sv ../primary-sources/verification/layers-Adder-Verification.sv ../primary-sources/verification/assert/layers-Adder-Verification-Assert.sv ../primary-sources/verification/cover/layers-Adder-Verification-Cover.sv ../primary-sources/Adder.sv ../generated-sources/testbench.sv ../generated-sources/c-dpi-bridge.cpp ../generated-sources/simulation-driver.cpp"
S      4883  1298988  1752827612           0  1752827612           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/../generated-sources/testbench.sv"
S       502  1298975  1752827611           0  1752827611           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/../primary-sources/Adder.sv"
S       248  1298980  1752827611           0  1752827611           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/../primary-sources/verification/assert/layers-Adder-Verification-Assert.sv"
S       248  1298981  1752827611           0  1752827611           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/../primary-sources/verification/assume/layers-Adder-Verification-Assume.sv"
S       245  1298982  1752827611           0  1752827611           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/../primary-sources/verification/cover/layers-Adder-Verification-Cover.sv"
S       172  1298978  1752827611           0  1752827611           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/../primary-sources/verification/layers-Adder-Verification.sv"
S       172  1298978  1752827611           0  1752827611           0 "/Users/wonjun/chisel-template/build/chiselsim/AdderSpec/Adder-should-correctly-add-two-numbers/primary-sources/verification/layers-Adder-Verification.sv"
S  10869344   947028  1752561054           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525   947147  1752561054           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787   947148  1752561054           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
T      3305  1299002  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench.cpp"
T      4569  1299001  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench.h"
T      2409  1299012  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench.mk"
T      7011  1299000  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      5366  1298999  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__Dpi.h"
T     12232  1299003  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      6716  1298997  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      3342  1298998  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__Syms.h"
T      1299  1299005  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench___024root.h"
T     10431  1299007  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench___024root__DepSet_h06920d97__0.cpp"
T      2219  1299008  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench___024root__DepSet_h06920d97__0__Slow.cpp"
T      4973  1299010  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench___024root__DepSet_h1687f531__0.cpp"
T      5355  1299009  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench___024root__DepSet_h1687f531__0__Slow.cpp"
T       763  1299006  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       828  1299004  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__pch.h"
T      2280  1299013  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1897  1299011  1752827612           0  1752827612           0 "verilated-sources/VsvsimTestbench_classes.mk"
