{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 20:42:56 2014 " "Info: Processing started: Wed Oct 29 20:42:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tjl2 -c tjl2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tjl2 -c tjl2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_datain_reg0 memory lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_memory_reg0 197.01 MHz 5.076 ns Internal " "Info: Clock \"clk\" has Internal fmax of 197.01 MHz between source memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_datain_reg0\" and destination memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_memory_reg0\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_datain_reg0 1 MEM M4K_X17_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_memory_reg0 2 MEM M4K_X17_Y10 0 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X17_Y10; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.331 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 7.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_169 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.154 ns) + CELL(0.708 ns) 7.331 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_memory_reg0 2 MEM M4K_X17_Y10 0 " "Info: 2: + IC(5.154 ns) + CELL(0.708 ns) = 7.331 ns; Loc. = M4K_X17_Y10; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 29.70 % ) " "Info: Total cell delay = 2.177 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 70.30 % ) " "Info: Total interconnect delay = 5.154 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.345 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_169 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.154 ns) + CELL(0.722 ns) 7.345 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_datain_reg0 2 MEM M4K_X17_Y10 1 " "Info: 2: + IC(5.154 ns) + CELL(0.722 ns) = 7.345 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 29.83 % ) " "Info: Total cell delay = 2.191 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 70.17 % ) " "Info: Total interconnect delay = 5.154 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] register sld_hub:sld_hub_inst\|tdo 149.16 MHz 6.704 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 149.16 MHz between source register \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 6.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.091 ns + Longest register register " "Info: + Longest register to register delay is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] 1 REG LC_X22_Y10_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N4; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.292 ns) 0.836 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~11 2 COMB LC_X22_Y10_N6 3 " "Info: 2: + IC(0.544 ns) + CELL(0.292 ns) = 0.836 ns; Loc. = LC_X22_Y10_N6; Fanout = 3; COMB Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { sld_hub:sld_hub_inst|irf_reg[1][1] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.292 ns) 1.873 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3 3 COMB LC_X22_Y10_N1 1 " "Info: 3: + IC(0.745 ns) + CELL(0.292 ns) = 1.873 ns; Loc. = LC_X22_Y10_N1; Fanout = 1; COMB Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|tdo~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.169 ns sld_hub:sld_hub_inst\|tdo~5 4 COMB LC_X22_Y10_N2 1 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.169 ns; Loc. = LC_X22_Y10_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.478 ns) 3.091 ns sld_hub:sld_hub_inst\|tdo 5 REG LC_X22_Y10_N9 2 " "Info: 5: + IC(0.444 ns) + CELL(0.478 ns) = 3.091 ns; Loc. = LC_X22_Y10_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 38.05 % ) " "Info: Total cell delay = 1.176 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.915 ns ( 61.95 % ) " "Info: Total interconnect delay = 1.915 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { sld_hub:sld_hub_inst|irf_reg[1][1] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { sld_hub:sld_hub_inst|irf_reg[1][1] {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.544ns 0.745ns 0.182ns 0.444ns } { 0.000ns 0.292ns 0.292ns 0.114ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.310 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 124 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 124; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.599 ns) + CELL(0.711 ns) 5.310 ns sld_hub:sld_hub_inst\|tdo 2 REG LC_X22_Y10_N9 2 " "Info: 2: + IC(4.599 ns) + CELL(0.711 ns) = 5.310 ns; Loc. = LC_X22_Y10_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.39 % ) " "Info: Total cell delay = 0.711 ns ( 13.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 86.61 % ) " "Info: Total interconnect delay = 4.599 ns ( 86.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.310 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 124 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 124; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.599 ns) + CELL(0.711 ns) 5.310 ns sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] 2 REG LC_X22_Y10_N4 5 " "Info: 2: + IC(4.599 ns) + CELL(0.711 ns) = 5.310 ns; Loc. = LC_X22_Y10_N4; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.39 % ) " "Info: Total cell delay = 0.711 ns ( 13.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 86.61 % ) " "Info: Total interconnect delay = 4.599 ns ( 86.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 855 -1 0 } } { "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { sld_hub:sld_hub_inst|irf_reg[1][1] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.091 ns" { sld_hub:sld_hub_inst|irf_reg[1][1] {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~11 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~3 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.544ns 0.745ns 0.182ns 0.444ns } { 0.000ns 0.292ns 0.292ns 0.114ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.310 ns" { altera_internal_jtag~TCKUTAP sld_hub:sld_hub_inst|irf_reg[1][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.310 ns" { altera_internal_jtag~TCKUTAP {} sld_hub:sld_hub_inst|irf_reg[1][1] {} } { 0.000ns 4.599ns } { 0.000ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0 ad\[0\] clk 2.934 ns memory " "Info: tsu for memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0\" (data pin = \"ad\[0\]\", clock pin = \"clk\") is 2.934 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.186 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ad\[0\] 1 PIN PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; PIN Node = 'ad\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad[0] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 224 40 208 240 "ad\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.334 ns) + CELL(0.383 ns) 10.186 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0 2 MEM M4K_X17_Y10 8 " "Info: 2: + IC(8.334 ns) + CELL(0.383 ns) = 10.186 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.717 ns" { ad[0] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 18.18 % ) " "Info: Total cell delay = 1.852 ns ( 18.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.334 ns ( 81.82 % ) " "Info: Total interconnect delay = 8.334 ns ( 81.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.186 ns" { ad[0] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.186 ns" { ad[0] {} ad[0]~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 8.334ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.345 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_169 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.154 ns) + CELL(0.722 ns) 7.345 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0 2 MEM M4K_X17_Y10 8 " "Info: 2: + IC(5.154 ns) + CELL(0.722 ns) = 7.345 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 29.83 % ) " "Info: Total cell delay = 2.191 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 70.17 % ) " "Info: Total interconnect delay = 5.154 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.186 ns" { ad[0] lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.186 ns" { ad[0] {} ad[0]~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 8.334ns } { 0.000ns 1.469ns 0.383ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk o\[4\] lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0 17.910 ns memory " "Info: tco from clock \"clk\" to destination pin \"o\[4\]\" through memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0\" is 17.910 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.345 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_169 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_169; Fanout = 25; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 240 40 208 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.154 ns) + CELL(0.722 ns) 7.345 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0 2 MEM M4K_X17_Y10 8 " "Info: 2: + IC(5.154 ns) + CELL(0.722 ns) = 7.345 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 29.83 % ) " "Info: Total cell delay = 2.191 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.154 ns ( 70.17 % ) " "Info: Total interconnect delay = 5.154 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.915 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0 1 MEM M4K_X17_Y10 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 272 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|q_a\[4\] 2 MEM M4K_X17_Y10 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|altsyncram_02a2:altsyncram1\|q_a\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4] } "NODE_NAME" } } { "db/altsyncram_02a2.tdf" "" { Text "D:/tjl2/db/altsyncram_02a2.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.483 ns) + CELL(2.124 ns) 9.915 ns o\[4\] 3 PIN PIN_133 0 " "Info: 3: + IC(3.483 ns) + CELL(2.124 ns) = 9.915 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'o\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.607 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4] o[4] } "NODE_NAME" } } { "Block2.bdf" "" { Schematic "D:/tjl2/Block2.bdf" { { 192 456 632 208 "o\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.432 ns ( 64.87 % ) " "Info: Total cell delay = 6.432 ns ( 64.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 35.13 % ) " "Info: Total interconnect delay = 3.483 ns ( 35.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.915 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4] o[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.915 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4] {} o[4] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 4.308ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { clk lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { clk {} clk~out0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 5.154ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.915 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4] o[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.915 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|ram_block3a7~porta_address_reg0 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|altsyncram_02a2:altsyncram1|q_a[4] {} o[4] {} } { 0.000ns 0.000ns 3.483ns } { 0.000ns 4.308ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.124 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.124 ns) 2.124 ns altera_reserved_tdo 2 PIN PIN_149 0 " "Info: 2: + IC(0.000 ns) + CELL(2.124 ns) = 2.124 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 100.00 % ) " "Info: Total cell delay = 2.124 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.124 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.434 ns register " "Info: th for register \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.434 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.292 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y10_N1 124 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 124; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.581 ns) + CELL(0.711 ns) 5.292 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] 2 REG LC_X16_Y10_N7 3 " "Info: 2: + IC(4.581 ns) + CELL(0.711 ns) = 5.292 ns; Loc. = LC_X16_Y10_N7; Fanout = 3; REG Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 13.44 % ) " "Info: Total cell delay = 0.711 ns ( 13.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.581 ns ( 86.56 % ) " "Info: Total interconnect delay = 4.581 ns ( 86.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.873 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y10_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.115 ns) 1.873 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] 2 REG LC_X16_Y10_N7 3 " "Info: 2: + IC(1.758 ns) + CELL(0.115 ns) = 1.873 ns; Loc. = LC_X16_Y10_N7; Fanout = 3; REG Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_tje1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { altera_internal_jtag~TDIUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "c:/altera/90/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 375 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 6.14 % ) " "Info: Total cell delay = 0.115 ns ( 6.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns ( 93.86 % ) " "Info: Total interconnect delay = 1.758 ns ( 93.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { altera_internal_jtag~TDIUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { altera_internal_jtag~TDIUTAP {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 1.758ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { altera_internal_jtag~TCKUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.292 ns" { altera_internal_jtag~TCKUTAP {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 4.581ns } { 0.000ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { altera_internal_jtag~TDIUTAP lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.873 ns" { altera_internal_jtag~TDIUTAP {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_tje1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] {} } { 0.000ns 1.758ns } { 0.000ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 20:42:57 2014 " "Info: Processing ended: Wed Oct 29 20:42:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
