Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 24 16:02:32 2025
| Host         : DESKTOP-HBA9GC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   42          inf        0.000                      0                   42           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 3.977ns (44.755%)  route 4.910ns (55.245%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          4.910     5.366    leds_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.887 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.887    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 3.963ns (45.890%)  route 4.673ns (54.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          4.673     5.129    leds_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.637 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.637    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.506ns  (logic 3.974ns (46.719%)  route 4.532ns (53.281%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          4.532     4.988    leds_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.506 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.506    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.962ns (48.733%)  route 4.168ns (51.267%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          4.168     4.624    leds_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.130 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.130    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.985ns  (logic 3.957ns (49.552%)  route 4.028ns (50.448%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          4.028     4.484    leds_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.985 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.985    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 3.971ns (50.167%)  route 3.945ns (49.833%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          3.945     4.401    leds_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.916 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.916    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 3.960ns (50.522%)  route 3.878ns (49.478%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          3.878     4.334    leds_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     7.838 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.838    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 3.961ns (51.511%)  route 3.728ns (48.489%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          3.728     4.184    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.689 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.689    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.675ns  (logic 3.986ns (51.929%)  route 3.690ns (48.071%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          3.690     4.146    leds_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.675 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.675    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 3.970ns (52.597%)  route 3.578ns (47.403%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[25]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[25]/Q
                         net (fo=17, routed)          3.578     4.034    leds_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.549 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.549    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[11]
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[8]_i_1_n_4
    SLICE_X29Y28         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[15]
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[12]_i_1_n_4
    SLICE_X29Y29         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[19]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[16]_i_1_n_4
    SLICE_X29Y30         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[23]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[20]_i_1_n_4
    SLICE_X29Y31         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[3]
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[0]_i_1_n_4
    SLICE_X29Y26         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    counter_reg_n_0_[7]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    counter_reg[4]_i_1_n_4
    SLICE_X29Y27         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE                         0.000     0.000 r  counter_reg[12]/C
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[12]
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[12]_i_1_n_7
    SLICE_X29Y29         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE                         0.000     0.000 r  counter_reg[16]/C
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[16]
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[16]_i_1_n_7
    SLICE_X29Y30         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE                         0.000     0.000 r  counter_reg[20]/C
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[20]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[20]
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[20]_i_1_n_7
    SLICE_X29Y31         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y32         FDRE                         0.000     0.000 r  counter_reg[24]/C
    SLICE_X29Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[24]/Q
                         net (fo=1, routed)           0.105     0.246    counter_reg_n_0_[24]
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    counter_reg[24]_i_1_n_7
    SLICE_X29Y32         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





