$date
	Thu Jul 11 23:58:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module downcounter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ load_en $end
$var reg 1 % reset $end
$scope module circ1 $end
$var wire 1 " clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ load_en $end
$var wire 1 % reset $end
$var parameter 32 ' data_width $end
$var reg 4 ( q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
$end
#0
$dumpvars
b0 (
bx &
1%
0$
bx #
0"
b0 !
$end
#10
1"
#20
0%
0"
#30
b1111 !
b1111 (
1"
#40
b1011 #
b1011 &
1$
0"
#50
b1011 !
b1011 (
1"
#60
0$
0"
#70
b1010 !
b1010 (
1"
#80
0"
#90
b1001 !
b1001 (
1"
#100
0"
#110
b1000 !
b1000 (
1"
#120
b0 !
b0 (
1%
0"
#130
1"
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
