  \begin{cventry}
    {Blue Cheetah Analog} % Organization
    {Design Automation Intern} % Job title
    {Remote} % Location
    {May 2024 - Present} % Date(s)
    {
      \begin{cvitems} % Description(s) of tasks/responsibilities
        \item {
        Refactored existing SystemVerilog files into an internal YAML format influenced by IP-XACT, enabling rapid reuse of IP across projects.
        }
        \item {
        Developed generator to generate addressing logic in SystemVerilog from a file definition to route APB bus signals based on addresses.
        }
        \item {
        Added functionality that added internal signals and logic operations to a Python tool that generates SystemVerilog from a YAML file.
        }
        \item {
        Increased productivity by adding simulation options for coverage, analog designs, and waveform viewing to existing automation tools.
        }
        \item {
        Refactored Pytest-BDD testing directory to enhance readability, modularity, and flexibility when adding or debugging tests.
        }
      \end{cvitems}
    }
  \end{cventry}
