Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 13 18:05:14 2019
| Host         : Laptop-Jelle running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Overkoepelend_control_sets_placed.rpt
| Design       : Overkoepelend
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            8 |
| Yes          | No                    | No                     |             128 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------+-------------------------+------------------+----------------+
|      Clock Signal     |        Enable Signal       |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------+-------------------------+------------------+----------------+
|  Klokje/inst/clk_out1 |                            |                         |                4 |             10 |
|  Klokje/inst/clk_out1 |                            | teller/h_cnt[9]_i_1_n_0 |                3 |             20 |
|  Klokje/inst/clk_out1 | teller/h_cnt[9]_i_1_n_0    | teller/v_cnt[9]_i_1_n_0 |                3 |             20 |
|  Klokje/inst/clk_out1 |                            | divider/cnt_reg[1]_0    |                5 |             34 |
|  Klokje/inst/clk_out1 | vga_mapping/v_topPos_pad10 |                         |                8 |             64 |
|  Klokje/inst/clk_out1 | vga_mapping/v_topPos_pad20 |                         |                8 |             64 |
+-----------------------+----------------------------+-------------------------+------------------+----------------+


