// Seed: 2605933877
module module_0 (
    id_1#(
        .id_2 (id_3),
        .id_4 (-1),
        .id_5 (1),
        .id_6 (-1),
        .id_7 (id_8),
        .id_9 (-1),
        .id_10(1)
    ),
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51
);
  input wire id_42;
  inout wire id_41;
  output wire id_40;
  inout wire id_39;
  input wire id_38;
  input wire id_37;
  input wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_52 = id_1;
  logic id_53 = 1;
  wire  id_54;
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_4,
      id_7,
      id_1,
      id_1,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_3,
      id_1,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_7,
      id_1,
      id_6,
      id_6,
      id_1,
      id_7,
      id_3,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_7,
      id_6,
      id_1,
      id_6,
      id_1,
      id_3,
      id_1,
      id_7,
      id_6,
      id_1,
      id_1
  );
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_1 = (id_2);
endmodule
