Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a45e0f249ac84d0cb09794eb73aee6b9 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot bcd_adder_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.bcd_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.adder_4 [adder_4_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_to_seven_seg [bcd_to_seven_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.bcd_adder
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot bcd_adder_time_impl
