# Tiny Tapeout project information
project:
  title:        "RV32I SoC"      # Project title
  author:       "K.Makise"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "test OpenRAM sram macro, 32x16"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_kmakise_soc"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_kmakise_soc.v"
    - "myconfig_sky_dual.v"
    - "SRAMController.v"
    - "UARTReceiver.v"
    - "UARTTransmitter.v"
    - "./CPU/serv_aligner.v"
    - "./CPU/serv_alu.v" 
    - "./CPU/serv_bufreg.v"
    - "./CPU/serv_bufreg2.v"
    - "./CPU/serv_compdec.v"
    - "./CPU/serv_csr.v"
    - "./CPU/serv_ctrl.v" 
    - "./CPU/serv_debug.v" 
    - "./CPU/serv_decode.v"
    - "./CPU/serv_immdec.v"
    - "./CPU/serv_mem_if.v"
    - "./CPU/serv_rf_if.v"
    - "./CPU/serv_rf_ram_if.v" 
    - "./CPU/serv_rf_ram.v"
    - "./CPU/serv_rf_top.v"
    - "./CPU/serv_state.v"
    - "./CPU/serv_top.v" 
    - "./CPU/soc_serv_top.v"
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "i_timer_rq"
  ui[1]: ""
  ui[2]: ""
  ui[3]: "rx_in"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: "overrun"
  uo[7]: "error"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: "tx_out"
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
