$date
	Wed Jul 30 01:52:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module DUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
0!
0'
0)
0&
0(
0%
0$
0#
#10
1!
1)
1#
#15
1"
0!
1'
1%
1$
0#
#20
1!
0)
1&
1(
1#
#25
