#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon Nov 13 12:14:11 2017
# Process ID: 10216
# Current directory: D:/digital/Digital-Experiment/ALU_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5672 D:\digital\Digital-Experiment\ALU_1\ALU_1.xpr
# Log file: D:/digital/Digital-Experiment/ALU_1/vivado.log
# Journal file: D:/digital/Digital-Experiment/ALU_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/digital/Digital-Experiment/ALU_1/ALU_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/digital/Digital-Experiment/source_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 704.094 ; gain = 99.441
open_bd_design {D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ALU_1.bd}
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_or_gate:1.0 - four_2_input_or_gate_0
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_0
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_0
Adding component instance block -- xilinx.com:XUP:decode138:1.0 - decode138_0
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_1
Adding component instance block -- xilinx.com:XUP:decode138:1.0 - decode138_1
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_2
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_1
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_3
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_1
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_2
Successfully read diagram <ALU_1> from BD file <D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ALU_1.bd>
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj alu_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/3_Create_IPI/sources/ALU_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 0cb8f4a33b4a4a2c8106032722186150 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_1_tb_behav xil_defaultlib.alu_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ALU_demo_wrapper> not found while processing module instance <uut> [D:/digital/Digital-Experiment/3_Create_IPI/sources/ALU_1_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/elaborate.log' file for more information.
open_bd_design {D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ALU_1.bd}
validate_bd_design -force
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj alu_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/3_Create_IPI/sources/ALU_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 0cb8f4a33b4a4a2c8106032722186150 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_1_tb_behav xil_defaultlib.alu_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ALU_demo_wrapper> not found while processing module instance <uut> [D:/digital/Digital-Experiment/3_Create_IPI/sources/ALU_1_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'alu_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj alu_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_2_input_and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_0/sim/ALU_1_four_2_input_and_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_four_2_input_and_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_2_input_or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_or_gate_0_0/sim/ALU_1_four_2_input_or_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_four_2_input_or_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module six_not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_six_not_gate_0_0/sim/ALU_1_six_not_gate_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_six_not_gate_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_mux_8_to_1_0_0/sim/ALU_1_mux_8_to_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_mux_8_to_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ipshared/xilinx.com/decode138_v1_0/decode138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode138
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_decode138_0_0/sim/ALU_1_decode138_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_decode138_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_1/sim/ALU_1_four_2_input_and_gate_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_four_2_input_and_gate_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_decode138_0_1/sim/ALU_1_decode138_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_decode138_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_2/sim/ALU_1_four_2_input_and_gate_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_four_2_input_and_gate_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_mux_8_to_1_0_1/sim/ALU_1_mux_8_to_1_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_mux_8_to_1_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_four_2_input_and_gate_0_4/sim/ALU_1_four_2_input_and_gate_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_four_2_input_and_gate_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_six_not_gate_0_1/sim/ALU_1_six_not_gate_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_six_not_gate_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ip/ALU_1_six_not_gate_1_0/sim/ALU_1_six_not_gate_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_six_not_gate_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/3_Create_IPI/sources/ALU_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 0cb8f4a33b4a4a2c8106032722186150 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_1_tb_behav xil_defaultlib.alu_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode138
Compiling module xil_defaultlib.ALU_1_decode138_0_0
Compiling module xil_defaultlib.ALU_1_decode138_0_1
Compiling module xil_defaultlib.four_2_input_and_gate
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_0
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_1
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_2
Compiling module xil_defaultlib.ALU_1_four_2_input_and_gate_0_4
Compiling module xil_defaultlib.four_2_input_or_gate
Compiling module xil_defaultlib.ALU_1_four_2_input_or_gate_0_0
Compiling module xil_defaultlib.mux_8_to_1
Compiling module xil_defaultlib.ALU_1_mux_8_to_1_0_0
Compiling module xil_defaultlib.ALU_1_mux_8_to_1_0_1
Compiling module xil_defaultlib.six_not_gate
Compiling module xil_defaultlib.ALU_1_six_not_gate_0_0
Compiling module xil_defaultlib.ALU_1_six_not_gate_0_1
Compiling module xil_defaultlib.ALU_1_six_not_gate_1_0
Compiling module xil_defaultlib.ALU_1
Compiling module xil_defaultlib.ALU_1_wrapper
Compiling module xil_defaultlib.alu_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_1_tb_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav/xsim.dir/alu_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 13 13:58:09 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/digital/Digital-Experiment/ALU_1/ALU_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_1_tb_behav -key {Behavioral:sim_1:Functional:alu_1_tb} -tclbatch {alu_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
WARNING: Your Simulation license expires in 11 day(s).
Time resolution is 1 ps
source alu_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 796.938 ; gain = 2.430
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1_wrapper.v" into library work [D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v" into library work [D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1.v:1]
[Mon Nov 13 14:11:33 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/ALU_1/ALU_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/constrs_1/new/ALU_1.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/ALU_1/ALU_1.srcs/constrs_1/new/ALU_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 15:19:19 2017...
