<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="BUFFER_IMPLEMENTATION" TYPE="STRING" VALUE="MUX|RAM|LES" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="CDS_MODE" TYPE="STRING" VALUE="UNUSED|SINGLE_BIT|MULTIPLE_BIT" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="COMMON_RX_TX_PLL" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="CYCLONEII_M4K_COMPATIBILITY" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" LPM_HINT="ON" />
		<PARAMETER NAME="DATA_ALIGN_ROLLOVER" TYPE="INTEGER" DEFAULT_VALUE="4" />
		<PARAMETER NAME="DESERIALIZATION_FACTOR" TYPE="INTEGER" DEFAULT_VALUE="4" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="DPA_INITIAL_PHASE_VALUE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="DPLL_LOCK_COUNT" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="DPLL_LOCK_WINDOW" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ENABLE_DPA_CALIBRATION" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="ENABLE_DPA_FIFO" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ENABLE_DPA_INITIAL_PHASE_SELECTION" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ENABLE_DPA_MODE" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="ENABLE_DPA_PLL_CALIBRATION" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="ENABLE_SOFT_CDR_MODE" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="IMPLEMENT_IN_LES" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INCLOCK_BOOST" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="INCLOCK_DATA_ALIGNMENT" TYPE="STRING" VALUE="EDGE_ALIGNED|45_DEGREES|90_DEGREES|135_DEGREES|180_DEGREES|225_DEGREES|270_DEGREES|315_DEGREES|CENTER_ALIGNED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INCLOCK_PERIOD" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="INCLOCK_PHASE_SHIFT" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="INPUT_DATA_RATE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="LOSE_LOCK_ON_ONE_CHANGE" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="NUMBER_OF_CHANNELS" TYPE="INTEGER" />
		<PARAMETER NAME="OUTCLOCK_RESOURCE" TYPE="STRING" VALUE="AUTO|Global Clock|Regional Clock" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PLL_OPERATION_MODE" TYPE="STRING" VALUE="NORMAL|SOURCE_SYNCHRONOUS" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PLL_SELF_RESET_ON_LOSS_LOCK" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="PORT_RX_CHANNEL_DATA_ALIGN" TYPE="STRING" VALUE="PORT_CONNECTIVITY|PORT_USED|PORT_UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_RX_DATA_ALIGN" TYPE="STRING" VALUE="PORT_CONNECTIVITY|PORT_USED|PORT_UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="REGISTERED_DATA_ALIGN_INPUT" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="REGISTERED_OUTPUT" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RESET_FIFO_AT_FIRST_LOCK" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RX_ALIGN_DATA_REG" TYPE="STRING" VALUE="RISING_EDGE|FALLING_EDGE" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="SIM_DPA_IS_NEGATIVE_PPM_DRIFT" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="SIM_DPA_NET_PPM_VARIATION" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="STRATIXIV_DPA_COMPATIBILITY" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" LPM_HINT="ON" />
		<PARAMETER NAME="USE_CORECLOCK_INPUT" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_DPLL_RAWPERROR" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_EXTERNAL_PLL" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_NO_PHASE_SHIFT" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="X_ON_BITSLIP" TYPE="STRING" VALUE="OFF|ON" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altlvds_rx" />
		<PARAMETER NAME="clk_src_is_pll" TYPE="STRING" VALUE="off" DEFAULT_VALUE_INDEX="0" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="dpa_pll_cal_busy" TYPE="OUTPUT" />
		<PORT NAME="dpa_pll_recal" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="pll_areset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="pll_phasecounterselect" TYPE="OUTPUT" WIDTH="4" />
		<PORT NAME="pll_phasedone" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="pll_phasestep" TYPE="OUTPUT" />
		<PORT NAME="pll_phaseupdown" TYPE="OUTPUT" />
		<PORT NAME="pll_scanclk" TYPE="OUTPUT" />
		<PORT NAME="rx_cda_max" TYPE="OUTPUT" WIDTH="NUMBER_OF_CHANNELS" />
		<PORT NAME="rx_cda_reset" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_channel_data_align" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_coreclk" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="1" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="rx_data_align" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rx_data_align_reset" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rx_deskew" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rx_divfwdclk" TYPE="OUTPUT" WIDTH="NUMBER_OF_CHANNELS" />
		<PORT NAME="rx_dpa_lock_reset" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_dpa_locked" TYPE="OUTPUT" WIDTH="NUMBER_OF_CHANNELS" />
		<PORT NAME="rx_dpll_enable" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="1" />
		<PORT NAME="rx_dpll_hold" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_dpll_reset" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_enable" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="rx_fifo_reset" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_in" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" />
		<PORT NAME="rx_inclock" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
		<PORT NAME="rx_locked" TYPE="OUTPUT" />
		<PORT NAME="rx_out" TYPE="OUTPUT" WIDTH="DESERIALIZATION_FACTOR*NUMBER_OF_CHANNELS" />
		<PORT NAME="rx_outclock" TYPE="OUTPUT" />
		<PORT NAME="rx_pll_enable" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="rx_readclock" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rx_reset" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="0" />
		<PORT NAME="rx_syncclock" TYPE="INPUT" DEFAULT_VALUE="0" />
	</PORTS>
</ROOT>
