// Seed: 1848462279
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input supply0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1
    , id_16,
    input tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input tri0 id_9
    , id_17,
    output wor id_10,
    input supply0 id_11,
    input wire id_12,
    output wor id_13,
    input supply0 id_14
);
  wire id_18;
  wire id_19;
  module_0(
      id_4, id_10, id_12
  );
  wire id_20;
  nor (id_6, id_12, id_1, id_7, id_17, id_19, id_0, id_18, id_16, id_11, id_9, id_5, id_2, id_14);
endmodule
