# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do _1790_chap_5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/_1790_chap_5/_1790_chap_5 {E:/Quartusexperiment/_1790_chap_5/_1790_chap_5/_1790_chap_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:48 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/_1790_chap_5/_1790_chap_5" E:/Quartusexperiment/_1790_chap_5/_1790_chap_5/_1790_chap_5.v 
# -- Compiling module _1790_chap_5
# 
# Top level modules:
# 	_1790_chap_5
# End time: 20:24:49 on Jun 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Quartusexperiment/_1790_chap_5/_1790_chap_5 {E:/Quartusexperiment/_1790_chap_5/_1790_chap_5/_1790_chap_5_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:49 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Quartusexperiment/_1790_chap_5/_1790_chap_5" E:/Quartusexperiment/_1790_chap_5/_1790_chap_5/_1790_chap_5_test.v 
# -- Compiling module _1790_chap_5_test
# 
# Top level modules:
# 	_1790_chap_5_test
# End time: 20:24:49 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  _1790_chap_5_test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" _1790_chap_5_test 
# Start time: 20:24:49 on Jun 06,2024
# Loading work._1790_chap_5_test
# Loading work._1790_chap_5
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module _1790_chap_5_test at E:/Quartusexperiment/_1790_chap_5/_1790_chap_5/_1790_chap_5_test.v line 22
# End time: 20:25:12 on Jun 06,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
