set_property LOC SLICE_X32Y197 [get_cells Ro1[1].ro/delay1_lut]
set_property LOC SLICE_X32Y197 [get_cells Ro1[1].ro/delay2_lut]
set_property LOC SLICE_X33Y196 [get_cells Ro1[1].ro/delay3_lut]
set_property LOC SLICE_X33Y196 [get_cells Ro1[1].ro/delay4_lut]
set_property LOC SLICE_X33Y195 [get_cells Ro1[1].ro/delay5_lut]
set_property LOC SLICE_X33Y195 [get_cells Ro1[1].ro/delay6_lut]
set_property LOC SLICE_X32Y194 [get_cells Ro1[1].ro/delay7_lut]
set_property LOC SLICE_X32Y194 [get_cells Ro1[1].ro/delay8_lut]
set_property LOC SLICE_X32Y193 [get_cells Ro1[1].ro/invert_lut]
set_property LOC SLICE_X32Y193 [get_cells Ro1[1].ro/En_row_col]
set_property LOC SLICE_X32Y193 [get_cells Ro1[1].ro/Xor_out]

set_property LOC SLICE_X32Y198 [get_cells init_shift_col_reg[1]] 
set_property LOC SLICE_X34Y198 [get_cells init_shift_col_reg[2]] 
set_property LOC SLICE_X36Y198 [get_cells init_shift_col_reg[3]] 
set_property LOC SLICE_X38Y198 [get_cells init_shift_col_reg[4]] 
set_property LOC SLICE_X40Y198 [get_cells init_shift_col_reg[5]] 
set_property LOC SLICE_X42Y198 [get_cells init_shift_col_reg[6]] 
set_property LOC SLICE_X44Y198 [get_cells init_shift_col_reg[7]] 
set_property LOC SLICE_X46Y198 [get_cells init_shift_col_reg[8]] 
set_property LOC SLICE_X48Y198 [get_cells init_shift_col_reg[9]] 
set_property LOC SLICE_X50Y198 [get_cells init_shift_col_reg[10]] 
set_property LOC SLICE_X52Y198 [get_cells init_shift_col_reg[11]] 
set_property LOC SLICE_X54Y198 [get_cells init_shift_col_reg[12]] 
set_property LOC SLICE_X56Y198 [get_cells init_shift_col_reg[13]] 
set_property LOC SLICE_X58Y198 [get_cells init_shift_col_reg[14]] 
set_property LOC SLICE_X60Y198 [get_cells init_shift_col_reg[15]] 
set_property LOC SLICE_X62Y198 [get_cells init_shift_col_reg[16]] 
set_property LOC SLICE_X64Y198 [get_cells init_shift_col_reg[17]] 
set_property LOC SLICE_X66Y198 [get_cells init_shift_col_reg[18]] 
set_property LOC SLICE_X68Y198 [get_cells init_shift_col_reg[19]] 
set_property LOC SLICE_X70Y198 [get_cells init_shift_col_reg[20]] 
set_property LOC SLICE_X86Y198 [get_cells init_shift_col_reg[21]] 
set_property LOC SLICE_X88Y198 [get_cells init_shift_col_reg[22]] 
set_property LOC SLICE_X90Y198 [get_cells init_shift_col_reg[23]] 
set_property LOC SLICE_X92Y198 [get_cells init_shift_col_reg[24]] 
set_property LOC SLICE_X94Y198 [get_cells init_shift_col_reg[25]] 
set_property LOC SLICE_X96Y198 [get_cells init_shift_col_reg[26]] 
set_property LOC SLICE_X29Y197 [get_cells init_shift_row_reg[1]] 
set_property LOC SLICE_X29Y192 [get_cells init_shift_row_reg[2]] 
set_property LOC SLICE_X29Y187 [get_cells init_shift_row_reg[3]] 
set_property LOC SLICE_X29Y182 [get_cells init_shift_row_reg[4]] 
set_property LOC SLICE_X29Y177 [get_cells init_shift_row_reg[5]] 
set_property LOC SLICE_X29Y172 [get_cells init_shift_row_reg[6]] 
set_property LOC SLICE_X29Y167 [get_cells init_shift_row_reg[7]] 
set_property LOC SLICE_X29Y162 [get_cells init_shift_row_reg[8]] 
set_property LOC SLICE_X29Y157 [get_cells init_shift_row_reg[9]] 
set_property LOC SLICE_X29Y147 [get_cells init_shift_row_reg[10]] 
set_property LOC SLICE_X29Y142 [get_cells init_shift_row_reg[11]] 
set_property LOC SLICE_X29Y137 [get_cells init_shift_row_reg[12]] 
set_property LOC SLICE_X29Y132 [get_cells init_shift_row_reg[13]] 
set_property LOC SLICE_X29Y127 [get_cells init_shift_row_reg[14]] 
set_property LOC SLICE_X29Y122 [get_cells init_shift_row_reg[15]] 
set_property LOC SLICE_X29Y117 [get_cells init_shift_row_reg[16]] 
set_property LOC SLICE_X29Y112 [get_cells init_shift_row_reg[17]] 
set_property LOC SLICE_X29Y107 [get_cells init_shift_row_reg[18]] 
set_property LOC SLICE_X29Y97 [get_cells init_shift_row_reg[19]] 
set_property LOC SLICE_X29Y92 [get_cells init_shift_row_reg[20]] 
set_property LOC SLICE_X29Y87 [get_cells init_shift_row_reg[21]] 
set_property LOC SLICE_X29Y82 [get_cells init_shift_row_reg[22]] 
set_property LOC SLICE_X29Y77 [get_cells init_shift_row_reg[23]] 
set_property LOC SLICE_X29Y72 [get_cells init_shift_row_reg[24]] 
set_property LOC SLICE_X29Y67 [get_cells init_shift_row_reg[25]] 
set_property LOC SLICE_X29Y62 [get_cells init_shift_row_reg[26]] 
set_property LOC SLICE_X29Y57 [get_cells init_shift_row_reg[27]] 

set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[1].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[1].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[1].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[1].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[1].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[1].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[1].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[1].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[1].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[1].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro1[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro1[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro1[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro1[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro1[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro1[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro1[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro2[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro2[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro2[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro2[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro2[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro2[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro2[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {Ro3[27].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[27].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[27].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {Ro3[27].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {Ro3[27].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {Ro3[27].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[27].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {Ro3[27].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {Ro3[27].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {Ro3[27].ro/ring_invert}]

set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[1].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[1].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[1].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[1].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[1].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[1].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[1].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[1].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[1].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[1].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[1].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[1].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[1].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[1].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[1].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[1].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[1].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[1].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[1].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[1].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[1].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[1].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[1].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[1].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[1].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[1].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[1].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[1].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[1].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[1].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[1].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[1].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[1].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[1].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[1].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[1].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[1].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[1].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[1].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[1].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[1].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[1].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[1].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[1].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[1].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[1].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[1].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[1].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[1].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[1].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[1].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[1].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[1].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[1].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[1].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[2].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[2].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[2].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[2].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[2].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[2].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[2].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[2].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[2].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[2].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[2].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[2].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[2].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[2].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[2].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[2].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[2].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[2].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[2].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[2].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[2].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[2].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[2].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[2].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[2].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[2].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[2].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[2].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[2].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[2].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[2].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[2].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[2].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[2].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[2].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[2].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[2].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[2].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[2].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[2].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[2].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[2].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[2].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[2].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[2].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[2].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[2].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[2].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[2].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[2].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[2].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[2].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[2].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[2].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[2].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[3].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[3].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[3].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[3].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[3].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[3].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[3].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[3].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[3].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[3].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[3].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[3].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[3].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[3].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[3].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[3].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[3].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[3].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[3].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[3].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[3].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[3].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[3].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[3].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[3].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[3].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[3].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[3].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[3].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[3].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[3].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[3].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[3].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[3].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[3].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[3].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[3].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[3].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[3].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[3].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[3].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[3].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[3].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[3].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[3].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[3].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[3].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[3].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[3].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[3].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[3].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[3].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[3].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[3].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[3].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[4].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[4].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[4].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[4].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[4].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[4].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[4].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[4].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[4].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[4].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[4].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[4].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[4].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[4].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[4].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[4].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[4].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[4].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[4].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[4].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[4].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[4].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[4].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[4].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[4].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[4].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[4].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[4].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[4].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[4].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[4].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[4].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[4].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[4].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[4].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[4].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[4].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[4].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[4].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[4].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[4].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[4].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[4].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[4].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[4].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[4].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[4].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[4].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[4].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[4].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[4].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[4].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[4].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[4].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[4].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[5].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[5].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[5].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[5].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[5].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[5].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[5].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[5].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[5].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[5].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[5].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[5].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[5].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[5].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[5].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[5].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[5].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[5].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[5].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[5].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[5].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[5].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[5].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[5].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[5].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[5].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[5].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[5].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[5].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[5].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[5].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[5].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[5].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[5].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[5].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[5].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[5].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[5].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[5].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[5].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[5].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[5].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[5].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[5].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[5].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[5].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[5].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[5].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[5].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[5].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[5].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[5].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[5].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[5].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[5].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[6].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[6].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[6].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[6].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[6].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[6].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[6].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[6].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[6].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[6].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[6].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[6].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[6].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[6].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[6].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[6].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[6].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[6].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[6].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[6].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[6].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[6].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[6].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[6].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[6].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[6].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[6].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[6].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[6].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[6].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[6].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[6].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[6].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[6].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[6].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[6].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[6].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[6].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[6].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[6].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[6].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[6].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[6].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[6].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[6].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[6].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[6].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[6].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[6].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[6].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[6].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[6].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[6].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[6].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[6].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[7].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[7].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[7].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[7].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[7].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[7].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[7].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[7].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[7].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[7].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[7].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[7].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[7].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[7].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[7].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[7].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[7].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[7].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[7].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[7].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[7].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[7].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[7].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[7].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[7].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[7].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[7].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[7].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[7].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[7].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[7].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[7].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[7].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[7].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[7].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[7].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[7].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[7].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[7].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[7].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[7].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[7].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[7].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[7].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[7].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[7].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[7].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[7].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[7].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[7].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[7].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[7].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[7].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[7].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[7].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[8].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[8].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[8].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[8].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[8].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[8].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[8].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[8].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[8].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[8].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[8].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[8].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[8].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[8].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[8].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[8].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[8].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[8].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[8].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[8].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[8].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[8].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[8].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[8].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[8].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[8].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[8].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[8].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[8].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[8].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[8].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[8].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[8].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[8].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[8].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[8].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[8].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[8].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[8].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[8].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[8].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[8].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[8].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[8].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[8].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[8].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[8].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[8].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[8].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[8].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[8].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[8].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[8].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[8].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[8].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[9].a1[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[9].a1[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[9].a1[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[9].a1[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[9].a1[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[9].a1[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[9].a1[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[9].a1[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[9].a1[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[9].a1[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R1[9].a1[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[9].a1[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[9].a1[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R1[9].a1[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R1[9].a1[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R1[9].a1[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[9].a1[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R1[9].a1[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R1[9].a1[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1[9].a1[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R1[9].a1[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[9].a1[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[9].a1[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R1[9].a1[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R1[9].a1[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R1[9].a1[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[9].a1[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R1[9].a1[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R1[9].a1[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1[9].a1[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[9].a1m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[9].a1m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[9].a1m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[9].a1m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[9].a1m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[9].a1m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R1m[9].a1m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R1m[9].a1m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R1m[9].a1m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[9].a1m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[9].a1m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[9].a1m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[9].a1m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[9].a1m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[9].a1m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R1m[9].a1m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R1m[9].a1m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R1m[9].a1m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R1m[9].a1m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R1m[9].a1m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R1m[9].a1m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R1m[9].a1m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R1m[9].a1m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R1m[9].a1m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R1m[9].a1m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[1].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[1].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[1].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[1].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[1].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[1].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[1].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[1].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[1].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[1].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[1].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[1].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[1].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[1].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[1].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[1].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[1].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[1].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[1].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[1].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[1].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[1].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[1].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[1].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[1].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[1].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[1].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[1].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[1].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[1].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[1].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[1].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[2].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[2].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[2].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[2].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[2].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[2].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[2].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[2].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[2].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[2].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[2].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[2].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[2].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[2].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[2].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[2].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[2].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[2].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[2].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[2].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[2].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[2].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[2].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[2].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[2].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[2].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[2].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[2].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[2].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[2].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[2].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[2].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[3].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[3].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[3].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[3].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[3].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[3].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[3].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[3].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[3].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[3].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[3].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[3].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[3].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[3].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[3].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[3].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[3].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[3].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[3].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[3].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[3].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[3].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[3].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[3].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[3].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[3].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[3].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[3].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[3].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[3].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[3].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[3].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[4].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[4].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[4].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[4].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[4].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[4].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[4].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[4].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[4].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[4].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[4].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[4].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[4].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[4].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[4].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[4].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[4].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[4].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[4].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[4].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[4].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[4].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[4].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[4].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[4].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[4].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[4].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[4].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[4].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[4].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[4].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[4].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[5].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[5].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[5].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[5].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[5].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[5].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[5].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[5].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[5].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[5].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[5].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[5].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[5].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[5].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[5].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[5].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[5].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[5].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[5].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[5].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[5].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[5].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[5].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[5].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[5].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[5].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[5].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[5].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[5].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[5].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[5].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[5].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[6].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[6].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[6].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[6].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[6].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[6].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[6].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[6].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[6].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[6].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[6].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[6].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[6].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[6].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[6].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[6].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[6].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[6].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[6].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[6].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[6].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[6].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[6].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[6].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[6].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[6].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[6].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[6].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[6].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[6].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[6].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[6].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[7].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[7].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[7].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[7].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[7].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[7].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[7].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[7].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[7].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[7].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[7].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[7].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[7].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[7].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[7].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[7].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[7].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[7].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[7].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[7].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[7].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[7].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[7].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[7].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[7].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[7].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[7].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[7].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[7].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[7].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[7].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[7].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[8].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[8].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[8].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[8].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[8].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[8].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[8].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[8].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[8].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[8].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[8].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[8].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[8].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[8].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[8].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[8].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[8].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[8].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[8].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[8].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[8].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[8].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[8].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[8].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[8].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[8].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[8].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[8].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[8].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[8].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[8].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[8].a111m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[9].a11m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[9].a11m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[9].a11m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R11m[9].a11m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R11m[9].a11m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R11m[9].a11m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R11m[9].a11m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R11m[9].a11m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R11m[9].a11m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[9].a111m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[9].a111m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R111m[9].a111m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R111m[9].a111m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R111m[9].a111m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R111m[9].a111m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R111m[9].a111m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[9].a111m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[9].a111m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R111m[9].a111m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R111m[9].a111m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R111m[9].a111m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R111m[9].a111m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[9].a111m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[9].a111m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[9].a111m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R111m[9].a111m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[9].a111m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[9].a111m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R111m[9].a111m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R111m[9].a111m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R111m[9].a111m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R111m[9].a111m[26].ro/ring_invert}]

set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[10].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[10].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[10].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[10].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[10].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[10].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[10].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[10].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[10].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[10].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[10].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[10].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[10].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[10].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[10].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[10].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[10].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[10].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[10].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[10].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[10].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[10].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[10].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[10].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[10].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[10].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[10].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[10].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[10].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[10].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[10].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[10].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[10].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[10].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[10].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[10].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[10].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[10].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[10].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[10].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[10].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[10].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[10].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[10].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[10].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[10].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[10].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[10].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[10].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[10].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[10].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[10].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[10].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[10].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[10].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[11].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[11].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[11].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[11].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[11].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[11].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[11].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[11].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[11].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[11].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[11].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[11].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[11].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[11].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[11].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[11].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[11].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[11].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[11].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[11].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[11].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[11].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[11].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[11].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[11].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[11].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[11].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[11].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[11].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[11].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[11].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[11].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[11].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[11].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[11].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[11].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[11].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[11].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[11].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[11].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[11].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[11].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[11].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[11].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[11].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[11].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[11].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[11].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[11].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[11].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[11].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[11].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[11].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[11].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[11].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[12].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[12].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[12].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[12].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[12].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[12].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[12].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[12].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[12].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[12].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[12].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[12].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[12].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[12].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[12].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[12].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[12].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[12].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[12].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[12].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[12].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[12].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[12].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[12].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[12].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[12].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[12].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[12].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[12].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[12].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[12].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[12].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[12].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[12].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[12].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[12].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[12].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[12].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[12].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[12].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[12].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[12].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[12].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[12].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[12].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[12].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[12].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[12].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[12].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[12].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[12].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[12].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[12].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[12].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[12].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[13].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[13].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[13].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[13].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[13].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[13].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[13].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[13].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[13].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[13].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[13].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[13].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[13].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[13].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[13].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[13].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[13].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[13].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[13].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[13].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[13].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[13].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[13].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[13].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[13].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[13].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[13].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[13].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[13].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[13].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[13].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[13].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[13].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[13].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[13].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[13].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[13].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[13].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[13].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[13].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[13].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[13].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[13].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[13].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[13].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[13].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[13].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[13].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[13].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[13].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[13].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[13].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[13].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[13].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[13].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[14].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[14].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[14].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[14].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[14].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[14].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[14].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[14].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[14].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[14].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[14].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[14].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[14].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[14].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[14].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[14].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[14].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[14].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[14].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[14].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[14].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[14].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[14].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[14].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[14].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[14].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[14].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[14].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[14].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[14].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[14].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[14].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[14].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[14].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[14].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[14].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[14].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[14].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[14].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[14].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[14].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[14].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[14].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[14].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[14].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[14].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[14].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[14].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[14].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[14].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[14].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[14].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[14].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[14].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[14].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[15].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[15].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[15].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[15].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[15].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[15].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[15].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[15].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[15].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[15].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[15].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[15].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[15].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[15].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[15].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[15].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[15].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[15].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[15].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[15].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[15].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[15].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[15].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[15].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[15].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[15].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[15].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[15].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[15].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[15].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[15].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[15].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[15].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[15].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[15].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[15].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[15].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[15].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[15].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[15].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[15].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[15].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[15].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[15].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[15].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[15].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[15].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[15].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[15].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[15].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[15].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[15].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[15].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[15].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[15].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[16].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[16].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[16].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[16].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[16].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[16].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[16].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[16].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[16].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[16].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[16].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[16].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[16].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[16].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[16].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[16].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[16].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[16].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[16].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[16].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[16].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[16].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[16].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[16].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[16].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[16].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[16].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[16].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[16].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[16].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[16].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[16].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[16].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[16].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[16].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[16].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[16].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[16].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[16].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[16].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[16].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[16].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[16].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[16].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[16].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[16].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[16].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[16].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[16].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[16].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[16].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[16].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[16].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[16].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[16].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[17].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[17].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[17].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[17].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[17].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[17].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[17].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[17].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[17].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[17].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[17].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[17].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[17].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[17].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[17].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[17].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[17].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[17].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[17].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[17].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[17].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[17].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[17].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[17].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[17].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[17].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[17].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[17].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[17].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[17].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[17].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[17].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[17].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[17].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[17].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[17].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[17].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[17].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[17].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[17].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[17].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[17].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[17].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[17].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[17].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[17].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[17].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[17].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[17].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[17].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[17].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[17].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[17].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[17].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[17].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[18].a2[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[18].a2[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[18].a2[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[18].a2[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[18].a2[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[18].a2[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[18].a2[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[18].a2[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[18].a2[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[18].a2[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R2[18].a2[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[18].a2[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[18].a2[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R2[18].a2[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R2[18].a2[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R2[18].a2[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[18].a2[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R2[18].a2[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R2[18].a2[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2[18].a2[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R2[18].a2[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[18].a2[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[18].a2[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R2[18].a2[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R2[18].a2[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R2[18].a2[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[18].a2[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R2[18].a2[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R2[18].a2[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2[18].a2[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[18].a2m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[18].a2m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[18].a2m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[18].a2m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[18].a2m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[18].a2m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R2m[18].a2m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R2m[18].a2m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R2m[18].a2m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[18].a2m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[18].a2m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[18].a2m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[18].a2m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[18].a2m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[18].a2m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R2m[18].a2m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R2m[18].a2m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R2m[18].a2m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R2m[18].a2m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R2m[18].a2m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R2m[18].a2m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R2m[18].a2m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R2m[18].a2m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R2m[18].a2m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R2m[18].a2m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[10].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[10].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[10].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[10].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[10].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[10].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[10].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[10].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[10].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[10].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[10].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[10].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[10].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[10].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[10].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[10].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[10].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[10].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[10].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[10].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[10].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[10].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[10].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[10].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[10].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[10].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[10].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[10].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[10].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[10].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[10].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[10].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[11].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[11].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[11].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[11].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[11].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[11].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[11].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[11].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[11].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[11].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[11].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[11].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[11].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[11].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[11].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[11].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[11].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[11].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[11].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[11].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[11].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[11].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[11].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[11].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[11].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[11].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[11].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[11].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[11].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[11].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[11].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[11].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[12].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[12].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[12].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[12].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[12].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[12].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[12].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[12].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[12].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[12].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[12].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[12].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[12].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[12].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[12].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[12].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[12].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[12].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[12].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[12].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[12].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[12].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[12].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[12].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[12].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[12].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[12].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[12].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[12].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[12].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[12].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[12].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[13].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[13].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[13].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[13].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[13].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[13].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[13].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[13].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[13].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[13].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[13].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[13].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[13].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[13].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[13].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[13].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[13].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[13].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[13].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[13].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[13].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[13].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[13].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[13].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[13].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[13].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[13].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[13].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[13].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[13].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[13].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[13].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[14].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[14].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[14].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[14].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[14].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[14].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[14].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[14].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[14].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[14].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[14].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[14].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[14].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[14].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[14].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[14].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[14].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[14].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[14].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[14].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[14].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[14].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[14].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[14].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[14].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[14].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[14].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[14].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[14].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[14].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[14].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[14].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[15].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[15].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[15].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[15].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[15].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[15].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[15].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[15].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[15].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[15].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[15].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[15].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[15].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[15].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[15].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[15].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[15].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[15].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[15].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[15].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[15].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[15].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[15].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[15].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[15].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[15].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[15].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[15].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[15].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[15].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[15].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[15].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[16].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[16].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[16].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[16].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[16].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[16].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[16].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[16].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[16].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[16].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[16].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[16].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[16].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[16].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[16].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[16].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[16].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[16].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[16].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[16].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[16].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[16].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[16].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[16].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[16].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[16].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[16].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[16].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[16].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[16].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[16].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[16].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[17].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[17].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[17].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[17].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[17].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[17].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[17].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[17].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[17].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[17].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[17].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[17].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[17].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[17].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[17].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[17].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[17].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[17].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[17].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[17].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[17].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[17].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[17].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[17].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[17].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[17].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[17].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[17].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[17].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[17].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[17].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[17].a222m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[18].a22m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[18].a22m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[18].a22m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R22m[18].a22m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R22m[18].a22m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R22m[18].a22m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R22m[18].a22m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R22m[18].a22m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R22m[18].a22m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[18].a222m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[18].a222m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R222m[18].a222m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R222m[18].a222m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R222m[18].a222m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R222m[18].a222m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R222m[18].a222m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[18].a222m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[18].a222m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R222m[18].a222m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R222m[18].a222m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R222m[18].a222m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R222m[18].a222m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[18].a222m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[18].a222m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[18].a222m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R222m[18].a222m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[18].a222m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[18].a222m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R222m[18].a222m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R222m[18].a222m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R222m[18].a222m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R222m[18].a222m[26].ro/ring_invert}]

set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[19].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[19].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[19].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[19].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[19].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[19].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[19].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[19].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[19].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[19].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[19].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[19].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[19].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[19].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[19].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[19].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[19].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[19].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[19].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[19].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[19].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[19].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[19].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[19].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[19].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[19].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[19].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[19].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[19].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[19].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[19].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[19].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[19].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[19].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[19].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[19].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[19].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[19].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[19].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[19].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[19].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[19].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[19].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[19].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[19].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[19].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[19].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[19].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[19].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[19].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[19].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[19].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[19].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[19].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[19].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[20].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[20].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[20].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[20].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[20].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[20].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[20].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[20].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[20].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[20].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[20].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[20].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[20].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[20].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[20].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[20].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[20].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[20].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[20].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[20].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[20].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[20].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[20].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[20].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[20].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[20].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[20].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[20].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[20].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[20].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[20].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[20].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[20].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[20].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[20].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[20].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[20].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[20].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[20].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[20].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[20].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[20].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[20].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[20].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[20].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[20].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[20].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[20].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[20].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[20].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[20].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[20].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[20].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[20].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[20].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[21].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[21].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[21].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[21].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[21].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[21].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[21].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[21].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[21].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[21].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[21].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[21].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[21].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[21].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[21].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[21].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[21].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[21].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[21].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[21].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[21].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[21].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[21].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[21].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[21].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[21].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[21].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[21].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[21].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[21].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[21].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[21].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[21].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[21].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[21].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[21].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[21].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[21].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[21].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[21].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[21].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[21].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[21].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[21].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[21].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[21].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[21].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[21].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[21].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[21].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[21].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[21].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[21].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[21].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[21].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[22].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[22].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[22].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[22].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[22].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[22].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[22].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[22].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[22].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[22].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[22].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[22].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[22].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[22].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[22].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[22].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[22].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[22].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[22].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[22].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[22].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[22].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[22].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[22].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[22].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[22].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[22].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[22].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[22].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[22].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[22].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[22].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[22].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[22].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[22].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[22].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[22].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[22].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[22].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[22].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[22].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[22].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[22].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[22].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[22].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[22].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[22].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[22].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[22].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[22].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[22].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[22].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[22].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[22].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[22].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[23].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[23].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[23].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[23].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[23].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[23].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[23].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[23].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[23].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[23].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[23].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[23].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[23].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[23].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[23].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[23].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[23].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[23].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[23].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[23].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[23].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[23].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[23].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[23].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[23].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[23].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[23].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[23].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[23].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[23].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[23].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[23].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[23].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[23].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[23].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[23].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[23].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[23].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[23].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[23].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[23].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[23].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[23].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[23].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[23].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[23].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[23].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[23].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[23].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[23].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[23].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[23].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[23].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[23].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[23].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[24].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[24].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[24].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[24].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[24].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[24].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[24].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[24].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[24].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[24].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[24].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[24].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[24].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[24].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[24].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[24].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[24].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[24].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[24].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[24].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[24].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[24].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[24].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[24].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[24].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[24].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[24].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[24].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[24].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[24].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[24].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[24].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[24].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[24].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[24].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[24].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[24].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[24].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[24].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[24].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[24].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[24].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[24].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[24].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[24].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[24].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[24].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[24].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[24].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[24].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[24].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[24].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[24].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[24].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[24].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[25].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[25].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[25].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[25].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[25].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[25].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[25].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[25].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[25].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[25].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[25].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[25].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[25].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[25].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[25].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[25].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[25].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[25].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[25].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[25].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[25].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[25].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[25].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[25].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[25].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[25].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[25].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[25].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[25].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[25].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[25].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[25].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[25].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[25].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[25].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[25].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[25].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[25].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[25].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[25].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[25].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[25].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[25].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[25].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[25].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[25].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[25].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[25].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[25].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[25].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[25].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[25].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[25].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[25].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[25].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[26].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[26].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[26].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[26].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[26].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[26].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[26].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[26].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[26].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[26].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[26].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[26].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[26].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[26].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[26].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[26].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[26].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[26].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[26].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[26].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[26].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[26].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[26].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[26].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[26].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[26].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[26].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[26].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[26].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[26].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[26].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[26].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[26].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[26].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[26].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[26].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[26].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[26].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[26].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[26].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[26].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[26].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[26].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[26].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[26].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[26].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[26].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[26].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[26].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[26].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[26].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[26].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[26].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[26].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[26].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[27].a3[2].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[27].a3[2].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[27].a3[2].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[27].a3[2].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[27].a3[2].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[27].a3[2].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[27].a3[2].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[27].a3[2].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[27].a3[2].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[27].a3[2].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R3[27].a3[3].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[27].a3[3].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[27].a3[3].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R3[27].a3[3].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R3[27].a3[3].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R3[27].a3[3].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[27].a3[3].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R3[27].a3[3].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R3[27].a3[3].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3[27].a3[3].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R3[27].a3[4].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[27].a3[4].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[27].a3[4].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R3[27].a3[4].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R3[27].a3[4].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R3[27].a3[4].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[27].a3[4].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R3[27].a3[4].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R3[27].a3[4].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3[27].a3[4].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[5].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[5].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[5].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[5].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[5].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[5].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[5].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[27].a3m[5].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[27].a3m[5].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[27].a3m[5].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[6].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[6].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[6].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[6].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[6].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[6].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[6].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[6].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[6].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[6].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[7].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[7].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[7].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[7].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[7].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[7].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[7].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[27].a3m[7].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[27].a3m[7].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[27].a3m[7].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[8].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[8].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[8].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[8].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[8].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[8].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[8].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[8].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[8].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[8].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[9].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[9].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[9].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[9].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[9].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[9].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[9].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[9].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[9].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[9].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[10].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[10].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[10].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[10].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[10].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[10].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[10].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[10].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[10].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[10].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[11].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[11].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[11].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[11].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[11].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[11].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[11].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[11].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[11].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[11].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[12].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[12].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[12].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[12].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[12].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[12].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[12].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[12].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[12].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[12].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[13].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[13].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[13].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[13].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[13].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[13].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[13].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R3m[27].a3m[13].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R3m[27].a3m[13].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R3m[27].a3m[13].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[14].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[14].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[14].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[14].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[14].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[14].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[14].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[14].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[14].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[14].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[15].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[15].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[15].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[15].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[15].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[15].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[15].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[27].a3m[15].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[27].a3m[15].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[27].a3m[15].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[16].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[16].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[16].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[16].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[16].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[16].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[16].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[16].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[16].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[16].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[17].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[17].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[17].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[17].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[17].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[17].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[17].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[27].a3m[17].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[27].a3m[17].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[27].a3m[17].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[18].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[18].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[18].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[18].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[18].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[18].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[18].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[18].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[18].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[18].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[19].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[19].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[19].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R3m[27].a3m[19].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[19].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[19].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R3m[27].a3m[19].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R3m[27].a3m[19].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R3m[27].a3m[19].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R3m[27].a3m[19].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[20].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[20].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[20].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }} [get_nets {R3m[27].a3m[20].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[20].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[20].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLM_M_A4 }} [get_nets {R3m[27].a3m[20].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLM_M_C2 }} [get_nets {R3m[27].a3m[20].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLM_M_C6 } } [get_nets {R3m[27].a3m[20].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLM_M_A4 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R3m[27].a3m[20].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[19].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[19].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[19].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[19].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[19].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[19].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[19].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[19].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[19].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[19].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[19].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[19].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[19].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[19].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[19].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[19].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[19].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[19].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[19].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[19].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[19].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[19].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[19].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[19].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[19].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[19].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[19].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[19].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[19].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[19].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[19].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[19].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[20].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[20].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[20].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[20].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[20].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[20].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[20].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[20].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[20].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[20].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[20].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[20].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[20].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[20].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[20].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[20].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[20].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[20].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[20].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[20].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[20].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[20].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[20].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[20].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[20].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[20].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[20].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[20].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[20].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[20].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[20].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[20].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[21].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[21].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[21].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[21].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[21].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[21].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[21].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[21].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[21].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[21].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[21].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[21].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[21].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[21].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[21].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[21].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[21].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[21].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[21].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[21].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[21].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[21].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[21].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[21].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[21].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[21].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[21].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[21].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[21].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[21].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[21].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[21].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[22].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[22].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[22].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[22].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[22].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[22].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[22].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[22].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[22].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[22].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[22].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[22].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[22].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[22].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[22].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[22].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[22].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[22].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[22].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[22].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[22].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[22].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[22].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[22].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[22].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[22].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[22].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[22].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[22].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[22].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[22].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[22].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[23].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[23].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[23].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[23].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[23].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[23].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[23].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[23].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[23].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[23].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[23].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[23].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[23].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[23].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[23].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[23].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[23].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[23].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[23].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[23].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[23].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[23].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[23].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[23].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[23].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[23].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[23].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[23].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[23].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[23].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[23].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[23].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[24].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[24].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[24].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[24].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[24].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[24].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[24].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[24].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[24].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[24].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[24].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[24].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[24].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[24].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[24].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[24].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[24].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[24].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[24].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[24].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[24].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[24].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[24].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[24].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[24].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[24].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[24].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[24].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[24].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[24].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[24].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[24].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[25].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[25].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[25].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[25].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[25].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[25].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[25].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[25].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[25].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[25].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[25].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[25].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[25].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[25].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[25].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[25].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[25].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[25].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[25].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[25].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[25].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[25].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[25].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[25].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[25].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[25].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[25].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[25].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[25].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[25].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[25].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[25].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[26].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[26].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[26].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[26].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[26].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[26].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[26].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[26].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[26].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[26].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[26].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[26].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[26].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[26].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[26].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[26].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[26].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[26].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[26].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[26].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[26].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[26].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[26].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[26].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[26].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[26].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[26].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[26].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[26].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[26].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[26].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[26].a333m[26].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[27].a33m[21].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[27].a33m[21].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[27].a33m[21].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L32 CLBLM_M_C1 }  } [get_nets {R33m[27].a33m[22].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX_L25 CLBLM_L_B5 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX_L24 CLBLM_M_B5 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L35 CLBLM_M_C6 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L10 CLBLM_L_A4 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX_L11 CLBLM_M_A4 }  } [get_nets {R33m[27].a33m[22].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX_L4 CLBLM_M_A6 }  IMUX_L12 CLBLM_M_B6 }  } [get_nets {R33m[27].a33m[22].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX32 CLBLM_M_C1 }  } [get_nets {R33m[27].a33m[23].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 IMUX25 CLBLM_L_B5 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX35 CLBLM_M_C6 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX10 CLBLM_L_A4 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_L_B CLBLM_LOGIC_OUTS9 SL1BEG1 IMUX11 CLBLM_M_A4 }  } [get_nets {R33m[27].a33m[23].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NN2BEG2 IMUX4 CLBLM_M_A6 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R33m[27].a33m[23].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[24].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[24].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[24].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[24].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[27].a333m[24].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[27].a333m[24].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLL_LL_A4 }} [get_nets {R333m[27].a333m[24].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLL_LL_C2 }} [get_nets {R333m[27].a333m[24].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLL_LL_C6 } } [get_nets {R333m[27].a333m[24].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLL_LL_A4 }  IMUX12 CLBLL_LL_B6 }  } [get_nets {R333m[27].a333m[24].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[25].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[25].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[25].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 IMUX_L24 CLBLL_LL_B5 }} [get_nets {R333m[27].a333m[25].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[27].a333m[25].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[27].a333m[25].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SL1BEG1 IMUX_L11 CLBLL_LL_A4 }} [get_nets {R333m[27].a333m[25].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SR1BEG2 IMUX_L29 CLBLL_LL_C2 }} [get_nets {R333m[27].a333m[25].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 } } [get_nets {R333m[27].a333m[25].ro/reset}]
set_property FIXED_ROUTE { { CLBLL_LL_C CLBLL_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX_L11 CLBLL_LL_A4 }  IMUX_L12 CLBLL_LL_B6 }  } [get_nets {R333m[27].a333m[25].ro/ring_invert}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[27].a333m[26].ro/ring_delay1}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[27].a333m[26].ro/ring_delay3}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[27].a333m[26].ro/ring_delay5}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 IMUX24 CLBLM_M_B5 }} [get_nets {R333m[27].a333m[26].ro/ring_delay7}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[27].a333m[26].ro/ring_delay2}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[27].a333m[26].ro/ring_delay4}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 IMUX11 CLBLM_M_A4 }} [get_nets {R333m[27].a333m[26].ro/ring_delay6}]
set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SR1BEG2 IMUX29 CLBLM_M_C2 }} [get_nets {R333m[27].a333m[26].ro/ring_delay8}]
set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 IMUX35 CLBLM_M_C6 } } [get_nets {R333m[27].a333m[26].ro/reset}]
set_property FIXED_ROUTE { { CLBLM_M_C CLBLM_LOGIC_OUTS14  { NN2BEG2 NL1BEG1 NR1BEG1 IMUX11 CLBLM_M_A4 }  IMUX12 CLBLM_M_B6 }  } [get_nets {R333m[27].a333m[26].ro/ring_invert}]



