0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.sim/sim_1/impl/timing/xsim/tb_time_impl.v,1636276200,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/28F640P30.v,,IOBUF_HD442;IOBUF_HD443;IOBUF_HD444;IOBUF_HD445;IOBUF_HD446;IOBUF_HD447;IOBUF_HD448;IOBUF_HD449;IOBUF_HD450;IOBUF_HD451;IOBUF_HD452;IOBUF_HD453;IOBUF_HD454;IOBUF_HD455;IOBUF_HD456;IOBUF_HD457;IOBUF_HD458;IOBUF_HD459;IOBUF_HD460;IOBUF_HD461;IOBUF_HD462;IOBUF_HD463;IOBUF_HD464;IOBUF_HD465;IOBUF_HD466;IOBUF_HD467;IOBUF_HD468;IOBUF_HD469;IOBUF_HD470;IOBUF_HD471;IOBUF_HD472;IOBUF_HD473;IOBUF_HD474;IOBUF_HD475;IOBUF_HD476;IOBUF_HD477;IOBUF_HD478;IOBUF_HD479;IOBUF_HD480;IOBUF_HD481;IOBUF_HD482;IOBUF_HD483;IOBUF_HD484;IOBUF_HD485;IOBUF_HD486;IOBUF_HD487;IOBUF_HD488;IOBUF_HD489;IOBUF_HD490;IOBUF_HD491;IOBUF_HD492;IOBUF_HD493;IOBUF_HD494;IOBUF_HD495;IOBUF_HD496;IOBUF_HD497;IOBUF_HD498;IOBUF_HD499;IOBUF_HD500;IOBUF_HD501;IOBUF_HD502;IOBUF_HD503;IOBUF_HD504;IOBUF_UNIQ_BASE_;alu;glbl;regfile;sram;thinpad_top,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/28F640P30.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/clock.v,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/clock.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/cpld_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/cpld_model.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,,cpld_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/flag_sync_cpld.v,1633175451,verilog,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/sram_model.v,,flag_sync_cpld,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/BankLib.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/TimingData.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/data.h,1633175451,verilog,,,C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/include/def.h,1633175451,verilog,,,,,,,,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/sram_model.v,1633175451,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/tb.sv,1636276169,systemVerilog,,,,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
C:/Users/22850/Desktop/temp/cod21-hly19/thinpad_top.srcs/sim_1/new/test_sram.v,1634297161,verilog,,,,test_sram,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example,,,,,
