{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['test', 'train']"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import os\n",
    "data_dir = 'cell_images'\n",
    "os.listdir(data_dir)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import seaborn as sns\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from matplotlib.image import imread"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "test_path = 'cell_images/test/'\n",
    "train_path = 'cell_images/train/'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'cell_images/test/'"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "test_path"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['uninfected', 'parasitized']"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.listdir(test_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['uninfected', 'parasitized']"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.listdir(train_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'C92P53ThinF_IMG_20150821_150457_cell_111.png'"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# path =\"\"\n",
    "os.listdir(train_path+os.listdir(train_path)[0])[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'cell_images/train/parasitized//C100P61ThinF_IMG_20150918_144104_cell_162.png'"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "para_cell = train_path+'parasitized//'+'C100P61ThinF_IMG_20150918_144104_cell_162.png'\n",
    "para_cell"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x7f9aaa3a5d20>"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAaQAAAGhCAYAAAAugcCGAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAD2F0lEQVR4nOz9a9RtSVUfjP/m2s85p7tJ0xewT3OwlQabizQqN3mDCo0IGSZiHKgkwSTkMvLiwJh0SIIyeM1oHNo95ANhDEnIiyNDiIZoXhVjHCahvUEYJBEaUUFBgf4jF4+NcugG6T7nefaq/4eqWTVn1axatfbez/Xs2f2cvfdadZl1m785Z81Vi5xzDlva0pa2tKUtHTINh83Alra0pS1taUvAFpC2tKUtbWlLR4S2gLSlLW1pS1s6ErQFpC1taUtb2tKRoC0gbWlLW9rSlo4EbQFpS1va0pa2dCRoC0hb2tKWtrSlI0FbQNrSlra0pS0dCdoC0pa2tKUtbelI0BaQtrSlLW1pS0eCDhWQ/u2//be4+eabccUVV+DpT386/uf//J+Hyc6WtrSlLW3pEOnQAOlnf/Zncfvtt+M1r3kNfvu3fxvf9E3fhG/91m/FH//xHx8WS1va0pa2tKVDJDqsw1Wf9axn4WlPexre9KY3xWtPetKT8B3f8R246667mnnHccRnPvMZXH311SCi/WZ1S1va0pa2ZJBzDl/4whdw7tw5DMP69s3OBniaTZcuXcI999yDH/zBH1TXX/jCF+I973lPkf7ixYu4ePFi/P3pT38aX/3VX73vfG5pS1va0pam6ZOf/CS+/Mu/fO1yDgWQ/uzP/gzL5RJnz55V18+ePYvz588X6e+66y689rWvPSj2trSly4Ke/NjH4F/9g7+Nr775MeGKA4THgQggInzwY/fitf/+p/D7H//EofC5paNPV1999UbKOdSghtzd5pwzXXCvfvWrcf/998e/T37ykwfF4pa2dGJpMQy48oorcPVVV+IvXXUl/tJVV+EvXXll8XfVFWewoG1A7pbqtKmtk0OxkB75yEdisVgU1tB9991XWE0AcObMGZw5c+ag2NvSlrYUyWH7Cs8tHRQditpz+vRpPP3pT8fdd9+trt9999149rOffRgsbWlLlyVRAJuafuucw/al0ls6KDoUCwkAXvnKV+Lv/J2/g2c84xn4y3/5L+PNb34z/viP/xjf+73fe1gsbWlLJ44Ww4BhGEzAObVYeFeLA0AGKAUgIgJO7SxweqcUFw4+6nU5jhvmfEuXIx0aIP2Nv/E38Od//uf44R/+YfzJn/wJbr31VvzKr/wKvvIrv/KwWNrSlk4UDcOAZz7pCXjmk56AYWC4oRi3cPb66/Fl117jf7h4u6Cz112H737+c/Hcp31tcW+5XOL/fOjDeO8ffATjuLWktrQeHdpzSOvQAw88gGuuueaw2djSlo40ndpZ4Hu/40X4R3/9r+KUsG4IBCLCMBAWiwUGa0OaAEapEQ7L5dLcS9rd28Obfv6/4v/9xV/G7t5yfxqypSNP999/Px7+8IevXc6hWUhb2tKW9ps86Jxe7ODUYiEuU4yKIqDYI4puPAAghwHAIPMrcsL62tKW1qMtIG1pSyeYyMHvBSnMcfGn5SCJYBVwpgk3x86/sqWjTFtA2tKWLgdyIpzOEapIQuSfB0SMdWhjTgF2W9rS6rQFpC1t6aSTtIKaKOPSfZG8LC49wD46J+ytLW1pPdoC0pa2dILJhAunjwiKQCS+O7JRi1188XMMebeYtKUN0BaQtrSlDiIAZ6+/Djdcf139mJTcErGSWDcbIdfIbpXgUk98arHA2euuKwIXfNDCBIIY9x1K9xz3y1MedzP2lktQqNwpptldSKqJo3O478IF3Pe5z2/xbEsAtoC0pS110WKxwDc/42n47m9+DnYqEWfxVAPngMozOQ4MDv5InjLCDWBJnoIKKHnZwj/pu018MOqXXXsNBt4XCgXWzoy0ma1cD7TAgOd93dfiKY95TOCK4jZVHjgxDCTqddjdW+L/+/V34ed/893YW25Dxre0BaQtbamLiAhnr78Otz72ZpzaqQMSnAturAogBdDKXV9WfUCEJmVZ9OYFtEXG6SkA1CaIiHD2umtx9rprdb0k6/c0EEGe0Xppdxfv/O1r0YONW7o8aAtIW9pSN2UmQ27diJiAXnE/BQ6+vPKA01qeelnSL5jvIaW865zarPJbZ+RlnkLXDijf0mVIW0Da0pZmUO5mo0z+R1CaYYVIV1pZYRH4ZqaT16QlJMvhLw4EEqA0mXcGNUEt3ytz2eeWLnvaAtKWttRJ/pGb7PRrZ8ciTLnVgMy1FgS5lY9gewCnAK/q0kOIosvuz3HpTQGW2ScMrdOxH1u6TGkLSFvaUic5N2JcjhiFZTGI/R1p6bQAqYh4M67L364CevP5F/Vmh3OrqLiesuYlj5lG5ysmIozbh2q3lNEWkLZUJSJgMVQO35xBy2PyegKCj6aztP/TOztYDIN+P5CL8W6ZdaPvaYtgSgJ7yyXPK7FKeeJUcX3S3bR+4tEM+qSGIpnYI4oeuMgPA7K5RZXCxokDQPzrMU6dOlWEhE+2AX5ejcdgXm2pn7aAtKUq3XDddfiWr386zl5/nb+QS5mWOyr8s1yO+N8f/AP81u9/+MgLjy+77lp889O+Djdcd23hVloMhKffcgsGELAUmyEsn6UQjnsj2YVohghAE/mreYtuzh5qlb8m4sFr+1UkojFkaLY2hSj7LViwpobtt4u0oAHPfOITMNCQ5oaJSiVYjeOI//MHH8Z7P7x97cVJoi0gbalKN1zv34PzlMc9NiGMoobLJcjq3b09LMcR93z4IzjieIQbrr0WL37ON+LJNz8mWCmAfOBnMQwYRKAdH2bgSOzzRLyRwJODS3p4VEbQpaoqeU1pnQNMv3AuQCkEO8ganXCrpXf5aT6KoIvJiv3HAMIznvB4PO3xt8Tw9pqZRIEBvr27t8RydHj/R/4II7bPMJ0U2gLSlqpEAHYWC//cTcNtlx7IzwQcUbAuhiLPUSQi8u3lB1+dfgCV+Hu0alx8VYND+s73jBqQi2tXSZ9OPMhD0/R3ojIgotq+KW5yX5vLU9vJUjucTl7xDMpjxBdEWEA8d9XhHuY0i+1rL04cbQFpS02Spw9UhUXlugsPiR4fh4p4aLWT6fwEhJVqXfMh1QRG5TgQvBVWzVvhJ4117dMmub9W7AttED+28RAnk7aAtKVJYo1YC870KuxadFj41dxrOkrEwQjah+appbkfxEuXe47+8UaJvcFjst9skyxVf8/rrrbfCfuuALhalgkrL4Lv8ZhTW5pHW0DaUps4YizzHFVsokJMHD+xcfCqd+9DtOqh1exZKGa6dMvNi16TOX1d8vtmTJx1SonuyY1wsqWjRltA2lKT3JgZODkwxd18IcfVDvcxEx2HxG4LlGoWKImzeGzX2KpgJHjC5oBoXX6Y4gG2x2xqbWmatoB0GRPBR9LdcO21pdAh4JYvfzSuPHO6ABwWnibu6KhmEBFuvP56fM1XPW6FE5210NEOwyJl5UfOYJ0ed+4crjxzuvrgairKVe+ZlNdtPHPjH37VsWrygVibfWfyk5e+CqCw0cWRhFNF9GADCV5iH3MciNFAu0oficeH3T7lcY815pUAbP7V4J+KL+lHHj3onMOffu4C7vvchS0e7gOROwgH+IbpgQcewDXXXHPYbBx72lks8N23PQff+dxvwo44wdovYMJVV5zBo7/skbjyzBklRGVE1JSg4nfefPbC57Wm76VTkd4HHsvgAhej2KQJVu5jBM7FHlDaYBfBFQY4MF15+jQedf31HoSNtha8zgWkrPng/rOU/bj/wn1RFuuN0xI8JV9rWzfCZZf/TM3qeNyXKP5B8F19SNcABHndOYfP3n8/Pvv5z+dxi5BmPAHqVRixP/gQQkrp4neC4pViWIh/ZcZ//tXfxP/3a+/avjJD0P3334+HP/zha5eztZAuYyIi3HD9tXjyYx+TQp15ZUrAkOYPhxkH4JjaESAQzl53Hc5edx2iWJB1QF5KF8ZxjIDkFMgEYWE8CxP5HIWwC2DmlmO6lvVBLEOewpCRsgiLfukgCZhchoiMy8ElXfPZemBl3dO6zbLE/lTiW/LH9yp90REMYoe8l1a52isj/9zYDdddm5daVBsf5aJswpEzwZuIMIRHFfL+vLS7i9+859rtKzP2ibaAdLmTywQCy8iw+IldJC7PloRJSwimW/YmfNqMggKduEdgWjyWZVW+tI6bQQ7xMNG57wKy2pf3RUcphby2nh2aOveuq6a57sRGGeZzZc2ISk4oPuJtbUW1wL+PSQBkW44FLy5Mmdg3iS8/DiLhRCRjMJ9W53tLTdoC0mVO7BcvIriIguB1yRoRC5kzO3KFENRWRyjDWsMWMHGmAERR/25FVgSBn7MnWZb31gGlWaJooo7WA63rCOt1QKlVb/frNIwh5bHm+VYrM+5PGqHlxYsHGwa62KIKYJTSxjkp0noDTNj9lb6jepVb2gBtAelyJ3Zr8aKM7qHw3hx1Lcsqdg94KeegICCjSuUzTik3Od7cjzZQWba0ihzfKfc1SFzPXySXcpXMUtao2vNXFlVfAdGzl7JiHXnZcx/cXXdbOfav0ZkMBulW7g6M6FBMuoIvSwMRruCkRNh7XFxVC9VycGKjfUv7Q1tAutzJARjDHwta6aKLcjstxbRAR0TThGGM0hYw+HmRtPlis5CSi2tJrY1bACvqphTzipfTyfrFl8EAM8o+a4r5lPutpnWvaw3lgQ2rlDfFey+1wM9fGoUHM/UkAeH15oQBpVdMAkHPaRAyKMFfzsecykz8y8HvQ8YAiFRv6/X0W1qftoB0wokw9UoFEV0nXHRhrafoNS5PCDztRGNLSWrIhmutQQ5yOxuZFLLSN8qrqLJRZ5ZCXGTJvDvxhuo+V+6H5N+nXFH7Fdwq3YAWOPW8fyn/bsKoFdjRCYam+zVYRbqfi5xibkiTPgMU83vm7iuI0p6XUMLE1lPMvRgGnN45tZKCdFxexXJYtAWkE07xlQrXXhs006ieYrEY8PTHf9XKwtLBIb6zGxXtXADT9AJOFlE8HuYIK6M9QHQYlINST3rr+woV+8992fR30RhvKSIkkq/Dho4kTTQQ4euf/ETQQBhHV0SHlsyke+O49K9i+dCHt6/MqNAWkE44yVcquHH0LodABGAQL+ArNo6noqwYjLI9FZlOa6imb06koFTmERDsNTqqQCQpVzCm3IUb5X8FYLLmXrEXxtch9BRRhdwXjPt+a4JSTkSEZzzp8XjaE26JzysB/DxeVhlB9cHu3i6Wo8M9f/CHGMftM0wWbQHphJN8pYKjAf6FPipFd1nFg63SxxXrK4GJ3XelK68sl4I7rSUgW6DpAyFU4f1tMsqvpVtZgM8U1qvuCen9E/0pr6/SiiLarUaZO0/mnwriqKfxXFutk947+RyVA5Qlz9nYG60UqGJ6lr20GAbsLCjy2TwFP/P9DttXZjRpC0gnnlwm4Id4fV9qq+w59WzoSz4tK6Sp8Ys9I3MPaqLuXpqbZ7/Fz1R4tOSjPB7KBxDke4Itntd5vil3b1kg3y4/h1ZLcQC4JekttOWYuYyXshwnUibwUdx0zOlCeTpahvSRoy0gnXBySiiTUPjqi6lH6MRYNaV1GqstrGe9yW6U7+RXBqVwQ5YR2uBcGXjA/BfsZGxNYUrtvquUpxOlr6kbCYW0r5VBeq8tGaGZa1PGqeUWaFZVL02lJwUEeadOFOSZM2q05wzHQ+ZFm+SMH2ypqyo0k/xSxcINKFOHf1qK1dSzW1ubqJ+2gHTCKbi4N1xm0BiRL/HcaiGVyAiIQiGhI1g6+zuFcntJAl3hiunIpNK7at3m1So+S1dOpnVn30iK5pYJI8OfzZDrtousznvGq7juHMeh1dmSPGvlCOKZMa6GxJypoVr+Tcy7dhZ9KYCVi8cHVcAvzl9xlFLuFmyR1L+21tEkbQHpsqH90dMmxbNhndhrWKxaE5SydFPNYYsBrT2YyUKyr61dl7ysmqAnEUuos1G4r4pyVNYa96Eqtcv9F+fCs2H97sYURDDkJSsWnEaFalrFsyIJZl7YE4NRpTuLfcwh650aC4pfp0Ei4pExt5KJ6m/FaTkjklEM19ZaatMWkI4AEfxrIM5ef12/j17usRRfwg8HfNWjz+GqM2cKgZWKWU1tM59x6Vxu7WdjyjR2kEQdGmJ6l9eVWSO5QWcESMR7XGF3d9WA0BXtSHeSwDOylbzl7qCqMF7vNfLRddaaK0JI25VZ7jrJIveLFPpGKfm8U8EyomjVr9a4ysQ13oTVrqwiqz0ln1uaT1tAOgK0WCzw/Gc+Dd/5zc/BziI9qFqXL2GhxFOtWZC7eA3OP1V+5ZkzOPeIR1Trbkes2enlmXUuA8Zc8ZTXatQKPa5d6wqSgDOV3bn8TdXD1CuEapvetXLrVCBq2jtZkeZaUftBU1ZHM/Kw2xjm07z9TWtu1Phi0Ozdb91SP20B6QiQfw3Edbj1sTfj9CljSPLFF7RRjPxqhuQXj0ebuDIfO2JkvakKod22vSsF7+Z1I9tcIdaKwrKEQW5VZY9JWY6/brAMv0y+LP56ac5GeUpXUSJyy0DemrQG2zz25m1Zv731dLnCWtGFLtXrDCtH55VWcLCX8j6t8NrznNeW5tEWkI4IEfQ6yTX74kfc9JXuKatU8YtSmvz0auupdKv+dSyD/STLxXfY1Dr5wjoZfW2K1dTHssZPdxUH2Ld5uH+LptKwy7WmxJju5g1P623U9zQN00nm0V133YVnPvOZuPrqq3HDDTfgO77jO/CRj3xEpXHO4Y477sC5c+dw5ZVX4rbbbsOHPvShTbNyDEm8VdNaYE58Op9ebwxDWEfyavpLT5drK4HgDxatetSV5n20lpUJRptmcQ1pkrs59wWMBHmr2d7LOQ5gZFlkZt0cg7BqP+ZzOh/jmrcg421WhUds7Rw12jggvfOd78T3fd/34X//7/+Nu+++G3t7e3jhC1+Iv/iLv4hpXve61+H1r3893vjGN+K9730vbrzxRrzgBS/AF77whU2zc2ypCkr+rhZwuX4XUaUUgqbaF7edxN6G8Vcu4PQ9/+ulVl7mW/5ZeRVPolEuCACrjlq9TUtrQgCqZ4AM3lt/rbJ6+ioxmPvmxGdUYsRvS3mZEMSrjPNcqo1N/G0oCLI/UzoEHMh9mf6vbAuXPcNvbfCwpdVo4y67//7f/7v6/ZM/+ZO44YYbcM899+A5z3kOnHN4wxvegNe85jV48YtfDAB461vfirNnz+Jtb3sbXv7yl2+apWNH+XM+tU3cOPEH+DdBiLTy2YqewIUp4cKlOV7czsENBKKN6zQrkcl/LogC9Z4a0aJ8TCwwyolfiz1F+V7K6lTbAMk2m/iacTnnab+tpNoeVCsQJOaFvWfpQpi3cgFqP3TKv6jNjS3QHATt+x7S/fffDwC4/vrrAQD33nsvzp8/jxe+8IUxzZkzZ/Dc5z4X73nPe0xAunjxIi5evBh/P/DAA/vM9Wq0GAYMwzDb9Xzq1A4WFWFVCiUK/7OmGzeFVB4WMLlvvODNiY1f2AtfLcRcMzZ50/W5UE+xL6bKEcytKvSKfKuBr+32475o721MXatZPnKc8++9fFfJIc2PWEbDJRzDvLWRfhiuWgugXGCMcghy5c6ZT+uy+aVSqO++aJGQ92qFYVlbQz2AtVgstq+uaNC+ApJzDq985Svxjd/4jbj11lsBAOfPnwcAnD17VqU9e/YsPvGJT5jl3HXXXXjta1+7n6yuTcMw4Ouf/EQ886ufgMVCgItDFnwMJTgdPJA940lPwGKg1YVxoEmt2sV/xO9KUmcvMg1QSK4sVV46+qWQAy5tu5O8OLvpcv/MFU3b9D5SdHqubbl01HUAdfRQyzLqEcCbjkCL5Tkx3qTrcCJt5DXc6GEl1YESfQowozCJSec1aLFY4P+69UlYDMNsYFkul/g/H/owfuv3T/arK/YVkP7xP/7H+N3f/V28+93vLu5Z+wG1gXz1q1+NV77ylfH3Aw88gJtuummzzK5Ji2HAM7/6CXj5i78Np3ZEtzpv7msK4dpidi8W9ddAzKeaq6bmG59RsuVCMZRuimYRFelixBM0SM0ntg5RlrcuGmXZ547GJgTxUQOldfLvDygBcS0R0lwjyXOyjggJO2otktZqU0apiRvWBNqnNyyGAV//1U/E05/4+FrtpVIVaHdvz7+64sMn+9UV+wZI3//9349f+qVfwrve9S58+Zd/ebx+4403AvCW0qMe9ah4/b777iusJqYzZ87gzJkz+8XqxmgxDDi1s4PTAZDk5Cq9STz5tGsmd9/EguK68m6EwjmRb8yGVZe7EmrCpRoOW1lgiUf7tRLWtbx+i5eevZsyk7gvvq16PgHxP+timiHcVt3DO2iyIt0krfK81ap5e0m7h6MNHu5F1Eppg0vbamsat5A6s8x4aluu1tr+IhFhsSAsFsMK88B5D8oJp43vSDvn8I//8T/GL/zCL+DXf/3XcfPNN6v7N998M2688Ubcfffd8dqlS5fwzne+E89+9rM3zc4BEzX+BMU9Ci2cyz/AjWzYBIAZjbRjJVoIebX1KC1XSTeOY/ybS3ab6hFam47e2s9N6FUEsvW3at8eJB11EFWh9OJvAPk/Cr/IXpPNsQzKILn0Hcb4uXGEW47pJZjjfBd0qz+PSFfvO23cQvq+7/s+vO1tb8N/+S//BVdffXXcM7rmmmtw5ZVXgohw++23484778Qtt9yCW265BXfeeSeuuuoqvPSlL900OwdPTkx2axY1J13+igYHeepxwprC3CqrCKqi0gCl0RXr8tpebUn2aPdT93qopqX2UC1QgO+tZImFf7rOcWtQTwDFJl1zuQXaM3ZMvXxMhb23yuiJcJxKW0vTjL6bKCpZ835B5G7BZBIheh5k3jjfQgJnBF30zkO7/y4PRNo4IL3pTW8CANx2223q+k/+5E/i7/29vwcAeNWrXoUHH3wQr3jFK3DhwgU861nPwjve8Q5cffXVm2bnyNB8oSNcc9p80amcE5pbdjtbOEUNUWDJ1RoWlMp28IthStDMsVAOai9miqccZPOAgXUtuil3aIukW2ld99xRozzKu0msyDWCGlwWtZcDfwS3GcpALL5mjeIwVuHB08YBqVfDuuOOO3DHHXdsuvoTQ441MxkQYQmcAozKfZuUV2h6k3Vbv/f/zK5NAlGebz9BqcVXL1CsA0y1OnoszYMCnE3XYz6WUCRKH1pX06CiyHH51i2nQUnUn+8ZeoPK2QVZ1bbmp3O4HBBpe5bdxql/D2RygboOl0+MmggfCqgyTTds9UIJZ78qZVJbS9b8RsBcgWpAU9v47rE8puqqucbmuormgppK7xqSLsvTAuO5lpAsb44bdNVAhFqAjLyXW4cWWQBtWW85EGTcyBLTR5aM8wvDJvvOY5e8eCn6RbdN1udqCuJsavjVTxBtAWmD1DSrnf2a5LXqy/aG9GIthRaBMAxDJtBSWgsE5KcWJptX1yyh0gKmqc32PO+hbsJbwMR0ABbK3D251jis4g6sAck6VMs/1xJL6dld7d3Ymectz2V+6nUCODd28TR9/7LAoy0gbZwMy6SaTgn1iUifLKWr3PPXXAWkRBlCIFjCioT21wxCqgBaum9rx1Mb463vebmtazbToj4YXdg5LL1kWkmAVsXjpf0VO71WzzoBJXPSrQtMpZssm4shEMFleXwik6Pyu7SolHU11XYXEW3ais/vXw7wU9IWkDZIeXhAAo18Uwb139HnTfGnyxO6cN8JX7gLaQvlO3uJXlUgyUMs0zWvJRKInLpeb0ydakBkac9TANT6rSzHWEz2MHIGSqvQOlaDZ6UO5K1yey3FSR5mWE1z6plruWwimMMCJV846lPUZZ+Cl/iZp43l+XWXeDeOLUI64He6jRPKwTEPLOmlLSDtJ5nBBZXv8ZpYCE4viiRnnQKluBicvf5SSGsShC2gyptguy7ySLw+soRH72b+lIuOvxfp5rqYWvc6BENzX6SRfhXBbO0rtdJZdc9p05SFNbnnORMEe6lqKbVGM18srAxGUOLCUS7CeENkRAAh5gEOfDxJX7vL+wUwnnDaAtImSeyttDT4BCRlcAHAk9lfI1cKHHLs605rSq4tEhugSljDpeN7ZmyM1wICBM6pdDpN+0n4OVQLR7ZcNclKqmjrxrc5lNdTa09vulY9c4ML1glIaFHNTTq3/N5Akql0LQWlBdTJnQelZUlriOTC4rQxVebyc/65o3SJYvJ5e3eZUX8Z0haQNkgMR9MCXrrXErjkYEbFGXhIC6NiDU0x2BNlZvPcjvzi0wasiC5LiPRo2vk+V8uSMPebwl7apoMZasES9UivCdCcqKcFYlN7hPu9J8U87EfQyJRrcl8CVZyHE6/UScsn/ZvzRAJJ9Gsq5lhHni5nMAK2gDSLCPoQVEnxFRKZxZCTcyHarnICg+WqznnQBZZpLJILKil2Mxdz6berJNuMILTAa5XyewEgTz91Td5rgWXPvXXJAn0LpNexcubudU3lsfL3BlpMpe+1wnQmTiguOBKPArbOR/RppUWljKqMJ6ls+O/T/dR6dcXoHJbL5T7Evh4sbQFpBt1w/XV4/jOfirOPuC5MuOSzGsIrJIYhdxnFf9IeUM1KydIaYrHKW3PfYpNaZOk2X7neOcKkR5AelEVw0LRxK2BLDRLvRAoYMyMrICGB5o5bvbJhGPB/3fok7CwW/tUVTkPj+T//HH7tve/Hn37u8zPrPFq0BaQZdMP11+K7nv8c3Pq4m4MriN1tfnIshgGDdCMIoInafvxHEF90Io+4RVLtWlXgOlfWO4NMyyzcmOuy2URkV63OtJmNtdq7XzTHSjpIIDqpYL4quegNyCyfagYAFPZ8pTYprKN6/05bSEN4dcUzv/qJiDInyA3ngN/76Mfxux/9+BaQLiciEHZ2Fv59RwJzahvoEXys27mwEWCUBFE8qlHzUXG/6MCJWhvKcnJqCcIEjdKqA2LUXyrEzC2r1G5JwwIyy6Lwv7W/FtIRIcsxi/Z7L6R1P48WW4WvHuXAch9NBQNsitbd9+oJyJl2L4Z51OWGDunzaw4psoctKhjn4MV0fC1Dq8R1NaiBANDgH2wHoE6Id85hZ7FoRxQeE9oC0prk5xcVJnROzol9BiuhsXkPrC6UUiDQfMuIElRMlj8vjQORfuMJuYk2yXuUPqQF5PJ0eXn7FGac01wLY53nmGp1rhrNd5RoCow30i4nRH9UZOKiKZNDzzkzRT7+MS2JyFelEhalTEKjs1/Rsuq7v44abQFpLkVtXmwYozZP5fQyBBjfmbH/03JTmVUF70GtCiq+JevM3LeptGOWkOhNarSLDOuoAz43Sj3hxrV0PWHxtfJaZZnP4KwBkHaYfx+Azg1kyOtbJaqwVn+TF6lE8iTKvXPBY1dVOF0I+Q5yIeedjaP4g+uKYEjC0KqP20FYrkeBtoC0DkVXXN8i2cRkWmWh7sckXiWUe11eWlFjx9kiqPWVBV6tNBYoyet5mp76a0Jy0/tNm9rDWrkMy53GYGTXVORV8095r0UfxrUSfpPTiWvsHdO5PZe2gDSL+CgQ/11aEc0JE7QvOSFbFH3QocYp3/C+RNHNICIq3npaEzA9oFWrw8rTq1kfdbJApGWR1J7xqu3D5PtEU6C0qpW1DrX476H1eU1gJD161Y0dcZsDGVJQjd4s1fu70qYP42K45y9H2gLSChTxyAIjc39If2VftJyifEG94RVpYk8K2nzjv7hdyx9rMNPX3E69G+AtodpyCVm/OU+tzDnW4yqLf9PA1xOy3hLQNXBu8ZeXV7M6LYBchVbtp15Q6rUuO2sFK5lSKQS5Yg2XFYobxIAWtcpibHRfhwJCcMTUujjJtAWkNUltMGZnz/lrZTpT4WLfgEtzuztqxqUFMzV3c83X3CfqFCI1t5Asfz9oHZ6naMpqYEtwEwEJeb01q2VqP6dV3ty6puo9SpRbkftCziVlT9aVV+uMG8ZCNxWGEaDBaMeMpp2ECDtgC0ibIzabHJUaVG5BSa9fIFK/Z0yv6CJI5VO2Jiw+nLNdgVMWx5Sga5VnpcstsZ69pxoPU9FZVr01QZxfq/HX0uRXDSrosYbmUqsdc9rbot6xtu71Umu81gZPXpRqfnE/ANGPFywmqzZK2iSS1aPniemaDNYR+B5SOV17ficDj7aAtO/EC1sCEaBns5t0U2+QH//Bc3o/6pxrPeT7T1OC6qADOFq0aStiHeDpcV8eJvW4FA+dck0REN400sl6qDKcvXt5/UQnApSG6SRb6qZ8MkdXnv9OgHoGid14LphNrUnemqgU/5km4qRuM/NXuiJbLhTl2qzck3+r8rFq/l7alPWyaSvoKIORnBctK3BumftGTvzx7xDoYOFVm+p8HrVxOgq0tZBmURTn9i0ARZxormwFk54tIj3Bk7/N3DfInmvKnHWT+0dy53UqSqvGQ4tq0V2tYIZe19tcslx1lstoypUyFYjRQ01lorOdVnssvmsu0HWEX4+LthYE0+J1U6DS07Y5wTVZTvCDfDHQIS0jlUz/FImMMWi2newqLH4Z7E9K3MMWkOaSk6Bk7VlMF0Hymysto8kN66Ic5iZN5PwePyk+paGuCkqtxVYTBpZgGMdxJS16HTdQbe9pvzfMpyxK63utnFr6ue1YxXVcAyPJX+vaqhbxVB0996brNnok26edU5+sd539uTLvyQhr2ALSChTdbsonHi+lBYoMfGQZKG2cQpCDLSinrlmqk8vTlCninblRVHMFs2kpIds2i/6P7Fr2WdTtSmnQ3JugyuZzVr4T1zx2i7KEVctp59BcId8FRitKn5rFKjfXe9u3qrW4H66qTQRMNAqPa92XDT0Johao94KiI975ACJC6/UVsj6kLaGGpb7vEYaHQFtA2idSEyjfVhK/W9YEAP0IRJSIUmDJm9nGJvsDR5evF9MisPZgalr83IiqmCZyKhank+nD4g+WkssAqNALG9ZUdemTzEvxmhO35ZupSDNeR7gG1cVQbSzDNzlm/G8EyNUsEsuNtwmQqIHNpl2gU3Xm87dVR9Ol2Snw9aHClFx7ADB6BYeVHCKK6YkoXlc8GPPdZoVngIPDOFtROoq0BaT9JCc173ZS0xLgeyy3+ZqrLWTbvaDSNhaZfOsrE58uPLVfMMu9FjkN+x6jBCMUWroqeSIiSV9zut9JJaz2hSt+JdDyryJwVsJ5RKw9d2rNQHPsai7WKVfWQW2s14BqHcot/RbATrrBsz2uWI6RNulIakIFXYr8KyhIr1caEhjlSp4TgsI5pxWPJtMhd1UeHD/aAtLGqDIhXAZGrkOYVdJY7rpelxsvtJq10wIZy5qq1ZOnSQusJCVA4FL7KF5Ui3IlF4WRpRVmO9mf0kKi/MZ86gWjom84/4Slmv8+SME1u28n8s8tY53ox5TXHiFtuLcVhRrYcVYCwVFSKIoyshqid7XZkuNJW0DaAG1ikasyRkOIG1VIoW9FV8k/tnRiFcIamgKhXPPs1T7tvbR4U/Or7kUfR7yzKX+5BOWahXWktU1X6c8K9VoGwObcdgdNU6Dcw1MdxJMGsk7QTB5daO6zVvg8+B49PNoC0irkIxf0NYculcXJf6QnLU9nbuinezKd/G4tmhyMrPSrWkYqjbVgBSipy/lV0R1qr6tRX1NABDArFNKsbVZ5c4R4D60TRUbiX9lfRX92jN8UzQXjmmKS9+mqwQ+t63MUo96ya/eji3k22Nrt1kEkMCa5yVW1vJOEWFtAmkkbG/vaFhCgrAcS9ywgqmlbnKa2n2ABUS1NXqaV1iTeC6r5PBx/unRNczPLZWctdI9LtiZqaahHzTrqsYY2yfNR6IOjFT22mVffTUZLuuC25oCIuV1wlLpsDdoC0lxadR9DzUfDuorfndKOHbQ1VrNSrEgm/lwul8p917MHlNNsbTTfB8vbL8CIZPmh/cNi0b3GakBNhG4wkvcPWyCXVH8JyX7weph9sB9gtGqI9H69hVUpdRxtKmTELF5JfRx72gLSpihqOnJm8TUrsUIhrxRJDxYHIYiUNaumKN0QKLXfPRvgk/XFVsSMsqboztSYlCyjHIwk//79ZY3lloFRr1++Xly9rZt2EVXrUiDOYMSh+/3tsfhdJUClp+z9oHWDGvJ8U+VZIeB+6q4w7tH/3ObDORfL18EPOrNV5UkBIUlbQJpLDQsl34Bfde/AEiStAAaZLt/MbaVv5eVr+cGnfL3RgLId7J4T91NyDSh8UoN0vcmHVPM9Kxk4wWXIUPXaWBwFK6hprSoXbRYG3wEWVn9NCeSoBM0A2qPQj5si00Ut+r4ZLWeVwdbLlDt9SNeGYThiLsuDpS0gzSTvaSr3PEjYznxZOlnSqQzEar+YvPaGpXN146C2WTwVJbdxchOOjcwdWS+mfI6EiI/hb78MUAsB2f4SnPebJgM/Mn4KR1wGsHMpb2dPoEausKw7d3rz9AreVcqby3ctfRwN0kqR5SKX9/hB69orXmJe4TrQ/Ou1r9kT45T04BNBW0CaQSwcW4K1RnKiFtKG4B+mM2LRrKqmhEuuFedRdi2h3rPRr4ItKtRsbyW9ZdHRRHe7DBCPw9qMSgNWBx5ZVg/oADCFqKUIjPKUjEr+Wvk9fOwH7V+AiiuUomrKvD6tE/XV5jKwUdE5/Ltgcf2JdERoC0izyCkB2D3XguSpLZJYDu8ZBReXpSu3tDP5u+aqWTdv/J7zbtAmhIIDQK50mzA/sfx9FoKbsq6skGJVzybKbIBJDj4td651z1J4avkOCpj2K0Alt/179qFi22cjEVKUnS8o3MjUllaxJwCUtoC0ChlulXkT0E+ycvLlSZKFZO0NtVwUtcXTo1G3QEte46XSchMSERyF37JuwQ+y73qfCOm0HrL5qdNR92esZyO1xmhKGE/1o2U5yXLnBGrUAk16eGhdawHjXFA0+ys3eOKEnwZitu6BzLjJsqkoO4NiX3vN7OhP6TVpC0hHkGoaLt/jT7mwa9qszDOHavXPAYRCI/cXCwCWbbLOzovW4sjSoM3Dge2fHRGyhLF0gcrr8tOi2t5kXrYFSjUQM8d0g7SpclvzZqUapCutUQCD0uUczMC0BaRVyBCq1hKuPz2CTuW4TCSFTY1qWuTUPSvNJGUbsZVE0eLL8ygO8nZFCxJIwSK2+yJ311sBEevQHE17XsHYuKulpb0XglaAy34FMJib/vtM64xXYenEG35KWiVbbk0Hlx5biBZOVgCpDy5AuahVf4nsJ1HZ2gLSLBIC0wAlAFG4qMlio9VETeqfcrO/trfTcN2tOoF7QKzMBBT4kS2u3G1HzsHF6CNNXbVWgHpqM/7wyKmGrmKFTlEP4ExFja1LhxnssArJfphycU+5KFmJqkbEMVClxFER0+OgauhvzDEj+5CzDdJdd90FIsLtt98erznncMcdd+DcuXO48sorcdttt+FDH/rQfrOyNpH49FgxYWG4cmM03uiqrTyqnssfxzH+MVjVBM6UG4brmHLBdJMLa0vIW+VqzOoWP6p9Ood6BcehUqZE9IBRy9ptUQ8Q5K7gKSu8t4/l3Nw00O4nyfarvhD7vk0wSmbMRNuTrKCQPv5B9t/aTToWtK+A9N73vhdvfvOb8TVf8zXq+ute9zq8/vWvxxvf+Ea8973vxY033ogXvOAF+MIXvrCf7GyECGLxqjteAus9ExeEczkp1UJNF3VeTAupfMFP/eV5zTYawQWEutBiTh10Pc5pC0BU4Mtit5px3xnCV/VVhe8a8OXU20d5W6eE9NSfbIdz2iqaqlvyPodyi6dWbq1tvX1gXV8HOGo81hSnnvleu19rW/F7gtf4nT0b0GtermkGGr6ez4WS/7Idxc1jTvsGSF/84hfxPd/zPfiJn/gJXHfddfG6cw5veMMb8JrXvAYvfvGLceutt+Ktb30rvvSlL+Ftb3vbfrGzOWossHzCALaFZM0dh1IwudFhuVxGK2gucVnL5RLL5bKqwUpLi4kX2DAM/unxYYiglO/X1Oru5lP8xforaVsCQX73v/uE4SY0+FUE7zr1TllU65TdAp8pwI3zpQPA5/K0X7Tpsi0FwgIb+VfzdqTxS6CVK7Z8t8/zcrRp3wDp+77v+/DX/tpfw7d8y7eo6/feey/Onz+PF77whfHamTNn8NznPhfvec97zLIuXryIBx54QP0dOerxzLFanDaaxF+W3LQGKPvU6fVPQ9tqaIxFTZZQt6wOl31vrAm1SI2/ValHywfqluoc6tGqe/JGrVjw1ZPfFlbT6XvbOdcCalnZ+yXoa+VOeSKs8qbq66nXzowioClZxSjXjeDX+p4vFLmeT4hxBGCfghp+5md+Bu9///vx3ve+t7h3/vx5AMDZs2fV9bNnz+ITn/iEWd5dd92F1772tZtndAVSkzv4ffkniQlDMbKMN42TFcTpkqvOqCgKf4oJ8omnlCcrATR0OfgX86n9LyncghXUtAKtHwb/vHhbgnAdIZGfExZeDh0XbexrEZa0jgW0av4W+LmooJQ01X+rtmUOMPWWxZ+mq7dTWWiVP8VXC6DngKu8J9vUAt3WdUcEkjq/g19bDhqwiAUFpyORgQtVNZSVusr1Y0Ybt5A++clP4p/+03+Kn/7pn8YVV1xRTWf5gWsD/OpXvxr3339//PvkJz+5UZ57ycXdeihhTPI3UtADgTAEf/LAACPTOZiP1LAPOmlmA3iyJbdgqn/KviABPi64BpKqJrRI5babcHk1wKhoS8Xn30pf+4tpQBho0P0U/nOjA/hM2DlKbacQ7hXqU/sZPXy09kvm8LOuS7JWXsti43FZLBb7dmhoq39r93r3zabS5OnZZRmvsZIk/+K68WBFNOjPHMCEB8WkKI6OPxgB+2Ah3XPPPbjvvvvw9Kc/PV5bLpd417vehTe+8Y34yEc+AsBbSo961KNimvvuu6+wmpjOnDmDM2fObJrV1SkDpcK0Vj/qm6Kuca1GrLFFzY01rmLztMxXK6uggm1jsgvTULkmKtZIrnXW0kzxbN2LlhFB903+zMdEOXOppURNUd73uXXRa2Fa6WaNdZa+NXd6edkUWW2yLM5a2/J2yTKmeJ0D3tV6xA6ymvtyfZUiQpSbMwWx3oVRdIJcdhu3kJ7//Ofj937v9/CBD3wg/j3jGc/A93zP9+ADH/gAHvvYx+LGG2/E3XffHfNcunQJ73znO/HsZz970+zsO9XBKN1XWuS6dQjK3Ve91OsPn1qUc33rm9r07hEmm7YIrDrk5yoUh89yQ1Xz9O/j9ORdh/Yz0CCn3OJhwT9lTa9azzoUAxTGdrBCqqdtLae2JJf0RjZfjyBt3EK6+uqrceutt6prD3vYw/CIRzwiXr/99ttx55134pZbbsEtt9yCO++8E1dddRVe+tKXbpqdfaFokLQ2IOP3oMI0cMtaAC7LI0lbG4iWQM9C6gIi6ZqMHJf7A/EyWyW+MZP1KgVR5M0tRkt51CBMKp3LcpAofz9IWmOr1UFKC9Z9Ww9xn6MASF7n5JU0x93I91sWWYu/VclybVp8cVprzFZVMmp1FSMovAfSimKBQlk6uy5ZXvvRhuNIh3JSw6te9So8+OCDeMUrXoELFy7gWc96Ft7xjnfg6quvPgx2+skxDgmwkO67msYiXXsuFlKvZsLqAiQo9dvs1qZznTrK5KoVgnAdqYmUrbRwqIpIVwK2VArVlxrrh7wy54JSatbxEintII22C41pDqDuh5WbA+YmgTEvo1CofIUiMRAPTc3LERdVX4g94VTWyTCVDgSQfvM3f1P9JiLccccduOOOOw6i+o1SEp7+00lAQrafEk0p8Z6fXBuyyhfltWjOgu3dj5F8dAkOiYfZvhPxPlNRjs9EkA/GinZTDkpTG0GGNUX5hf2hqb2J5hh16BL76XacSy0wmroOrGadHRQobbLc8A08uNpmD9+ilYZy8sp+hvA+cIkK+IOCF2XN8abtWXZziU1xYeVETctZR9hTOcGcvXBzlwG5UrjlaQVboXzMNuUlnniFzYOI1iClNZaVzlaR1Z6WEKIMwJG0wuSam7EfUNnMt74rHtekOZvrKRPfRNNaXpefnnRT1+cCSW8f9AQitPKuO3a5AtFTntAxFTCUlM5q0Gls5axw0ZLPG9dHuB+njQC0kxJhB2wBaTYlS6c0s3PXU7gIfq4gBTaUU2gV/7UMlKjlkpuiuYZbEzQG5EzSlNDIhYsFFOM4FtemhGGrvBO0TvedatFrh0k9+0KboP3aZ+yduyZ50wfOiTf4+kxlsgBex98+2gLSbJImc3nDuBZUqmTJO/b2leUUe0fT0KAXaW5RyTsUJ7jMK3NP1ZbK0z66KXdgLxBa7q6p8mvpiCg1xjJQVhS6LTfPXIF5VPCyxxWX06rW5hyrbb8BcSUXItqOsVSm4cc2qmuWJxZk2i4W3gui6K4jEE4tdnB6pxTpDl7ZWwqF76jSFpA2RR37AU2asXcESJPdjhiSstg/WCvKjmvFds1Y1oa9eBPQWvdXiUDL61sFjPyF7iqbNHtf6BCo1vf7VfbceuYF09hUKFKdwLXqvRYRaddZd75sf5n8xYrooOy7qVXF6zdcdy1e8vzn4L6nfU2RfRxH/J8PfRi/9fsfwTgenXlr0RaQ1qF1QYipCUZ1uyUHJckWT38iQm2fRhY9F4yUMVexNqouwQlhLt2MvQLF5HFDToyjDEr7CUar1iv7qzZGq7im+ftcS2yj/SG9wd3lZunYzRa1OYQAn6jdiXpo2nXhHG649hp81/O+KQUDifS7e3tYjiPu+fAfYRyXnTwfDm0BaSaR/FetCyH+in0kiV0EUHqTZNz4d/GuQX5GyvkvLZOahVScoJDUurBJSvJxnhmWkU01wd1K09J01wGl/fCoW3txK5PTcmZdd1ePJdNbRy1d71zotXJ7gx/mgv8UGPbyUildfeRlp3JsJY73e6z7KwEnu+6IsMOvik8njfkkcOpIo6NMW0CaSwwErpxSUuZb01IsDxVNtqqAkwuviIxiX4CkwWtb5IAxbmSF1AKZYkwAlRFurf2THBwtgSCDHKyAh5YwW9UaiO53WGKgj9bJO1n2AVlamwClqXyt76sE7uQ8TSkFU/NmVSttUxQj42JbpBJVn6dTc68V6elGZ+97H0HaAtIcssCotjAQJomTDjSYQOQn4ZT/T0/T3FrqEtYMGlI9z0CnXwuuz/GpwIUel13OS6t9VYsL8hHcNQElqbdNnnSWRjvDcMsUvf1Sq6vtYq2XbfWfJfh7Ldtenls0ZSmtopz08tJuWwkXrUc4uuplMcHzgdcWpbBvF/ecsklTBWo1s9r1HyHaAtIGyTnEsZ+liRKB3KpOJsrl5HR92Xf+PbtmIhOY5rif+vesSkG0X+G6U3RU9o/m0pxxWXWPp9eibtXdC3C9ZU+la90v5l3DVO7v34l0AYxSpC1nLpPx4nN5GpHXeyMmWTsStAWkDZG1yd+DMAmUgka/zzMn33i23HL95ZAAJfvwyJaQWaXuueHaarN4g3RcQamXVmlfruzMGds5e5brBkdY+XtBKwKKOEm+P1Q+ftMeDv6HxBXpv4s88CWn8wqtkDhT5kE5LlbSFpAEEYAbrr8ON1x3bbEwCMDjvvwcrrriDNSYx8XX56atbfLzpJkroHXy1VxItlZrq4JzNs8twJnrapl6RmZScJJwlx4wgEyPpSvcdquXZZS+hguwtwzLOrIiP1etv5d6LTNzj6WxL1rNaxg6VvppEhYOFy2tHNJJ+fAWGTsx5bIjAs5efx2e8ribsbeUUXZ+ZXzp4kV86r7P4sGLlzr43V/aApKgxWKBb3761+E7n/cc7Ows0o0APleeOY1HPeIRXtACSStZQ1umCUBbxYXSqqus1z7JgX/XFhUDqMUXR/TwZ02jzctvpQPSSQ6Sd36KPc9/PMhLtan5M3dT3lIl9gOMa4K9FoCwX+Oz1l7eDIoniRCBQ2wPes657NnWtOeUWXAxgcOCCM972tfgyY/9SvA+sp8g/gWXf/SpT+NNv/DL+NinPnMwjWjQFpAEERFuuP46PPmxj8HpU6FrDPdb0pIkipQqU3plOZUSolK/WjwGgGyCpACX62kKHLvLDlZJXKxC45NBFa2ghby9xXe2UokDF7RrTr263Aok2QDQb0QQys42On4lsM32I2v9uGoQRD8bfRa5TDu33tlgvZIVk+dLLjvnxHlzqmD+oOxiblaJL8U+lVYtCtebaUk5XWZIeMP11+KG66/1v6IS6v9G53DlmdNGqw+etoCUESF3g2lSE5PVk/RDp+N9FSA7KLWyd0KyPF+mnINTQQi2S0sVHsuVmlSZryNQonaf0mcEAvHshnR5tNwsUUAJf7gEM1lHiqaT6Jo+5d7cOsBe0/RrgrDlHtJh+WEsHMKAiQYKl+MUiMo9vHWp12o7CDfoKsE3rQCeOXkrKSb1yyjuizXtx9cu3qV5EZQukw+l4KXfiidXXFEFOA7rgwMw9vmND4C2gJRTMYFQAgLLjjIjlJB3IWGmsVJ8cs3QUDVu+Lq6F1OZTirfsgKtjFsLvlMjt5Jllokul5PYVmNVqAqNk8st3heT78EZ1l/+fRXKXZ2KTcNNZdWlADTOOZ5fGVgJUJI8WL83uW8zBTo5ELfK3tQe2Bz33ybHXJbZvB8/03+SXEzlyqtS++QkVnXFms7GosFZyT+vt6OBSFtAyklMCm0N6WvkSCa1qen7yiZINNdtQVNlt3ORJYExbWX1BhmYZpQAo5oeyS63rpdkmK4PWyDLvYtW/ftNU4EYk5Qr1LnqYwDFOkEEmwATy/237v5KrU2HsVfYE5wzeS/qs9Y4BU8KkdJLSvdbqsO5AGKqOirgLuk2fZb2YdIWkDLiISp8xsW1NsXFlM+OLE2Tlw3Pl97opykBJVKix5KyrB55rWZt1GjO3s2mhVdLqFtA1FP/fgqG1fZI6td669pUv+fztRWEswnqKbPWTouvYt4DXc4Hdq4Yd1R9vAJra1YpvJRdg3hJ4CEpbzlddoBE8NF0gzF4p3Z2sBiGckM4nxnssnNZulyL4X+zqvqFlFMiv3/fiMz7c9wWk5aS+Meqr7U/ZPE6tf/R4x7qbeumBFlP+a1+nMWHsCitPp4CwB5hOclCZ329QnoKwOaAel7HnHu1NL1WkLQOm+Mtv1BxNfFg5m9otqK86OnL+UtCJOObgCMCRsBlCEg3XH8dvvmZX4ez11+HuMQDwCyGAc944uMjWNUDGDRVJztPVMzzX6f9AP9PPsGOGs1y803c2yRYbGrfwCq3RfsxVoflfpxLBz1Pe0Br3TlgWWnye/57Pyy33IqJ9QY8IcqA0eDVKBVEQ3U/9zDosgOkL7vuGnznNz8Htz72MWHLcQBv7DkHDJROHgBQ3yNiwymm05aU9AXr/ZJ+N9emqd8VN6dQmM3J62pp9Xz9MMBj1XKBgxO+R1gXUXSYSlOP1TyXpiw4CUa9HoFGbdACJCwrVa5fbBF8YprMNYcsb3NYCKDhqODR5QdIRIRTiwVO7+wEkNAuI+k6SqBEBTB5y2pib4nng5PPyMwZ+v31kffsxVibuc6Jo2BXnMm9UWI1QdDjLpu70T/HkmvtbbTyTfFijY/EfNXnrl1+b9ta+VZJ02Ot7JcCsimacjvuBx9qvPyF4rraQ7K2A7K86Wq9vu0e0qESeYDJfKcJfBwwOm39cD5BfIr0pMAT0XS1yLCcjmL0i6TkKy/91ZLmWij7KaBafv39XIpzBW9tH+KgZsRRdg0fFLWCFmprWCpUc/aianUTUTwmiE88cW5srinLZddT31Ea88sQkAI5ID9Agd12EoyiRmflV3tMDRefsMabQtJVvgv+LIslT1OrYyOam9RwMe1Oqrm31l0EcwV9NQrJ4KkWKNIbrLAqWWCUrKSSJ3XI5gbAfBNj0ktz+m+OVT+XWmVPBWxYZchr5nyi/IsXDtqgke64vD5pRTnjFBjDZYf1vBkHSZclIDmUoKPcdVKoV/eQ5H1XTyfKaAoNlz7Tw5+ZX/mIkdwms2i/9nBaNNe9skrZFvXW1xMQ0RcRBqUUrSu0D2uc5tJhzKkaTbmNe/ca/f3e+eqV5rhHHbKG3aUq6ES3HMlr8giho0GXISB5wIlgBA1IgN5HAuRwhW8SjCZAJh5t05i8VNaQ7vsIC53+KCxIsV+6X6C0Tjv3K9ppXerZ/J7ivTZPN8XTftIm6trvYJhVqGf/0ba44reqt6HmDvRtTzaRcj/nFld2TVvhVdYPnC4/QMoNn8pEMie6ctHl5VYmpKs8bR7KqE0GGTyQJ1pFyK9jOdh50iS3OKn50VvuRNnnUxFOresWH3Nchuvse9X6txocUgGo1r6c/7T5WaeveupdpUxOawZsNPZbNmF1ruPW7bNUp92ms0HYeWjxJzVMr3W9D1pxSxMKOXIkFNuMLj9AQglGeiJlL8+aI8ClxcSF8OSqgZJBq+77bGxBdFA+yaei0PLrcjN1rh+fSS/EUsj15JVl5OVZvMf8ci9tJsirzefOfpN1zqWDcDX2lmHtkbXm7ToBAqvQHODtAaOV+RCzcRNBEgqyjiAQMV2WgFQj74PVAEJE2UndyPaP1I0yjeHUUqU5FPdV2u49hdUXRGvB7YdAsCJ7+vzsGXg10vb67+GyVzXM4McCpdp4VYMqKtZvjwuoVpZlXbYsklZdmxJebbdV39jn13rmfK9y1wKiKY/EZsBInAAe9of04cGaJ8Xn1B6Q4ao7qqB0eQNS2J+Jk5sAOBaW3k+vseLwfdUWrbIgjvrEPIo0x5po7hluqs+jmbr6vDwK+y9z6fKes+LBWACg4NExlLxIU6b/EaLhsBk4cMr3PIRgTi+VC0dq0ODvm5skK1ffRb2CYhV30UbBaEK7ntq72qRA3M+y8kjMqbqsvrUi4lYmBqPoNp1veazShoOmg+ZhU4EiM2u1rxhsMBjJPwVG2VQ4bgrH5W0hAVqgCgtJuRjC7OCUkwER1jW1McXZ1/Pf13zYPYDTChrochHyP9nG6ypA2u1ea/DYU/+cey3Xm3V/naCRFjWj8AgpgjPKo+m5In9P9f0qY3KQQnDOvmmPclSzYHvdmtNBGqTWTEou5Y1TinBaz1UWEt8sW8h7d9K+HcBbEcXcPkKYtQWkjNhbV5u86ff+C57EU/tYmlU31fPv8lptL2OOyynvw1ZU2brU4qvmsZgCqDm8zvGK9Pbf1JwowbHPIuq1jFaxTo6bRm7ROm7VOft/afzqINZSRtPWQjlPiwepXaOsI4RIlzcghW2iKe3SJ80mkuM8oqzyayQDTnR5G6bezdyUgRPHApruOASt3DUmuk6+3t6JtZDzMk1rAmlc426L3DCuNZHs8iRQK8HR0Yae9tcE2lTwg3c5Z7wak7I5E2Qd0gXUzNs5d0M5q8yD3gAGmd6iunJpUy+vtTlYjFlRAQDiB12zMsGHk3FZ+rMsR6yLYB3xtWiJVZTMo0SXHyC57A8AxkygRIE3hkU0wo1Cu1QDKhcuQb8kqc6EM7/XBdumIqGcYszWsDQzQiKFb9Fd5AAYwjnnWe678Llc6+5jrbqoxFpt4m2rzlUElfzdcuu0rk3ed3p0dQZOg0KqsTuHP2Pa/LOln+T1NNJsEpQ2PX+mrOLamPbwUyoMgN8i4LwhPy85XmdhfxsinfpiTQUkl12tLZHfI4RPlx8gARkgSUsgWT4MPA4Obmyd3iCIQSmaT+VgK01/AzOh19/tzO9eNFMXKEEIPJbqpLSu2mKWfTeOo96QneB7iiy3YGKddLOEVcvbLg2dQeVdh7dV8tVcpq06orLQzGDnLXglQ1UxgKm3V3KoPAhLqcrLhiyE1r5btQ6Snpg0IRmM4nxGkD/OYVgsQrmcllR5em07Y+BCXeqtA4nPI4RHlx8gPfjQRfzhJz+NcXRp8ODHbyDCDddeiy+79tqkhYjRKjay60/CFFeKCcq/XfwHSc73WQ89G9GqXrFRqliBlDWN6Wm48Wa7Bhu8rlpGXl65YVt31dQ8IJPlNuqfojlBHOsEevSUZSo0vjDfZrOgPDF/nTF2mSDtbaUFoqsGsrTKnkPWGqhadCB7jk5UTSLdyu7v1Zp3oHTZAdKn/+zP8P/+4n/FlWfOhCtpYpxa7OC7bvsmfOdzvwmLIUXEmwtZZ518OE37810p9WoKVacFdFCUC4SmiyIH8DX2kFp8TNUraZ2+q1mCgHADor3u90M7XyVSrmefZZVAkVo5sU5bJzqRNAz1p2pqAUN8r5dasSybXG8HRZcdID148RI+9unPmPdO7ezgOV/7FIzOYZHdK4RRPpng0okOLZkjwaghNKcE7hRtas8pTy95Y0BaRTNvUQ5iso6eQAbAVhDmRplxSSG3sl7L+vSnVa91fRU3lLVv0ZozPYC0CoC7Srrad1F5WYDB19Se0cr7iGu4/uZGX3J9Vjn6t+gW5wrRIINwFP+504LdesVM7PO6HDZddoDURY0Nz+rkcxkoHTLN2YdYpdypa1NUi1Zr1TuOo1mOTCPupH+dnf4o0LrRh0zrKjCrzpc5gQabFobrzPFNrIt1x07zkKs0maUKsbeUCpg0VY86AOW0Lyc1fPrTn8bf/tt/G494xCNw1VVX4eu+7utwzz33xPvOOdxxxx04d+4crrzyStx222340Ic+tB+szCYjgl+RpR05l/ajNr1FuK6LKX5W9o9WLdf66+FF0qY2qJuWzzpgdEDYlQfMrENzxyXPKz9b1MvzKnzMoTk81/LOpUkLcB4TyTSCD8+2p7GQMdz3ziFuPE/WsR6bB0Ubt5AuXLiAb/iGb8Dznvc8/Lf/9t9www034GMf+xiuvfbamOZ1r3sdXv/61+Mtb3kLHv/4x+NHfuRH8IIXvAAf+chHcPXVV2+apbWo0LnVZPQplJa+AVBad7M7CmjPXmn+Z77qfF9oHVeIVcdc33gvDzkQmZvFRjlT7swp16yVbr+iv1YBlN6ya2VsyrKe3qcSaynYAFaNPS7sGs9TitCq4zcZvNDZj92jyx677AQGhOcvmnvYMZ3mj+mqK87g8V/xaAyD1VfAn37uAu773IUD0c82Dkg/9mM/hptuugk/+ZM/Ga895jGPid+dc3jDG96A17zmNXjxi18MAHjrW9+Ks2fP4m1vexte/vKXb5qlzRD7frK1xKDUpal0UK8AYktdWuyW9S7Zm1P3Km6bCe9BM39tXyRPM2uvwxn90dkuWwja4LafbpFV+3Qd6tqjm2ERS6EvxzGHepDxcG+2d1jr7/1yUa9LqwQqWGWkPmuDXy1vix79ZY/E9774RXjw4sXiUYndvSX+86++Ez/36+/C3nK5cht6aeMuu1/6pV/CM57xDHz3d383brjhBjz1qU/FT/zET8T79957L86fP48XvvCF8dqZM2fw3Oc+F+95z3vMMi9evIgHHnhA/e0f8eIJf2xGAxkYEbSoIMgkHVU03StTrghzE126r6AtNYf2oaAWIEy5WvLyVG808lr3rIVraa9xYRpuuug+jQPGRlLZdnktLy//nv4gFJENum0aNEeMzQLrWn0ruPl65nHtd8Er2A01z7I9LGr1eWsuAcKVXsiSSnlC6W3Ov5lemquuOINbbno0vuarHounfNXNeMrj5N9jcPb6azFjSqxFGwekj3/843jTm96EW265Bf/jf/wPfO/3fi/+yT/5J/gP/+E/AADOnz8PADh79qzKd/bs2Xgvp7vuugvXXHNN/Lvppps2zXZGRoSKCUL7s2m4jl88UeZvtlIcwgKv7sFNgIZF+2mdbHJf57BoP9ogQWcYhiog8d/UGNqMz+eruY94yDTHKndS67HSYKIvBRhtxI3c5GbztHFAGscRT3va03DnnXfiqU99Kl7+8pfjH/2jf4Q3velNKp0lmGrC5dWvfjXuv//++PfJT35y02xnJLQWJ6/p+8wuGa6GriqsyxsAI9bmD+IZ7FUm/Spty+s5KMCIAnXfa9oMrQQAnSTnZguMViW2bJ383ZtvRvrDoHkucONax5aAcultqivcdL2bpI3vIT3qUY/CV3/1V6trT3rSk/DzP//zAIAbb7wRgLeUHvWoR8U09913X2E1MZ05cwZn4oOs+00GuKj9InF5zkAZwLYJ5V6xwAEMjT2j1kbzulFHUmBZbrapMlblzarPZ+xiv4+c3JCa109TezJz+73H7brq3s/UOLVccHMBobknCBTzuBZ8s4n9o/3cB2yV75voChBug3vdxecPAuO5Ou0KrK45zwzyYIj9po1bSN/wDd+Aj3zkI+raH/7hH+Irv/IrAQA333wzbrzxRtx9993x/qVLl/DOd74Tz372szfNzmyKezMN4ThHA+3zEM8nq/a4iOXnnDJX0KxreWobz7Uy5GdvPZZmvt+CZRWa6lGXfa5czz5aR5um7vGKCyilt/Juevw3YfnNzdseN+6IIZRX3z4gDH3panzJPj/gV7hu3EL6Z//sn+HZz3427rzzTrzkJS/Bb/3Wb+HNb34z3vzmNwPwnXD77bfjzjvvxC233IJbbrkFd955J6666iq89KUv3TQ7BRGAxWJhDsbpnR1/ZJDU+oxvrcLlYd/a1nIFRrQE+aSGy24ka1KRN5WqlkODh6nFI/nrASIrAmiONdTrqqvzvZqlUKd+oE0sJA3YHF9xP09nF7e6m3Se68gOLJhjFeVp540dZd/svt+kpST5mZqz3Uppa34QoA5krpIDiDKZUln72X1npGyCUfZ9sRhweudU9fST3Q1G320ckJ75zGfi7W9/O1796lfjh3/4h3HzzTfjDW94A77ne74npnnVq16FBx98EK94xStw4cIFPOtZz8I73vGOA3kG6cuuuxbf/LSn4obrr0Xs8WDhLoYBz3ji4zFYg3VISuccV5oUOlMWynHQonNaiecNNjOFxBqvajggWnXcNhkAcjhzh+RyrafaECgdBMX1OjFJYzuEsdMzlnHMLUTqpMVigWc9+UkYhkGclELRI3hxdxf/5j//l9UKN4jcUR81gx544AFcc801K+W99ebH4If+/t/Bkx/7mNCtA0h0wUCkAMlvtKaItSo5YQHF+UPqfpllnoVkmtrq+3T5tXu9Lo+ahVRzT7RcSLW2TllhLcotj00Bkuyf2MYOAVkrZ+5eTU+eOfX30FzreSqdFUU5tzzTUmqsrZqV11PflAK3Sjn5PQAYQzCCLG8YUtBUvD6Qt5Lk/IsAFcokcUK7AC8a/G8OSLEZFm0Tl5fjiOVyFDpBUsi+8KUH8dTv+b9x//334+EPf3irO7rosjvLjoiws7PA6cUO5IhGUHJCY5klAIgzR3LsplMycn2hEo75tKxzzdE+WEQ9IGf59i0AYw2u1xWyioBcRfBXN6CN/QsHlIJjDX5atAmt/yCiIqdcsnOu5y7fADNR2fNysQT5mquY7/W2Q5ZX47PVpxYfeZkEHxXbGl/nwjmZspjo31UJxe96O03ZwJM5q2YxDPHtB3k7Tp/Kj6Fejy47QFLE1g8EZlhatTFHhHLSSqbnxyZpAoxatGoE1mETgxoDw6Rw27Dxb4Ene0T4/n47HFatY50xZ4+P9PxY16bqW6dvVnE5HrbbbkqBkkEIhLGar7cNm3TLKv4OsB8vT0By/E9uo1pgJLQksRxzyyeW4cobTuWdYG1KcFD8J5RbdxD3CgXLopnFk5F2IwtDuEFdgw9zIc501/W6KrtJ8lrNun+HjmpW2lZtzZIuAmigwRfIlfPOvZAZpKwjxesaGyMrUI8VZOYT1pz83iqjal0iKAGNdFUuc3FXbQ97XyzwZDdoTzmr0WUJSCaYtNJalOV3UQBWBKHw57ZoeoBJ8e8DdDazt5BbAC1A62nHFNDNIucwkD/GiQToJ2NI8joPjMqqDKEcyi02oGtmsaIkvOWdgzBI17KMqv2wXt0tfrqtAZ945fo2QVNBRAWIA3H+OAfAjep+njfONT70lNa0gsK6caPzc69RTvJEyGuqIOP7+nRZAlJVgDf6NnfTpu/C/7qmIJwicyJafmTYwmSudZRrfnNdBxsDpWB5qvOg3WoCj/mr3Suqjm0IO3cOBSip/IaFLHoA+qXg0wrAOjQ13nPy9eZt5e+hbmCKQQvtug/CAq3XEc4/pDh71L3lWDlUmOEoZLH2WFdqV1TeRiAGOlgyxZnXiWT/5p+boRMHSATghuuvww3XXWsICuBxjz7nX18eO5Z0ghoZmnihlc/ltbEZK+uY0sS4+qnw0ZproQYam9hr6gVGk0+/Arrr6qXVFrjnJb4U2HFZFRaTbytzl4gMXS6UPgG/kWCZxnj3WvabAtWuOWZax4dLeo4Tm/OTwTNqjbPaQrZcyMcjevNV4MeKFP2C8qdTc3WfliWAEwhIi8UC3/z0p+I7b/sm7CwWyqXj4HDV6dM4d/318RoTdXTwKtbCKpQLbjkRN71xmde5bpq5lOuNsq5VLSBV/grjVNt8BqKXRZSfRTv6HOV3jpDKdRiq8yjHP3eVrjpec/u0Vt9BrYVjSyQdtcbtihKYlLH0m+/LcG29pzxPJkymZdcez78htWI/LXrgBAISEeGG667Dkx97M04tfEgi7+/4DvQ+1GR5hk6P/xhlZtaHPRC8cPt5nTug0hVmVC0S1u+1hG2Np17Btsr+WJ5Dymz/XUvx1uavtVjWAdEyL/OS91nd2mUvLqlmsGIxLdgjGAWL0WvQXOaEu6XiejH5NNrdA369c3i2IDPmMIE27SFKVaxo9Vfvxb7rq1eta9legz81LpTNRwqO7UmDn4Los+eB5IWcPd/2Q0E9cYAEIIZkm8LbY5IyOaetI3fg7gGpFfcSYT1T+qhourIdUvjuD8isl65FuWWbX/eufNHnmWyJAsPxu5gCiIm4LZUufrC7COWEaGleBq3aDy03cN4fU2DVsjSOM1nAPx/gS7egIytdTtIn1+hboYzvl3dG0okEJBkaHckB5Pid9XLxTpBL25GTex/zOTWqq7tvqi474ffNvUItOogN3zkUuXFalk65Kucu4imLr9Uvc12Jedkqr2XBOF1HfO2A2MSPBpDcj8rKqDtD+16lsQnQz/c6mnNYs+jzpxJLJ8DR0J3a1NGFa7nKKX2R+BQ/Oqw0P1Uaaysq4yUobS2kXnL5dy+mtTCYKCLbXyoEiVmteFJpxRVTE15yIZuRRNLig2i2TNNZb0697pZV3DcpsxahpkXRaSFNtWWqPdaiy3nIecnL6e4n/ircNCwEpGZqWVv1uUaFO9Ak0jJTH3UFW6Bm1hhll9g1GbtYGGue11JpMu8J5I2ytqIMbMKluHHt32UNn5XXZ9VDkHot8mqMUbSdp+plPQeuOod14jTA0m28acXgRAJS9HSMyU8ajaIVejAeAWRWlKfMrkzUN2dzuKZdWtfifKX1H76syaZNlJeMuyCEOwT7JqylPE8N7Ky252NmjUcr6iwBCsUZkwRJ+fCkc8ZUU3N6hHN8/hnFPE0Knp4IvKJOts38GppWAuIeg2YvfiFDMBelGUBlz+v9OzVg8y6p+StHeW8IcI7AgTPSNZvmK+csz1hs1UFiU7M1//PWIByw6gbq8hrNpRMJSIAfxEhWnwkXl6ISUQrtXabrGZBuUBJasWJVaDA1/7taTJlmWaNey2fjhrnkX+wQ1F69bFmEa1ljTda09ikDWvJ9vZrFykEITv426vFfQnsEMBlqjRBQOZyH7pRKrL5b1B1lUfL9aWsaqaxaG40GJS2ITSTtX0yg0ypqptrduxfVo+z1pJtNlltW3TYUGiC4YxHHJWcrjgvs9SlddqY6w+aodR01L4YoR4DjJulEAhI5BxJWTdLCRUezwOE0SkiKjDMoacWCl66Mle+bd9Gmojs1z4PUUHPS/cl1pgi1xlL03+T46oLTtQAeMBZitBpc3erhha2VFRfLjnWU1avyiIZ4r9hWclByPi8yChFHqE2aCHgxuop7wHbvzbHcCz4qQRy19Na1vKx1LJeDmq/r0kp8CkVllT6SCpC5FWB8Dxf2RT6dSECK5DJQUpM7LMYsPRO54tJEVS7INdscK8au8E9knzIdtKa6rlthE/k3r0lCtZ37E8I1lRICsgOt9vj1IjZ7EwrAJf+HryfPm1XlRqdciqrtVA5lrMcUuEC0hLP2ynkp26vBRwNW6qeQc0AhKKxHFhIwpfpyYGoJqBbVgKl2La+r5hKda/X0pjksWm1Nl8+9ReN0whqzykJYJ7W+9S5/xO8y63707MkFpJo2y0QeJNRgsEBwgLCpgKhB5HUgu14bIsOwNsDI0g7tptm+dfkZm5Dd30/qdqNBuhps66GXtEWT/k0WcBC8seDkJPSbswxOJO4KBcKlPw9eLgEKhAsq1BXdaq6YHJpvYfVwQcxPmo+Jh3gwJ033UeFZKSrnukI/IHvaKwNAIHngjNrMChK4JbDz5dnaeKpLoGvgVX0P9+SBpevSUYg2tTw0Onyb77RlQ+y+zDeaW9ZWdltZ4FdjpDRcDdHm++5EAlI0NipulpxUp7JW7u8gB6Wirk0bCmsUqE3sZBUCJiR21bv5jd5pcplCUHoLDIvIKIccAY4PoxUvJYvyXkFYAvWAJzx/xnFM/SPACA5wFNCKANCQQNbJT1GpqJHrAQgYfVsdlyX4iyBIcp8QAVhSy8eRx0v2keFaGR1iK2jkxpeb4p1TMdPz4jVtyakc7XXDSsAMHlalowBGkiIoWFaJ+G0FMMjgB+mi9ffkeFgehVRujwzil5hWXvW3Mp1IQMr1JguU8sgfPRAGAMn33jvjthKiOU1P+k0BUbhQ1LoKGK1z39yTyzZZ/SKpczbrHoNMhVV+yt8cHV7b6gVoLgKSGzPtnVO4NBFyfd22zDPlxmm/hx3oIASK3TRE/0lulfA/KgZY9n1SOLh9+SMEqdyy/bozUjqlzAu56ar9YpTFFqEUrpYgtQBX3m8I2HyPZJPuvdhdwVKZBXyUXhEuLgorBdkXUS8rSWo+II6x8qDIMVfV5+Wm95DtN51MQBLabd1CcoATZy93TEZqJKPo08gGd4rViXql9r4f0+FAfexGVT0TfXLBWG0QukPqOUppeY5AjlEqZ3SjAUhCcRdgBHLBQErmQWYQKKDTaq3/x0Ww1ELSF0cxTUySWXmaOWjVNRNsMlgkCaqyG6MdNaE4yHoLxV1q5sGV6USbU1vL8kotv18oque1MrCpbdYfZMBOiwodYgWSe5Ryn0r3oYuAbz0e0tpXsgK4NkEnEpBYEzPBKPtKuVvF6mC54NAaBAJRpQyr2A53oi+1x8aaT0dh8QGoTu6W4FD5+V8pkEWv+XEewsSgKBTH0Yn82pIZxwBGolyZTqaN7tHRmYI95hZSWloi7B5EZJuMMnosJUEjdELhSlMQXAOlAvMrYCBBJfyWsRkk0jiHcI5k2UFpb6MuFBVgdHRCDkr5vfy6FNobo1JHnSYJ6jOtkjhfpZ5igpFOX1tfrUCS/bCYTiQgtREhF35hYlZcCYbipqgYvDXnckubyydnXUgLQesmylyDuqKe1PrQAFDjp/W7yzoS9Wr7iITF40EnWjMKFNlikWWTACIGK6/QRE/fAHir25gHmeXg4j92M6SlkRcVBYsCDyuleKapY17mbjs1WgXS1udQBAFRP3sQWkpYb1RebHvGQkuQWulaoFQroxusWAFAmoFzPQFsJWkLMSkRWjuRdr4N+lP191qgEuA2rdSeUECaIF6jo8PoxqCU7o9LbBWK2oz4baVZlVZR2g6LantF8YezrotrI+BAYROWgKXDOHrraG93D6NzcOOIMRd6XDcRFsPgrZalw3JcpkXIAiEEGww0IG1iCThkwMpN3SBXgycr1stl05DylqCUrqfwdooFrDM/xpEDHbgNGeVuuchTW0GRAizWIUi+XqGbKAn8lYyRA9gXWWn/pTKOm1Us075U196ewccWkLqoMlDSty8HAN5Candtf8dPaVk9xMJQXUs3Vbo5mk/T2phBk+4NV/6s1VaWUdco4zFOQu6XApuPNckFt3Abjd5CGscx/OkSBvJv1CSi9CojB7il01YHBa2VHNwgLSN+kt6p+qWN5G2tqTGYstEFK5xDjjGMMaLUR3mxTv8QxleogQCod0D51lWngeiPYFzGOvI9pF7riKPQOERf8mvYBTCvNua+S4nSaFX2o1qFRAszSf2yDosXQjEruBVOFSfHxOCpNbUqC9J0cfIkOAAX/4kEJJ6mavJIxTV3yTXAyFq0kgrNojFotYlsuiREnQ5IGj4vRMNUz7mm2u0NkCksxPfm1FU8ZcKMEve5cPQ/KQo2OGAIu/c7ww6GYQEHh3HPBySMS/+H0WF3uQScw3I5YtzzlvFyb4zvxpIuXAJhGfQBIodx4fync3DO34jDQXL8Zcu9NTAM4jxFOJAjEAWLK16XnUJifCkTssk00eDmq5XPnuSgVCbUYxDTsuKSla2+ZzI+tZgVCavsINC47pF5kSxpMzGe6xf6msPevTfDkNoGRcuxQvn6rcqBLLBiyiVW7FtLJGnwoMcNmTzxnaWrzpCFMqWiUVdnF6r0XdfWoBMJSACMwXdpYoSfXX718I/V76UPtT0Rqhu0KCelDM/07+CiJCR6LZtc8doH90R1cYbPwvaJmyMyRHoU9wjqpWNhzJxDEGLwb20dyb9OBIQBAxanTuPUcAbjOGJ33MO4HIG9PYx7exiXDrsXl3AjA1KIoFv68p1LHBOGBOTMzjD6Ph+Q3GgL+FMRZKi4W/p2CWCKfv9QkUs1+Ps5cBADHtWFo+rhWFKUTbmWqw5OFRZLXiKIATOBo8JYwz8ar1SnVhLkCpSiUpEQN+kETgx/AIDBuzCdc1iEF29ugtQa7EifR6zxtUrpSYDEDaE2L+XWgSv+zflW/BkoUwNTH39lvfG4rP+g6EQCkp8DzgAMQTWJ2VuHKFvtKUgFZMJt12X+V4RMKsNkTt2wNLAet8N8ACttJFOpIj6pIQ+PdqGtfpEQRD87fx1wcCOFhzu5yx3G5YgledAZl6P/2wt/yxHL3aV30e2NWC5HX95SaJsuKALsYiMXHnr130HAsPB/NAA0DIAjsWUU+lxL8NgDJP/htgkrN4GHABJjrOou12C2SCx3st5iFHS5qRtEaSVYWMvGZfMz1svluPRZmFdZ+8RV3T4nuliNWQ1kRUuN9hf7W4XIj7mrymg35QVQ+6TstHwz+TKxHEs3W2u+xNpi4uZ6r02kDSu5JxOQRi90hmxCr0pUrqFUrJhU4+g3yIkIwzA0gagWbjoJGK4PKFrW16Y3Ii2q8SgFLy+FIfDEigQbJwzEy+XoxcIIbxUtHcYlokvDARiXu9i7tIQbgeUlD0y7l5bYu7SH5d6Iiw/tRutoXPrXNXjDjJJCToTFsACIMLoRI5YY3Yi95R4cHE6dWeD0mQWGxYAzdArDghey5zVaeBh929i9FFx8RZfQAAzCiqFgoRVKRylUbPcQg1J2CnSHzHDORTeaiwc5lkCEoRxbP3Z6TsVAi2yqOZHHf5rcxDRlXSIk3jnz9RhlntXl5iqRdrlbLA4+fxd81gJB2LJW5WVyg8vnuZYuUbQsZV0tfg8iuKOHTiQgAdALJN9HCpQW7MRgRE2sMRFzX7QxyKsOugYq/4/6zUyqyuzFvi4Yzc1vtll4L5LyF3Ty6N0IgjUan0688RdRY07h1yMcfEj3uPR7Q+PeiOWuV06Wu8sISN5CSmUNoXaiARi8IFi6EcsASLt7e77+AVjshH4fg+AePC/CDlI6tQSkYSBbWMm08VJ9rkhQKpUYlmKIwsqaCOXep0jndLroPmSzruF18NGhbAKmZlaMIFEPRGJuZ154al5046LsB6uSvH4retPJH/JWZR1NB0aQNhWN9JbrPgFRyQsrTrIeZRgRFe/UspQYn9dlssSwD9X8LNu5aSA7sYC0yW5iTS+f+P5yEKQgDEOCwTyEtaUJWZ+6/tJfrReEIXCMuvZLC5KRT9mdVq7wb+g/8hq6Bx6kvZVwHh3YonHwmnz4Hp8lWobvIzBeGuFG4NJDe9h9aA/L5YhLD/m9JDc6uKVHNAakcLQbQEsQ7QEARoxw4d9lqHiP9kBwWOwswh8wMKARgQb2xw8ARg1SNERgiuMxDHCD7iO2spSy5PL7+ntzfJ0xpyLuuCCIhTTmecgpHEB8hp7jptX3HWoHwDq1b5S0eIEw6aNwRYo2R+BMALWKht8bKdfK21vvVJqW16JwyxZKbmJT7hmylVsDI0n7LR/m0IkFpGLF5ONtaGRmMdDpIiiJvQCExeUAuKF0udQic2og1J7oLCTke4GMponFmtd3IBNvqv99opDUSzCHMWqqyTKCByQGofBHI/kHXAPILPdG7O16IHKXPOhcenAPFx/axbjnsHdx6YHIuViH/6QYAu7/C2/EFIemusF/7mEJ50YsdkbsnNqBGwkL+LDwYQEs3BDaPYKys3s8GA2xaxwcMAzpuCHocdf7ARTnXtnNE4KGrZ/8Ouy5oTf5E3BHN/OI+ACwGMIEWBBwKoFJGYYkAEqCUpbQACPfvS6tW3X+4IbmdkMezHbXddKkK52oLE8OAWXjIayzuS7+wwSmkwlI0fXBmnuYvcZ4y4Ez/cUIt/N5RoiLYUpTkpNNL79gY5F+N00qqv7uE4uKxdChBLZ43ghFYVq7n/qPLQjV18FCitq8AzBStJBcACi3dHB74fmivWAx7YVr/LcMARIqIILic0j+CXfv+vMTyPk9kx3mK9Xr63bBamPhyuHIA/gUbXWOXubnj3sLsMEojoGwGoqN/mhZcCdnc11aSKJf03x0uixpPeWuK3ZEjaVbKM5rMX7J6OJyKS/SIBL/cgH5YaMyAlHzYZfXtxBS8fP2WVtRpnm6KTkRUsZCtMGo50CVw0Z36Prbz15Ouev2g04kIMkpncBgdQlteqNkfTMmMBXfmE9ZHl/3QsGaxKu4C3pBZlNglAQr2lZosByGwZ8F6JwPWvBRbOkhV36mCEv4P7aGRmB50WF5cQm3BJYX/R7S8sElxocAtwTcRWBcIkTgLQGH8FyRPzVgGQBp6fY8swMBAzDsEE5fsQNahACEwX+6vWBNLRbBhTXA/0cByIaIN0TwltCQFCUEy6o2scpxy0EqOLwCMPprnIziNQZsf5utQwOgLIVNya5QHgFLGkO7hpiODSRp8UVrd0zHLM0xG1KwSc6QFtz7sSnfu6Z767YCl6ppFSOICvYciytmX7FfavMvUamwbIJOJCABKPqPzVodQik0UElOaw4sEBvFt6kYN4ZMoxQSdWY18aJmFwoMvmpc9vixa9emzPlVAyV0pJiwBjM3z4DBH+3jXLSOyMGD04i4L+SWHrRGfuCVLaNRf457owKk5ThiOXrLaDku4eBACwIWvnYX3FTsxfOWkktrMpssFNwrCZBE2wRK8RRMgQOltq/AqDHrpCNAXkvuySS8VR/Lr8rAToNh2Uo8Q+WQsdtOnz4hTmigMH9TV0FfCdd1guxHBnhSwDNIs3sx1r+6Mro+yTk+4/BWgpoPEspzT4i/p/tl0o1JAIx+sQOx8geR84dzN0cnF5Aq+zMK+a1OzYRhrfOjiy16TOxnnkgIEzm56nzHjKp+3mexXDw2pQl0GD5hLSisFFLAJJcYkcNIwBBCp73VscBAANEYvGMs5BywHIGlA3Z9MMO457B8aIlxb8TexRHLh3yY924Iahj3ljHsm0FubxyxF4BodEsAwHCKMJwavHBdOvArXgfAHzPlfIi/c4MXhGNw940BjIKLKgU6VLog/BXzdELliUI+/oV5IucjXAJOzlNTwkCldtMyaPzgmENLWbIo+Jy+H96PC26tyxhL816wzfOKLb3RxTkBsvqarW5xZcpC2Zi0paL/avu49naBVgStvFFciX6Z9GBGwSDGRIC4/KSoQOWF7A8inUhAigEGFkAUmzLxn3SBhV28XUEkp+uoAVKhdUBPNnNolSUntavg+miZ/yu46faDOPjDWiPJLckaGKLWNrCAdh6QFuSfzCcMcOR8/JsLp3UvHbAHuD3AXfLWz95Dez6Q4aEl9hiQHtxND8yG8+jYlbS33MNuACQOathxi2QDLD0SUbDM2DrjM/FYGRnDZvsQmkXk4I904A4JWq/yz8oO40vyYt0ijUZjdNmVc5LNm3JqZhq1/CwqFF8I6V1L2SsufGg8mW2yWsKgLXV8x1kcz3E/V6LbnOdGxDinFLU8yCHWddDrYAXQq4FSFbxqYF3lKePLwQQh/mQwoizf5gC7pBMJSCaRsFakK8qwpFrRb+KHso7kZZUnHMdSK6dmwTEcSq2Io+qsbdwk4FN7a4vCcsGZ2lfnommRQzpcVDNnadL+L50vFwS9c8k1N/rz6ZZ74Uy6vTG66fzf0t/b9WfVLYNFtNwVYd8uMURcb3ytt4sMJZs2/SuvcRcrlxy3MNwkIv/8kbCG2KUHgvaaxDIspUnPLdk/MU2czl6Cyz5V+a0hjOCgL2oPH6X+qlF2z/IKyGbKiNX4HU4dqQRRhjWjbTdTnVpzvPX4xRQV9TJQTKTP17jM32yLAOYpAJTyIJVpv5ZGeZFkQw6ALh9AQtnZgDEBJyZkvC5eNJbSltaQYy0uK2MyBDsKgnLC5L/tIvom0SY2hFt95fdGWly5KAzZ2vCAwxbICBp3QwADgBHYfXCJ3Yf2/OsgHhp9iPeXLuHSly5hubvEpb/YDZbS0rvt9pa4+KVLGJdLDLQAPxM0cIj+CLglvyHWuwWxdMEaYmfrAKIBA/nXTCwC0PjfDEyikeQDHRY7C3/MUAgd93qDF7vhUd6s/2la4EfQ5qjBdD2lC5JqZHCiqIA5AHx+INMACopTsjAc+MyJJJhcsBRj1DejBP8xH0KYJlBiRkVrLVdUvhk2g3qmcg3Yam73/aA8aKDogwGxD+esz1rbavXmcrGwkPLy97l/TiggGUhvaoUGGPX0t0swUWpYJScWIMnvlmbSctMq8WXMvqiB14so+Dkol4ZU5hyE9Rj3ZZJ1hPB6CFoG0BgJWALL5RLLXf9c0RjCuf2pDEtlJS1DRJ0/185/YvBAgrQWkxBlCyObB8kq4t8BgMDujNQmtpg4IdGQ3FgStNjCQtb/jvSgOvnFCSsou+yEtZfllZZRYVkFXqJKJeZdtLAiRrq47VC1fJz6VZIhMfM9EXZJlxlTuQTuqlyA6rUk3ZuxSJevSN0nqzyTY6cjie/VfD3rrzcYol5KNoeJ+yQHqJKW4+gfDndekfHzwru3L+3uTvI0h04kIHmBYXeuAoPsd38FFN+fxBPFxdUrKwNGcup055yPmkZCICzhw5P5nvbrHpwZvUkqLEggAgADkg/tDsf/7Dq4vRHjElg+6K2h3S/tYfdL3kIaL/rouksPXsLug5fCyd7+tO9x1x+0mqyfAGZLf96gf0kchcXmwWVn8Hs+8aSNkMeRw2IMaisI3qYYEFVZlAKRglXCp7UbvRHcVS6Xt8kEYXUm4VHqOMcZktDVoMXPSSHscY1woq8TF2E7KCAKt10BF4nAA2ER6WZRW0Vn/o0lJzA8uOtq6zJT4KhcH/bacIUA7nHTT9Eq67DLxaj6eCYoCmVLeVEKK2i6zOU44v986MP4rd//MJbjGAeQ1+3Fow5Ie3t7uOOOO/Af/+N/xPnz5/GoRz0Kf+/v/T38P//P/6Mm+mtf+1q8+c1vxoULF/CsZz0L/+bf/Bs8+clP3hgfcmJW90JW9BPzpioLnLxceW1whFFoSS1Npwx+EDsWQgOca8YfFcpdOJGEReTGMZy+4D+Xe0vsXdzDuDdi90s+WOHSX+xh98E9YAmMFx2wBHYf2sXuQ7twS4e9i/7Ehmg9jeG3dHOBsFwGlyKbzzRgsRjCaybCXEUIBV86jOMOEvh4Fx5JyREsJq3x+7Dj9EaNfIzDv5Rr5lCAE/FHgAmFc+VGeb5ctIDE93Ak03IZTqEI4fKyLuVyFACXWEomBg3BqhuMOehk21OZyQuRgU1eRJSpIhw8CljDciHepxsMgOS65fdyvdbu8bU5e1KbSNcNRhWjLK+vbQXVwd/PmSV+60N/gH/3C7+M3b09M80maeOA9GM/9mP4d//u3+Gtb30rnvzkJ+N973sf/v7f//u45ppr8E//6T8FALzuda/D61//erzlLW/B4x//ePzIj/wIXvCCF+AjH/kIrr766vWZIH1SA/Hqnuo7ka4FZlWK60c/WyHByMxWnfSl9VQIPCEwVEBES1PNa+mYuNWNV+Oa1ZaiDqXq87cAGMw6j2P41zmoh0Cdc9764QdeRx/gsAzWlVsiBkIgCK3lchmi0ly0kGhB3pUHAg0DhoGwGNIeE5/AbWriFe08uk0ZQFxSYPReCUq3XaV/RG8qKeurCZZ6eDV4BCTpAnUB2lx9PAnp9RHOSicsMwZ2KoA2n58S4PL2OO0+CoOvnGrReswmdbYWknIwn1rrfBWhywFIcg0z1ay0dDFmmwBEUh/+a3kt3jHWeY+gWC79AcO7e8tmuk3QxgHpf/2v/4W//tf/Ov7aX/trAIDHPOYx+E//6T/hfe97HwDfwW94wxvwmte8Bi9+8YsBAG9961tx9uxZvO1tb8PLX/7ytXlQS4PSwikWN6XoKBmY0EKuqnWTfbooJhIftfI8j8A4pmsA/EkBw1AIQKMUVdYc6tOitOCqgdKcOiRF5Zmtl6Ba++YOGMLL/Cgc0UMs3EeHvb0lxt0Ru5d2sXtxN72Mb4kASD4fa9DL5dLnGUdcunQJoxtx+swZnL7iNGggnNrZweLUIjyH5J8jGhYL/zksMAwDhsUCi2GBxcKD18AgtlhgWFB6eR+RD95bOn/IQz51iNLrJ6Q7KyJCva9UMSHxOIp3PXE6PnyWwdyJfkaaa4NnGI4cBjd6gAthFzIdAo9+LMNpFCAMC8DJUMIMiBgM82AKEOKbYOMccfzks2p55KPL5ZXzvA80Va/at5rIU5TBp8ljev3wPeWyy66RuNbL/2HQMJ1kHn3jN34jfu3Xfg1/+Id/CAD4nd/5Hbz73e/GX/2rfxUAcO+99+L8+fN44QtfGPOcOXMGz33uc/Ge97zHLPPixYt44IEH1N8kKc2ptCzYGab2cKx0pg9A/Kk6k4bCmn3LWlBFOqcEhVALUx6Ky71J8b6r/GV89EzSqTZYWKldi4YmK907DERZah6jWIyLPet/hsCHMRyQys8aeUsoPHfknBhrivspEpyiYB4GLIZFAJ9FBKP4x8qB/I4U3u0VCP/nGUT8VMBbdmjZ+AolQ8WV1x2/al08IxVASYFRNieUFRXTye86n2HoJOYdgyyJ9E6UyZawvlbtmwrlrl+nGYnlAbpes6zMwq3W2ZmOOeoV7rKPa0FQqihhZKupQ7w68jVdBjWYBXDZqxuba9HGLaQf+IEfwP33348nPvGJWCwWWC6X+NEf/VH8rb/1twAA58+fBwCcPXtW5Tt79iw+8YlPmGXeddddeO1rX7sR/uQekBykmsbvXPnUD7s9pIvOrENl0upSOaG99ti0pBiRkM+VdDGffObydgmAo9uoQ1uyLTANnDYZ7Y7Cmb8S2P2VcEr0WXC5uZ3wTqJTPqhgb7H0oeC0RIqHCMEMI4AlQORAA4d6L3DmjH/V+bCzwDg6nDqzg53TOz5Ee2cA7Qw4fcUpnLrqlAeeUwAG4PQVO9i5wltGtOMtoWFnwOLUgGEx+DoG7wIkGf/gjYlskWsTKAod7hSRLE41l8YzCtdRvIIjPqiLEO6NCEb+mijaEG6SX7baY/LwZUHSlRkD4qPVSnqaK169sBWvq3epfUA4OYOnuLCQk/DUFgPYLRrmTDEzlSCvA9GUu3lV8ljorc0hPC0trUHJo02UfXdxreRcKlwR8ywqnfGWS/nFUpRg7kT61nmL+0EbB6Sf/dmfxU//9E/jbW97G5785CfjAx/4AG6//XacO3cOL3vZy2I6a4+iNhle/epX45WvfGX8/cADD+Cmm26az1yQAcRO63CtCE4QsiIBE6cb1SotwCr4XlQdqZHlatUJUj+00skZU4BR3mTiklXzSN5tgJG1CZzqyc1Eq5x8UQmoZE1baNy+7RmMsla6WGBwBOw40KkB5AiLnYX38JBfah6QxvgQrAckYIDDMACLxQKLnR0457Bwp+Gc868lXwCLHW8RDYsFTl15BlddfaX3sy0cQA47Vw7YOTNgWBCGHQ88ww6FfIRhMYRXnFMK9WZDyZ85pLrCASFaU2vAUX4SZMfEV2K4AEzKEuJXaPCjPkt20zFgwZ8BWBsjQnQRDQsOPpJ//t5iQeFZrqSHezDyVuggrV5KhTg3ltq/FMwQShe/xYN8nyYLWQA4XKnJqz4N6ToslCkX4MourLh+fOBJXNeTfimKwFzoD76BAEKfkAQjW+mN6cBdJQQIg1K+zmc2dVO0cUD6l//yX+IHf/AH8Tf/5t8EADzlKU/BJz7xCdx111142ctehhtvvBEAYgQe03333VdYTUxnzpzBmTNn1mcuauVRJ4/uhHjbobZkq4OUW1N6Q1ZoHQxS+YRHWWeONyotZTfEpKqBunm1ApDWHkMsR1lUuSWYBKsGrTq4EutsoU2WRZf0wpJdH4Tg/L7Ojj9cbbFYeEm89DkHfkCVBla/4eCwE15rQYMHJG/lQAjE8FqMADLDYvDWgdg38p+DcOkhuXTCBGPt3RV9rVurdJh8wmX97CJSIH6PQl+9wDCFenPacuNb6N08Rfk3Sisia4Ia3rQGIFxybGolC0fud8SHbKM2r/uRlRSpzJCTlnTJUo0s9/Qct1qtLOt6rdzuvV7S6oMDYD9Q6fua1KTRimBRW1j7DsCXHnoIf3z+PnzpoYu6egC7yyXO//mF0kW7T7RxQPrSl75UvC11sViEiCbg5ptvxo033oi7774bT33qUwEAly5dwjvf+U782I/92KbZKUgLWz++uY9cbt77hJkGxf9mC4nLj9/TxYIPvZ9VuWeUv2ny569p8LHASG+QCpU0qHvxPLVAsp/5ZIS8TC6CBq/aikdvolvUJdEWAMInGF14NujUDmgYcDpEzi13R2AkLPdGIAQ2DDTg1M4ZDIM/NXx04RA2PmIhHB9OC3+gKi0ADA6ORgzDgFOndzwYnfaBDsOCcOqMt4oWpxfYOb1IrzcfgvAcUvvUJwSoUrrA/cvvWJIRh9wn5MIxSr4j43l643LpX7cRzunjlxh660gAkrCQJNiwVWLpDTxuvKajW46TE8IG/KjmyOj8G3cd0vNPxA8lI80nR0B8iwX3w+CvaUDy/SpUSZQWeiILDGp7pS3ArSlmfG0q0IDTbGIND3G+Ch7gT9NIrtIUazjFH8+vT/3pZ/Gmn/uv+OgnPy2YT2nu+9znsVzuf4QdsA+A9KIXvQg/+qM/iq/4iq/Ak5/8ZPz2b/82Xv/61+Mf/IN/AMAP0u23344777wTt9xyC2655RbceeeduOqqq/DSl7500+wAkMqZAAsXnjoXVlPSJOUx8UHfy5+vQCdQuOSGk5bZlLVVNyocitPhXMrb0vYku9w2LiqKvsyKnCJZZ+wvU7Bl5cb+rKu5TvryQhkJnrzlgYFAzj8/5C0j70ID0vlx3kLyezwYRzg+DmiRDj515IKVAz7SG2wuD4MvnxYUXHPCQloI6yjmDZZGtAhQHMCQN1uCPPl3uIsxYfNG9KHsn+ygVwaf5A5NFpJvUrAM5VzTXY00PXTaYs4731e8T5O8DeI/w7LQVmSoK17P+kWgX5xH5SowyfOrzbhecFjFVZcrXqQb0yxb7/dQkScvRtrXuV2Uu9bZGSItcP7+pYcu4qOf+jR+72P3Tjdwn2njgPTjP/7j+KEf+iG84hWvwH333Ydz587h5S9/Of7Vv/pXMc2rXvUqPPjgg3jFK14RH4x9xzvesZlnkDJKA5+sn+TiSLdEjpjGa4UJjLT7oazHcnVFOZCBkZJNhs9aBjDMbWs9QIHr09f1Asi5q9fD3+3oJRZgLGgGZZmyuymOg0OKCkPaHxlF+dyXI0Ys3dIPQ/DCLU4vcBqn/TNIIH980C6/+4gwhjf6jUOIuiMfqswuuWHhQef0FacwLAbsXDGAdhzolMPiDGGx4y0kOuXTDjseoDiAgQYBOuGPAP8yP9nnEZiBNDvSCMSuiS45sU8UwAfxVRfaiiIePjlWgIp2aw9sHFSAOKjBCdlIxVhz8AOLxzTvR4zIQrwhhK7Y38hddqA0b3TmkmVeJ3MskJq1k/No8d17/SCIIB7qnkvTy/xQaOOAdPXVV+MNb3gD3vCGN1TTEBHuuOMO3HHHHZuu3qZsAkpQYZedTCpBJe5xQAON9Mrmi1TmL+6hPg+kiT/ZnglTnMurZff3lYKqvxXWVFl27brXZLVrRmmOEoScg1vGQuKHc6M6WSG5sPx/S/hMtPAbPovT4fkgPhZoOWL34hJ7l/Z8OHh4ad9ILgKSt2gIw+kFdk57C+v0Vaf880WnyAdP7ACL0yGS7jRhOAVvDe14Sym6l/KoOgodnLatMjwQio2Tr7RLVpEEovh9HIvXXkhFieT4Ojb0pHXemFvReuV/XAzSGYYU7TaODkQOi8WCYQjRxSrGKN8PjHiTu6TFzXnyncD7fKvSKlZQrL2jXjPNKmAQrcTsGhIoT5EUG6u3en/pWJ9l9+TH3oyF3K9ywKmdBc5ef50GDP6nMvkkEBSb6uzOEJec443q0rKp+ZxrE1/VbYERpUDN2A4hdaZ8xHldZRqepMm8R6yPhZyYxTz3XeyasFZ03xVtcum6cg9KrTy6d7JRYCtrCPsXIaLNMyAhlV1x4XMHaT/FBeFK4WRrLm8gLHYIi1PerbdzKgRAhAdjd04tsDi1wM6pBbDgAIgU1l0AEfLfqcOSy8SldKJfuJ+i1ZNQW1uX3I/SOqKkLZOol0JvyjFAdH1ZUk5Y6DxIMi8PPkgpbHxPXksuy6oKVrmeM6STxnmt5q1xf6rYbK1ORdvNKXNfyJu7Yc1SGBo57kKtpJQpvo25UIqgtdIjQMcakF7zsr+Nq86cKRb1Ddde488kM6g2YdJhmg7LMWn2VQqLxDkXAzZaG6A9PJR7QElg5Ff3lQz2kqwlIawoYsJASVgyjfHoCSD6ksTRP7JcIBe2flMcYZ/GkYM7PYCWDqfcjq936TBeChv7/GrzpX8uBktehM67uAZvWSx2drBYLIIB431Dp6/YwekrTmGxs4MrHnbah3GfWmDYGbBzaoEr/tJp7OwsMNISIy39vtWpAEYL+Denxsi88LcIrSv0C3tPhds9ujGeORctxtg/matOWkUACEMCAQZoGkEUygseaF/foOqWJN1uXvoBNIQJPzofwh7GN0bAMfjFvC5p8Lm/spO4jXVrPPZgcS//rtP3r9WDplVA0HKD+k8GL7/jFu6KxcxXjg4iHWtAetJjvhJXX3mV/5GkmXD9NCYbr6NiAlCmabB1QCE6K1Fr8k/Vn1sQuZamAEhsTvq8enEVTatsnuYWWKo7r9HgvVUf0sa3M/JKTV4XFfKlIZO5onLuZWewShx8dBuD1HIMFhQACro5xyoEC4nCnxsQnhsKB3EGS2E4NWBx2oeNL04tAiCl74sATiGeKVpGMYhBvs7C8oOSbhPghYRHkQRGqt8ziyj1pb7mEMqQQpo3s2JdUqAnJaec+8kU0WPIICebkTwK/AxSui1N38SDtsSVgShTIvYTLz1hUecb+RIE4/VizvP3ojKTpvaTevLV8vrxaqepWy0yOIGfV9TlcBCHtJCkUqvcpkcHhyIda0BahdTiNDQEuefB+yHy3vy68npLgDCBInCWlViUX+fNXn3lhvR0Ol2/8t2U92I2nc6pdDpvCVeh7z0GpGi5BT+Rv4PF4E9ZGHbG+BZZ/zmAdvxhq3RmwM7uAs7B33d+32Ox0OcD+pMaFlgsFv7B14Gwc2aBU2d8uDedcv7hWABDyDOcCs8jhQdkPXD6Re7IxYdYdSt5MgiBm+M+QQiTZPtwGPkQgiTGkcFHi2ieY8RmDJIlxT7fQqiBhbVghvJxKcm5MXjNpHBLpq8MOCi19/Tbeg6pa2/IlTzOtXgs5a2m0G2ClPez2r5WncJlV5StQalWx2EGYkzR8QakuXMlaJLR/wrWkrVgj89cyIm5Sn2iTD2v61bLjFIBlFqnpimBMuc+BRdAepU6kE9uBiUt2FJZqW+jAHQEYFSaP0flgUbxnIoDLQDHL7w7Rf7Z11MMSGN8HodO+Y33nb0Flkue4mlMhyGNMxEFy8ifP7fY8Q+6nrpigTNXnvJzZgHwM1C897Q4NQBh/2lYUBTKDgjRZUlUJkUk65caKA2hL+JzQw481o5YyCO6CLkm/a9/1iryoKwzmKAkx7w5rbjEhD2A4Z5UYCSAdjKoYbrycDuzKpHP2bT25iyxqaCglclor7pt1pcUuykFQRcrwucta+iIYtKxBqToGlByM0pAcSlp7/EqATKce2rjlYByQpCoRrlNktaZLueWRRIyfL1Xm8l9xlY67aJxGQ/ziQEFsF2NFk0taOZJ8sbA5AX/EMO+kQkxln/DgsKxPB65nHNYEDCMwLgYMfA7gAJasCCXgDSEc+n4xAb+5NeOs9UjnzdKxwPxYnfRnZcaaHVK3gk6T+xbBhPijhJzKwOk9OnClBZzSQGWtlO5n13YJwo5NeuE2PcS8Ar5JrTyWA6JuRrdhK3OiJypdDJgJrm0Q12ijzdtzaxaHmnmYbfTSAujfYkb28UZlqV0v+fLLokYKvM12nEYdKwBCQDEWipIbhbn16cmWw0IcqvJEeDijn5thJ3iRW8qAxKYtHujBCnrnu1ikNeYWxjpVtcEOWihxWedZDhzeqMrj+diMQSWl1jC7zON/FgYHMi5YKGEkyLcEF+vcIoVD34XEtKrPcZxCeeW3jJa7Pi5EOKjifxpC8MA0GkHtxMyhTFanFoES8qDpUfEtMmf+rh3mRt9JPqSQ65j6QRg4cOvF4PDMMKf0ODG4CIMuzljKDv0nzdaXWGkWcTu0ajFB7B3lCK1Mg3Q/x/2+WQEXOH+Dnlrc0OD1/onHORuwl7aCBCtkL6dv2xLDsp8qn1KJ/uvLDuJrKMDS8cbkILmaPpUhcXSKIDtlIaAlnphKlu6QMJFs3wuL3cD5NZN1Hjltay0HstIg22uU/nfUyHp05aNHRzR0gRzzS1W6fiByixDaD/3TTTQZFPA1gF54Tx4PTJq4+L9P2M4joeWLjxH4y2jgSg62IgQz63DgOxkZuefKVqI0wQoKCSGNqusBUtLju0plSbi+RUsA1laBAp4S22EfybIxb6iGE0X10VdJumx1BMQ6ujuaClp68XfMpQ3cU3xUHRC9BVUeaxT4JEx0FA01V5VHjiyj+QVHf5V1lf0j75ppBfXLSuRUC6ySnkqbL5DSTlIOt6ABMTOLNxujcmnrrlcoOT5ktXj2Oez5oS2rRxflwem/CC0djmS6ouNVB0xbNjnMsuwgC/xTObcZ9Jn2yWlQbr61FZT3q1BAJIbsADgBv+SO2/scd7Eg6NkDUUKghkOoHDY6LDwZRLCd/JbRI4IA/nnkIbBn8Qw7FCwpBYBwIYQbZfmzGgAfFJEeC4ZHURA7XRQJ9LEZ3qChRPnBlE6U24YMGCEw+BfAsimO/eNS8AchTfSeMbPMD/4vDkZPZjOp0xKTrw2ASLsgszPTMzbHMPIFyxf+/ZXLYVPt61MJ3nbNG1872ldcoB6fukI0/EGJCcUTfDEF7d5somFWMvL16xKwlRHkIEq7ZwJXVpFpdstWhqpUUrrsaykguOGxaM0fvjnWmp5WCDkYCSFk8J2dsE5FNf5M5YXOjMqd3kjQp0+qiyAwMAuPopWDrfFsWJBDuHR19hMAuJrGYYIptpN6oWufxB2CO80wsJfO3V6x7d5SBgyLtPrFEbRWLmXkim08G9UVbaOarwTHSf7JbeQvHD3fwQXnhEaMDAf4V1IEYQA9bK+upWu56S0EqXrhx+0lJbP9B5lps2H7y6/z19dUpzqPvnUgTnY9LjrNglGPevSqn+/ASLuv4Z+37eAjQ3R8QakJHM0TsiFrSVjszhlKRWGkJ7s+QK0NllTtaWwn3a/iSfgswCCdSeTto5SfYWwzHiW+RM/lKzMjraHi0Gy1605BuKCy+CSGrI+IGtxR4NWvGKbRpCIuIvuUj5dWgQs8OnUNKQ17Yu1+bY8XwVDqYXRSpJ7RdwthPTSubxdjsr3cHGhsVwJtoEnH7EYHm3O518AGEII1uBr6nRuBtVQYLDgSLRNgQIM93E27E7eYiUozg2xwAEo95zoi7zeWL9aWzrNQbjtlGcl4ykPCqq7NUVRUUvJOqGSLwJeAPWYTSibmKj3oOl4A1KFWNNUgje3ksJiGqL7KDPlQ5pc9lhm/yQvGVna6CogY+3ltKwj51zlGHm2FlhQlwtIlhE/XZrl3krInJ9isUWrqNJ3FHlILqpxHEGuFL18wnas1wWrKABjXHjBSvDBcN7t5vi9DEIA84O2sr3+NROLCEje/TfG8h2/cAgJgKKrC7rP5adoMMCWDvOt7lME3dE5UDwNhBOMSCHh4o+QGh0MRn/Jw7BzwBAsyNwaiiAmQYv0HPAvoA2vmghRivFEB0FuTC2Kc1zWwYI5pCWi6LIbncMQHi/gSEhZfrQ4sz7OSc/d6ajQKepxkavfxpK2rCIePbNOlUqDSs5b8lyUwMu6o0yf6jg6iHTsASl2pWvEilSFYPgkvbfRVW9mQcnQ1Ha+hmVEenJIrahm3k/tkeWAlApOnJcfXtBZeVUfyZXEYEj1xcXyM5alVgjAJoE/7UfbI0qrH4TmPopQZ4MnH3wWLB3y7qb42PHAgOTPr3MhD7cz1jMkPpxouNNdF/PlfdYVGs/MO2lhJeuGMmuRLXR2VbqoEGTzJOZ14VUdbNUk0GHrCXF7SgZukBonSj2t21q0jNsiwsozDd1X4OLaje5OR2q+++++0VGxoVRNtU+bRKH/esCsXmZtTUYvSsvqcdrtnCeeaoYdTHK86dgDEiDi801XFDBnmKSzoI1NyY+eLzhZGOUb1+TfzxO1z+hnMfKyoIBtqfQIP5mu2SaJVXEfI0/sYrsZgrl9aS8KAtySKpv2MsbIS/zkaAWWR0B8aZvpBiQkV02+r+60+GSPBAVA8q/fXsRxAMLrJOJruwMgDf7BV0cEfpIp/Sd4nnIDN+4PQ4jycyEsXSFOajxb8oDfHuJ5PjoO5HBRaeF9LfC8GkL0IB84GFh24SWF/p1Q5G8p941QCJy4RmmfNo557keL3eKilaM8cHwN8rJL8y54M6JbnPnPxjL2T0VytwJ8ampTS/GbAjrzfgRenUZ9EvMkuKM6jyq/vFYDQKK8iiNLxxqQCFqwxcM8a+lZuwIgdV3WvJLmDkSMsTQw/Y/K64b2xGUffTUN6e++Gj2Ja9Zcj3XXnuZARISsvDwijygcYsqdxBaq6heRI3OhcjLidhGEV1W0L+smX4cyTVV7lHEQ938SMA3hRX7KXboIL+9DEurKpcT8x/oF8yOaoNTa9yPyrkIa/duailKci/NwGAbvLwv95A9hXaZMEZDkGkiPE/j6+e2+4c2yA/wJ5qTnZIzGY3dodiBsaor1yK24JwCGLQYlGHn68CV+k69z8SsHr3gBzVGRlMZiBsU9T4vbbK7PBSXl/ozlOSVfJAhZLjMd+u55zXtWywOkNcQTQyi42vqWysbRpWMNSBGR+PnFmsuNNawic63QoNUoy0dG/ZBcRWIelJqQWQM1AEnkrep3BkDx79xSsvzV2hyyybK48npc7xzvcYMKOaE2XY1kIFIR0xx1VoxwOPg0gR7FTy6MlFqT6i+akPFY8C3BNyurS1EQbAmdQDCgFQIokawVAP1DtF8oUByoIS5rXoOGLlhS7SwaW3SZWEfwojl1lTyNggFP9jspZYUDPGQfK2CrUNtViljnXHe9XZ4G9Px7FYxMqwoFqETOSJdR5BZKXApqsBIWxtuRoGMNSHln8kDxS8yAMhpLZaqaP/JHGM1MWPItlyWz/OuWmW654OZQa1LnIGKCi/xWqXoqKklaDC4TQC1NMvYf5xNyqOjnLC8ADzJWPTlQi3cVsWBLB6AS/Hl59fbV+I/t5xW9YOGTmpGnt/b1OHDDrjsFBcTPOJbyL9VIBAzxxAR/ZyCKrkkGpWQ1pUCMiNG55h78QAPrMMKKTQ2lci0RkJ6nS3nZchqG8AZhcQitHNMhMDiEMWI3bd/+0Dyqub57lMbWmgYIi0Gnn0uMJayIyajHlCLLU5nLVdfmbFtz/+hYA5KkHoFiagQVQQsA0bIK6lhhiUiNOWgiWj7WQUl+r0XeWGESrc3WXOhZUXdadtTBSPFiuAYtzc3wsJnEVopD7DbFn8VTcj9U+tTQPB2lY31YYBDXy3XxWLqyb2uAaFmfuZJS6DUhjbLjCjcmCRgKSUKBUoEwx5VLIHmemYiUQ+ofD0KyrxDTpX4QPKnxzkAQaT5onghUTAat4CiZWqTVkX5FIueStbySQNX8zVEIp8CIiF/LEbhugFFuTQXW/JhTGnt2O8t683JU3szt7cepbIPQMI4EHWtAYmWxC4zCvyop/5iwBJhaAOITyA87mNLMW52vqwVkrut+6KG55XelF0p/FQQzrSIKg6g9ZkIs7DflJ7jXFrVl0eRUs94KC5TB1gWgCYJiiAKHRNg6EhgHGRG1ddk9LoMsZY7B94EoUrp41PyVGQmIr3tQIOEZksEpA9I7FmP54bkhfxJ8Ot9QT14BKCT7v1x7KtKUeZVDmrd7ZdKgvFIJHRlb+4ibqc+pr/mzWV7R8TdL2UOrN34f6FgDEmsC6pLToBOFRFykPEgxQZm2oKQ9AjYwqWg2rXptTAPpmdAHAUaSplwbFi9Vv3kjT62uKGiH9FyM1OZHjBV3yoSmmX3Px7bmgiuaRAmMwuv9wJtvNVeqAiMnr/unnyAEnHNADK8aAIxBkxZpCg2e06rOEOUgffCJCZLBwXA1sIE4hlMi8iAJyWfMWps2QsmU1lr0QLjA50blKI/vfGWrRnkp1X1d00PSMLWbdYoJE40gbYGnudxb6sHRsQak/HSA1kQqJofPAMAeECVw+F9p5sIGplJwlaAZ13q26aAUzwnwqW3ETmnu6hov9gnMnAK53JVZWAvSLUWZC0hpD6haSCpvfk4bDFsyLjZtTVllqvribxGHLVwwSjMxNU7xvdJl8XLVJTiKdIXKlTb4nfhk/vQURTIpMgsFbNXI+m1+Y3qeLtFKoegKisYrP5AbQTA9R9bsFMFubJbLuoiKL4FvWyGYS8kAt8uPLFoAYtZtu9xrLt/kRkOwrl3sSxc6w/KZyPJioEiFF87vy7PcqodLxxuQxjEIivqETMKwlPq9Y1EoKhm13EBKfgWKmjIMQTqDrD2jGn+ToISSz6kyevmz9jxMUHKIEZNWXenlfqN4I2qg0YHdc72WZNqXilcrA+3EvxzSWQfM2u9wUZ+pWginep9FXnlChgddY6g3pdk0DAwQQHQdYkz4lLVzGCqAFIIkODjIGzqE5HaTSo3DMGYC0fmAiHiCRrH+hMLAisbon7ci4v2yFBXoz9HrBLfZlA6W5f7PXZ2S8jlc3Bf9Oenuz8mwcOCc8WhLefp6s9jC8lx1D25/6FgDUiSttPpLVG7qW9qDHMtuoavcH9btXOuuFyUBVV3v1sJKvnNrRPJk3o+qIbTAyNoxxwduuaPydhU8uzBGHS471QZ/RavT/NXSEUzFIdeKDXHHWqtVrph3qk2iTlVvMAEsjdwqVw1OQJRkf/hr0eOmjT3oQdXKmao64rFhNkXsyTbXuaO43kGPYTw+KFg+WoEMxQsgTftVPqX0DhqeQuXpWJcoIrWwOCpjUwMWZWlnoNLtNjbcbrHsUr+ZAXK6A72CUJZ5mHQyAKlBaaBYH9NgopVV+4DOMuWqPPRdn0u9gRjy2ib3mSwLsea+syhfaLU81UAEfzdei68xIERXk+KRKAFObiQBsADdIrlZnBfCPMmy0lljKxLznpvsgzx1XTeIhLCXChJxeRDpKu5Hf9mljNmakqBFIYCDxkyBAAA3BqCx9kwoRf/1LgtvrnUmnkNaM2u5BOUcL9z8oq9qa8SuvW616HWcMKYblIzy8q2Pw6QTCUhxucSJlASEWJ1qsUoqFpL6MpOXirush1adZDU+uMwaX6uW2wLcqfrU/hLIzCv5R3QTZUPC2l5WvwlGQ8lv0sLtsaqOoQv/RJnM10v/fM16mh5nijIyGCkCH0gcMyO1copC0SyZJB6lZ5M8P1YabmzNt5cq8wJ1LEDJlz3GtN66TXzO8j0hdf0aumJGVPkerjTmcK28fH2st54d9HuuSlCa1xe+vA3qpmvT8QekvDN5gOSluECFcGlMDO3vRZgEK0ykMFumLKSegIG593tBgstI7juoPnVGWTUXXmvzN36PCkGZh8T+QCGkKRuDifHwlhMhB4ESFOwzAWtllu10NqAQomSXgn81JSAIIl1YPN1c80TiX7aQ5MGs4Wy7XHOHHpvoWhMKnOPqc+ASJHHa8YWw3igbQ48lttPawpmqe6vRpXPdzFPpe/cn/adtGU2V09zTMbIVRTmoV5poZW66vMOkYw1IU6Y0p6Hgn2F/fbrmL04KdSKgOHpoGixS3nlCqAeopqjXujLBRsp9dTPl6XET6kKE4BOX1V6TgzoGihM5tmSzhWVZZ5P7XW5EeO+419Yd/OkNQ3K75JvZefnOidciiOs5UOm/xLN15mLqz/aYqzpCnfHUA8gu4v72Fg1FcyIISn8znuKg2je4aAxxgS7UV7av4BDRLEuo6D8cYcAQwY2xhOdBVIyKPqm0fx+o3POsp52yfFreg9VoWomeLEHxpJWXo0DHGpDyrkyC0nD1iORKkEzWIBYYWgKowl3QDntNfWsfZlXq2UjN93nqghyZ1t8HdlVNN7di2W8u5a2/oTR1S9uj4LJihSPlz3VvdmuFPo1giDgRasEY1jUrsioVlP0uCouNU0qROdwCTHwu314Y46b6VGjqLuZLVk6c0kFpUixbwxuRTNpbOV/ifhiXVGY6KUO7MVKFKRiiY46JPbE51HKdWuks17E21mtnLzasoIl1pKzTvDg1942yJdLrEhXPceyPECIdb0BiLawhs5XW5fQCmrKQysrErw1YMdWa9rFsq66u4APu58bklX0tDJwCFhTAcN6W66UBRlUenH9eqQoY2bWEUUlQTG1iN4s00va5ZnsspMpAiD4l6VtD2WVFX8piGxaorKfsgnpfUyiXgjVngbmyzsN0yPcXo+CfmIsHRZZLTo6lbGK3FQOKpy2069af3RlETVzfUehL4LgDUiflcoAjs1wApHXoIMFjv2g2KDXIy4lgmwitPdcgo6Kdu9ysTUG0LCOZOVkNHhhdMCQE7OVzQfwzFWiQA0sUjLE9riodcsAr70vJFYRSbSxEewpBjRJInLKw7DPRnDAeSb6fCimtBAw28HJQ4r27aAILs4uI65duSzkmLgIRKLNtfeGKj8NacYVb1HLtyi8RwDu9C1FHENF2FYWCMou1l2cuc/NuxfXo2AOSHLS0gHPJGSZ69CSQOYSWyR43jTvMb/5ebMb3CHu0J2pNOG6C5pQlU1KlVyzltbmJ23Cb5K7SWUtHgICsXuJGnCm5/IQeS7OPghSnLE9OPPZK8FrsOod8rzL+zDuVESHuC1EhxHMXtjWHau4r0wAL60a56Yx5nR8PO0Xm1AguxGQh+X8LC2lNWSrH13JdTwfwaAUp9oULZ3uI4AKZpl6epZTBXFSmYtEJ0+xB8MB+dJTpYw9IgDV5AKLkGvA3AZ7QcWOaWjCTC0pxaOREehOUoL0iU21pfe+yZiq85eX1uJNaNMdC1P0pvDMtHqLmvkoIfBLGlvRi7dA5//ZVjsrz46SXaVFzVG56+8BBhTxnpcq56l02iOHdFh8y9DvNLypft9JJqn4DpAbxAsOuMhoqnL33lgtWXb+fLwfjjTAtHufEc2QWEiZria0/a+/Jqmc/LZS2vBrhRvKv6jkimHT8AYk1aFcu29Y+wCyKLo++hzyrk4ByPvlyv2XUqjfPYwnKVcCszhuUBegvxn9yBovv+pIrQECmj22R9Zcc6Wzhn5qvvXAh2pwXxnb8UhFc0yT9OGwZ1arTKowqvdbXPRx0zAN29RXQ4jIrKecrcqrN0lZdPfO8rZRkXK4o4y3LJV9b5nyaqG+WQlXTWi0r2bJksz0otZ9YyMnqqjsUOuaAlDraG0BULJZklhD0foJRWs19MUHm5mw9cdLZVwCbubzl+aJ1WDk1oKbJWZv9REN0FTUNf2WlZvs4ycNR5pfrCB0yxnJhOHkttzjz1S36loQ1EssymBT+v7gv4phfKZBhvLU4FM6npQqw4z0Tq1NJfMmnwlgyKFjV32suSfUdADvqeH/OGuloo7FV55JFqOZUZe6qOmUDa8TrehTJSN+ul+HEv9Okl0R9JsZ1PdjRpSqtsZ66SCjHPaCr+17eyC8cDVA61oCkZYoQH/k6lj5npydBbeKkhdrmIXc/5D5pmU6Vb6SZqmfOPWu/QPLaU7fc8LT863pDNElHxY8EI3U9ux1kXvFqcugsDXVC8abQJE6UXKVNidI+j4t1F8EQLoFOLmR13wL8DqQibcwjkNaltsZowwoYKfaFkeacARNOGFEupcs/a5vyCnrIA5MTef3lXPR7Qenf2hz6aiifdcoFsZ7DSdimOZYrE4G/hJUqa9sZz4DRaxuwVSRnYMNcEVsBvet21j6QBCX+lk3tycg5xf7RACPgmAOSp0yPTStU/xZJZK4uOIgLWkoAO2mv5qOmdgMcegMhLCuqVuaUFSTTtPiSgCSFjBXUIetI8jGcKcd5fUHNemv8EdcVGUSJQRn/vb8lmFtWhfz0VlTNotQCzDnSc1JY+FTMY5VVlZcL+Fy4S1EXNCG7U3QPCF3PqDy1olS2A28OmdLiXLyWeA51yflHvs68v4CsL6NJYrW1p4XMVqYsNtrL6c31bVQ+NY/NstjKnAj99nn5+3weJPAdFUg6AYDkabZAJ1Lyqi74DRQL+aULcB032qb2dKyyJUnhIF12ufDkdJQJhR53p90WoaKL9MV6rgh6q678DbBSK5VqPRWvE0gJal2eA0xuBavfDLAuvRognCGq+BsyazPyl70pTwZa8G9fX964NBbcF+M4Gn222rxKD9GGdRIAXgpxaU0OxjoYxAsTebPfmmuy7eGLPz0Des4V8yK8WmMeDMXSCn5tKuduLZ+tePSDUut+Xp4E9E4ni9DCpeXf+xzmwdCxBiSlFTA4iBGKAy36e+UNPCHt4gKgtlBrCvC51U9YKvm1PO8UmMjFNAeIrHpzv7WL0kw/pJyGqyxfWU0Gv7VP7U4qSo3TY9JlpVxwrjXQ0Y0lXXYJr3Q7Eo8pms+i0vU7HZlW402mI4d0FFOCF1miLl/W4TzXPSdRqzrFZ2kxso3lCqs25as3MT+Jw4l5ZSQWKedQeVBuTk64POSc6l07RXlx66FuhXGVEpSq40PhHxK/YxjnFpAOhCxtXQla/rIPA7JJMDosWnUx6UKglPqerjbHiK93uvJS5nz8UzrW2C0t0drzm6rXnykH0DBtfalu6VQWauXVANXkmxiU0C2VcwE7ZKctDDRgiJaccGsalq7MC2ZBAGf+Re4fFc2ULo6pNvQlK9rbS5QLfPSvnx6Xmr5uL4Pkvk5RdtIaz4EeBBANoGE4MjJp9gta3vWud+FFL3oRzp07ByLCL/7iL6r7zjnccccdOHfuHK688krcdttt+NCHPqTSXLx4Ed///d+PRz7ykXjYwx6Gb//2b8enPvWptRpSkDlim62iXvXBg9FGwAO2hbSZgoNQ6Cw2dxsq908lvcrHr5hwDoD8K91A4ziaf8vlEsvlsr+J5N/pMwzehcV/Fr8pyL3uNpl09Qi30yy3C8umDoFe44vHYxiG0OYhuVFTwmpeeTgtb6WNcBi5X5yu2+siek5It6LmWXzHak7Lef0ZOnKDYGQnTp9xLVkgDQ9KygWa1yf6c+hQ9A6KZgPSX/zFX+Brv/Zr8cY3vtG8/7rXvQ6vf/3r8cY3vhHvfe97ceONN+IFL3gBvvCFL8Q0t99+O97+9rfjZ37mZ/Dud78bX/ziF/Ft3/ZtsxY/AHzw4x/H73z0Y/jd8Pc7H/0Yfvfj9+JPP3ehsuFo740wWXsGxSIgMhdxzdVV5i3/lMjMeNCLMl94rvjeu5Bqbe1JW/yBF4ho1z6RctC4tkCObimX/aUCijVtrm+X6apWWXm+TDjVBY8GR12N5jV9hj83U3Da1TbT1OZzF1XGpwtAKZ+PWuHggdOuMdmXoqsY/ifqzdeD5rnmBiSOwaj2jyUHWunmknYK8Br0v8KVyF+sJ7ghqVgBh0vk1tjRIiK8/e1vx3d8x3cA8AN47tw53H777fiBH/gBAN4aOnv2LH7sx34ML3/5y3H//ffjy77sy/BTP/VT+Bt/428AAD7zmc/gpptuwq/8yq/gr/yVvzJZ7wMPPIBrrrkGT3rMV2AxLNS9ncUC333bc/Di53wTdhaL4P+PHIshEgvDuRiiKsl6VidtZnMZ2fWsf2ZTpRy5p6B4t3hr8NECn9zKqJVd5LXa2QJLobb2zj5L28t5VoEOBIAcHPGzQS7mJ2ZhHFVknyzfBSspr6OLGC8qbVNulPyoIKPfLNdXfHYpvy7yOgG4Lbdexl385gMx6joruzyHIODY2oSrD24xZ4NVJO+ZljEHMPD4cMRgAVy6dJWWW2ish/x7DsTpO38J/0TZb6dnLkh8Ivue53PiP50gMZHmpAZDAD4gJJ+zYT1ol7Yv/3f+6ON4zZt+Er/30XuxKt1///14+MMfvnJ+po3uId177704f/48XvjCF8ZrZ86cwXOf+1y85z3vwctf/nLcc8892N3dVWnOnTuHW2+9Fe95z3tMQLp48SIuXrwYfz/wwAMAgD/4//1xkfbUzg6e+7Vfo4eSIBa+sTCzTztVuE4hOoyMDE77ny1ftLkYrIXb4KG2iOZQzU8+BUZF3lWtoaz/esA0JPQf4LGo9LeL/8RP51Bs+ebCRFRs1M1pG30ulJ88XSHkwosfi7Y7KHecLldMl2wesDuTr66i+2qjZDq3ByLNYAT5KUCKU0iPo5yD6ntWb8l7vrYkDLTnVww+EeBvzSs1d8RUo6y8vL2WjInjJEE2a2G5j5TNoRLVirbVJ8HEXD4Emu2ya9H58+cBAGfPnlXXz549G++dP38ep0+fxnXXXVdNk9Ndd92Fa665Jv7ddNNNbUYaZnHy3NuTQ6WtCntRAjn9u5lvsrRun/fsfYOMWhYSf69pnnPBqLAwZkhJbqcVgGABpfwbRwc3Oh+GPZZpJH/WX/4SPtEi9af+owGE8EfpbxDXB1pgQNoT0/tMLOXI86wmBltU1ARz8hf7O3kuOV++EP/m2NT+LLJc2zQMeVdnmYxrZcld0zQHwKrVVen3Sbd2y1Vo/DHvxZ/BFu/B5QeBaGWmJptWVCj3iTYKSEyWljDl7milefWrX437778//n3yk59s14+2QLUgqRcIiooiKGUAVxGaq9KcCd6iWr/MdkvNtIzmlF9b0BGUfKIiD3/6dGMEpXF0UWF3ToN5TRBJUBKtSIAgQMh/Z8AJzxaRvJbuDQxOEaRE3WD9hmoSKjS2bDdkn7hyb2wupcDw0nrznRh7BOwZyA8Vrc3Z3EpSfTDoPwQroGhLb+OiDtRh7c2Z07Gr20qRdS8vpqYkM+d5Y033qwAluT58fdrKPsqgtFFAuvHGGwGgsHTuu+++aDXdeOONuHTpEi5cuFBNk9OZM2fw8Ic/XP1NUu4PNrwvrYFIXhFnAo0qG3HdVFjZvLZa2xCdApze9FN115TWzhKquVt9pVwyRh6lsZo1UnkzyXA4BwVeOoqLdJ5gdfF698ImfDcY4GtJWPEUFeBj9kf5J28WOSr9ZwlHJguMozfH5XmFsG1YaT1WQpxFUgmANSep8Hoki7QyhymVm7fTarelmPStj/krQPW9VQzzruoOMzhT7PK9JukiTOuCdQhjbrQE1yHQRgHp5ptvxo033oi77747Xrt06RLe+c534tnPfjYA4OlPfzpOnTql0vzJn/wJPvjBD8Y065IEE8v/nJN0z0hNZXQOI1BdUDL/QVHLtdS6VsvbslykFWGVay16lT/7W7fdZh0ZGFljxBr4QIQhPN5Pwf3lHDAugXE5YrnHf0t/JD8I5AYMWGBBg0+/BNwSyfJaupAfGJcOy6W/xunSn8Ny9Pe5jnE5epeiA/JjhKx2qnko2jkgLeTWPO11m7Vorm7FltMogoZqczKFg5dz1+LT5LVTU5oPPGYpM9PXSmmX07tWa+7tlpu7p/6DpNlBDV/84hfx0Y9+NP6+99578YEPfADXX389vuIrvgK333477rzzTtxyyy245ZZbcOedd+Kqq67CS1/6UgDANddcg3/4D/8h/vk//+d4xCMegeuvvx7/4l/8CzzlKU/Bt3zLt2yoWbkuYJj9DuDzUHJtUWoZ5Eq9YhWLYmWqLEjLxRm1pswdNYcHLrfbqqsJv77cRd0WTbVD8hzv+6GNY67KcMIC8AVEDVL53V3Km1jLQpg1J4gFt8Cldj23gOQN+SlI9QdbaWm7PKUz6pZZLYEsi0ptdrGVqdq6sEOWrjYPC+ussGQyntm4EoNcjIUyP0qLUNYreeub+5kFN2PGk+74NE8r6zldyHo+tF8GwBRjqNqVqsjH8KjQbEB63/veh+c973nx9ytf+UoAwMte9jK85S1vwate9So8+OCDeMUrXoELFy7gWc96Ft7xjnfg6quvjnn+9b/+19jZ2cFLXvISPPjgg3j+85+Pt7zlLVgsFkV9K5G3V9tpCODH1aUwKwZ1jkoo5qWlzcwGJqrrLq2yVgFACWI9e34h09qWzxQ1+8/Fzo6rTVvFg1+AcayTa60QOsFllnqcBA64dD8Ix3QtuUX4Szo+ludAbEHG/ozQfRgiz2WCJZ/3rSEMeYfQQXE/TEgs7rsCcMS4Rw08f2zCaAdr70rjd3qtsOVNCpQ2MctyAGmkjO6w6aKkS622ZHKFt4fsdARkJzA4cgqUu9e+GMNxrtm7j7TWc0iHRfwckkWndnbwiu/4drz8r78Ip3c83mYu8PJ7y6w1/L11k5nL7AOjphkdher+UrPuinWm8s8oF7G9iBZIvgFeq2tyoTF4Gy4gWb5zY9gnyvhjbVt8Z5zTFqcuL5hWBv+5hm/x33avxc/MQnJOla7ymMJPWIp5dek5Hx9wUaPoBhpduV7ks0dgXCzTSYqgtBh83cOAxWLhgxkyV7DcmM8tJNkFemkni07UGstIFldpFSl+qT7H0zqpJOghEoPTWHeyrZS3O3++yOKTLcqsLpB/DumH3vST+L2P3btyM47kc0hHiZQ+FNVLUhpfkYfK51pYKrXAyK5VU7fV0SitVUY92KJccOuQ6p9Gul63n9nnVl1T/eccHCOIyK8BD3Au9Yu1uUxKEBZVIFlEElydkUdbnLoWkaZlETkBksEWcnB6PuclGv2k7exafTZotvacLFJWVKZsmHMyAPo4jl55GAEfpJjNh9wqIQk6LX5kPn09WroZqTmQ5eslPY/qdXT3rEN8OFjlp7JfZ/O6Uq79oRMLSEwtAZOna/pgZ4DBfpBc3Dkf+bH+TC2rbK19rU6qgRLpf0zifPlmOH/2WJzj6EDqVc4A0YDFYhCWj7A6BE9aEMtruWuKi3Dm/FLAFdO4WKpU9EVV2VdxWriw4mruvjnKj3Sf5YJNbo7z9xy4nQtvHza8DPzHR4LFwCHVtw7ksuACN4AMAAPBn1Q++BB6OH/6XS+tpBQ2LKRmXWgL+qn7LSrWePjZPFkme7dSnOrRTboiMxumkwlI0Q+d9XLULJnc5GxjMJpSk3owacoyK9ISmfOkBYD5oqu5ItYB0VUWtsoPsSBcaL8Q0lHJzrepG2Dq5bzI4QA+Oqj08yd/v6GAG4ym39qqoghImWEkvuoLAo8SD6IKKrgJbRZPPRblojKeruwruQmuQMBwMxflT60VAdz+M+XjgJFibjrAjR7U/P7SgIFGwGXvu8pcoLKNTv6AzWZT2aw3yG5f0feGeHA6Vdu6BzjOhvnK+YjjU+uHSvHKEite+HeU4us8nUxAClQHAC0YWmnt8rJhdIZkqeStTUzTmhAz3VpMef78ey/otIRQax/Jy/a6a8667vJfpG+kheMSIEQvkP+y3MsP4RVCNSrThPhTCkjo5zbyPUWSKMF/okzC4EsYXZZONMTpOqskNNOYjPLxk3aSYNUqX/FBqm9jXiHc+BuJ/DmY8LNW/kWCTmoLEVDG4HrzllQebsxlk392C2MsPzFHGOGt2YFGjDRgyDbvU7ADCelNhZLJ69p8NqcDlNTvUn6r/ivnd6HxdpATPBvFhdocfxPzI84fqVxJjBKDLq3/dJ/zHx1YOtGAZFKy/sX7qfotF08O5TkdfdW3gKlwZ0y4Cq38tfpadeb3avs4Kt0KAJjLTsWNOILJW4dZQqltjwIQAg3DwruEeC+EqFQIg0B1YwVo2eIJSUkqGhGE/Rgt3dJLgJGysSdgTKDEfDJ4q7oGght039GA+LbUmDcXGgF41DjBXyPuMKWeF60M5bJlREkgZqDEgMslAwA4KIRBy/koO3btcXvSXA52mXMelFzG3BDKJIeRgIEcRhqztwIT+PkkTRQ1f+bX2lsq52YJWPK3siyMNeuQy4cE8nrNFayYJOuJxTluG0cdQrurA8go7sXaYR59stydJ3jsY/FA6PIDpBmkJqrQshLlwqiR37jXCzRTadfdD5oDSnJPLWQq0k9XaF0qX9sd2XHiSNRaU4VryMsoB+eMF4+xvHbW8ToCJnNFxWX9zMaCs5UT5eJyQrbESwxazD7PryBAZF6hJVcpvnFP8kLi3/BNNtGx/OJni7RCFIMOQmKKefRa0HtC9lyQbi0pyL3y0H6wW/Va4J9i92XrstFRuqxOa8a0glhXnM5frF05haayq+eO0vf0jTIjMVlb3EFEhNE53Pe5C7jvwuejNRuzE/BHn/w0HnwoHV59mLQFpArZi2qG0F2DDiLgoFWnBUyWwGnxuUpf5YJKuqxYOFXdg3AY3RIAwb9xguLGuLSavPUyCldFLvCCFaVkMVs5wWXnHNwyBJI4KvqDLYGIRBBgKWhkS0r1wQA3MmK05kEJp9wGyYtO50K9XBdbNF4DJ9Jn0WF0pdQU8yEG02SApNtDZmBK3IBfhDeWEvmwbyIMOwOGhQYkP775UUkuKhd5nYldZwCbnU43c3r+1jwD+XU1p2Ud0QoSI1SUxYqZVxvGAD/++bGa1efU3N3dW+JXf+se/Nxv/E/s7e2Jwv3Hgw9dxKc/+2eT7T0IOqGA1Ke51HzNWcKqKtOpY/m0c91uEwvEWgwW/5uwrGoWmjP47CXpNuI6+HcJeBkQZd6rOA7BqnJRTRxiArbqXCxCC+lUILuaEl/R2glCQLmj2MqQYOlcsoAg+cmq4pvCQtXTjaIl58O9c0sszcDUB6l/4sOusuM4kcDC1BPGXFJsp2u8PyQtQQnczK/lMpafRBQBKb6FljLriGKlIbSfC9SALsGnrTTJh1jnzl9pteh2pd9pWDMjO+koiZVYhlpneVRcpn/E6Zi3wTlVvh+nEX/6uQv44Mc+jt1i//Vo0ckEJAe0NBzlYsgWUy8VWylK+BwPaoFZS+ONaTbIS26hJRCIV5WASjEE+iibws0abvAJAdLqssJkfT5Rp7iUzp1zGJfiwVggutU4sQSnyDTkJZeMFymIxizoQripIEHJUJQkKKkADwbXgEIx0k6m01UGXjKBylXy2DgkUMysOQZRABpYgqUaXXKLAbQYMBBhwVbRgoCFlr5cHTMUDYS4f1QqbC3LSVIOmubcJ+4/KoBQ/2CwnS8LpDUIsTemAHwo55Hn13EhYsmUr4s/6nQiAcmvmQQ6uWnu5ILCKmDkJUnukmb5d5xACZgGo1yjFQlXAqXa0igioKIAYFkWFiwBNIh+jqCArPP9U5bOOXFiQ2rfKIIb8rr5LajeSvGS2TkGpRRNBsdyI4gRIYmKfgSp+kHwD4Fm/eLGimuKE3EVudXIACPqy+8pIMrTxU4EGyRwefBEcDNKGWjvX4VfSosPYzlQdMkNAZDidwpgFHQFF61N4yQMcgEbpmdhj0CWc8GyyOMsc63ydD+Uc7pIUlpYoW1OyBjleuayoqUuXKI+sQemLSAdEXJpAlsaz+z9jSBktBZvTEpW6jvHvsXHVBHr7GfNybvJiVxz+1GWplAkOKghaH/stSElKGIBdY3AiT9hYQGkhZoDHLmoCbtgtXAINEf5KcWGpW+Q1ImFzELiuclXXLrHAi8q4LJjgrZDopyIa4wHmbwWBmKcmxZLkZkALAno01yR7klZd7wW2Uw3nGKK1JrJgximXMvJCmAhzb3VA0byF7dHX6+6+HjCqbblZecmplCe1CDZlOZyBkyZhWQKhWQOFesor+M40MkEJGgLqXadmpvGNlWtBSAIgaM19NIvzRvR+b2alXBQWlUuH9VijtYoYRhHOPJPAhH0WDoh6KXLjcuj8LpwvkkxYUI1B4jyRlC4uByXqkwPSGOwFuRGtRMfulU+YEALKQcfgMHTkE+WH0P72BIHxniI5jiMiCHYecdFohi30ZzijtJbWYW14y1CAUJIAMwvPvTtQGwPa+lpfgUAoXKt8O9h8AENVdcpBBhFmeyi22reUnPZZyitIicSCJBa12p+EIei+7JqeWcRZ6nImdxyo/DmYcvi4r47ajKpRScSkKReVh2MFcao1+zPJ29v3qwg/4FGG1Yky2LsDX7QC2L6Se85vBfWEvun2PAgSpGwRsUOXqhLIJKlRRkZLYKkZ0tgYiEc8SXsHSWjyrCQjHaTAMBci/blBbeM4J/zJo06gZwjf8wOWx6cLO9iim1zyU0n+0GmkxUj/VZBC9xm45q8p76H58rYzaRbqi0k/u2rdkFZyJWj0pJW1pxkv7B27EGanJuZkPdgW1pCMnouGSw83tlEbdVJ+lPN3+gOSHMj4iD50O7lchkiESkCG9GA3b29eHzTUacTCUgVeWVrQlHgTQvOfKIXPm3+VnETrmpxVDdaV0g3hwfp8jxcH3TypXuBpaVTwZ+hLRZRY9FQtIQGhFCOphN72zwXUTZl5UJbDsy7cmtFtxGByP+SRkIMBvANEOUHy4cEH/lwk5RZSSjWhk8GeXB5aX9MBHHEc+30+Xa+jCXGYCG5cYwuKBKHpBIRMJRuOjYCnejHOMZ50yqWfC/V1kY1+MGYGk0KOk/ir9QWLNkRDWHIPc2CS5tHeBn22QsX8GvvfT/+9HMXZCIQgOU44r2//2Es81eEHEE6kYAEQI3o2sLcABfOI64iqiXVYuYJ9lwjXKUdLTdcLwjLRbTfwOTlrM2XCmrIpEUET4DNSrOt6vSFoubMSlLH4ECBlDwpQs2CmE6Uy9pyMYbp3iiNIgqAsFiIgkhjnwI9yUiyHBiUiFIYu943CdlIP7cSgUa8amJcLn23hLe/SpAa3RLOLXU/D4QB2gpK9XG4N6vxCDyLBo5ByycSlnjDfWWQnLe9YDTHq2Hu7QR+Q2FmGXodZcCEfK/aVK3TvWA6fvbz9+PnfuNd+GDlFRLL0b925ajTiQWkuWKztt8kfnQWZE9AYBosNkEty0xaO1Pgsgr4mAAg3FYW2Ci5nV+XhpAQZmABKrwifMoARyhpEwpR4/eCPQeyQRSWrudabAKm+lyw9BHZ52Xf6NwxCk5aOmw1CM29OjWdi4I88R92nfL5F+v0+ZzgLbZfPPwKx3tnI0YGKecwZqduW/Mmyk5KQBNDzktDwnRmUvxet55S71Mzbb8ylsry+QzrhaeVWVtJ0d0IAC5ZibodokwFeOJPVO6cw97e8sg/ZzRFJxaQWJtqTTy5T1Dcm5iwtfvm8Sv7TL288kYygCK4wUo/F5TaC5IRxepzBiy10uoktGoMqbx8R8sL1GDRLNkKIDagCs61Np8ScJ8tx2XxZlQ+vcGXwnkc8kbmoKTKIK35e8Dx4OQCwCZAtBSnmCkJ8iEI/IE7LGsvdxufzhAK4gAGOAe3XGJc+tDCcRzh4LBcjhjDXsXe3p534WHECL/JH09bGAiLwb9wj6/xM0c0DP68vgHe+gkAJV+jIvtMj5P8TP1XtK/ye66SlUAJGIbG/GRQaq0Z0p/xZz7+EDMoXibvApXPISUmD0TOHASdTEDK5k0VmFwblHyaBqCpe3zemFhQhlBifqzf6nunBmd9nxt8sbKl5sSzN+J3I0OoXJcRr7FgzRa9V1IzoBCmCKl/HOJp0MxPtJASF3n3tiwbqxnJW5P2iMoAgmkqxl5MR2/QuQzD7fKTy43zkO7TtPGk2mbOIXZLBouI7/Hv+DmOwTpyPkxetyy+/TX/S1q+sbcVp5INRuV+j9kdSPOoojjWvAQTLraaCy49ilVfS8l61+lyQHLi39iSgk29HraAdMzIDkRAG4x8xi5wSPDj1DVRUEcZq1HvZMyFTw3EWj7swpoS39d2QRJQujyDryeuY+O8u4RISKcaC6EcXVg1XtlvJBa4es15mDtLp/hLDyqWgrW2US7r9Q8sDtn9rPmZXNX9nerKlaPWlLCEmHLVBdBZ7i2jW47dduM4Yhy9hRRt2oGAcNr6qVOn/OvITy2w2OEz6sKDrzvhVIZ4cCpE1zvwGy6S0HbBFTg1r1YTxpOWjPIZI+3ZxFqFpSmyWkCnAh1Ir7siLbhnS4UxL5vzt0LnjxOdeECy9m1W0ia6gKkfGDa1fzS3La0N3h6eirxGf5aabQ+Pwo8hwCeIe1NzTlp+4oVAwALwz9MAFB7IUXtPWb2S2zE+BKuDGSD2noj/C0BogbZlgZaCZED+SgX/fEsOFmn6RQMxYnQ5nu0poUO3Jc/86Zb+GatxOfrDOPkeEMAoWEnwygCfvLBYLAQg+T8pLNWpDPz8ExxyvInt4r5qNadC1p7ddKaYuVomIHUSitGFpru4Vr5QYKy54fdCQwbK8jrfMxLIkuW5f0rvQdGJAyTnHP70cxfwex/7OHYWi8JqufL0GTz6kY/AlWfOVOWk7aZxpvCtkvKYtN0AvVQLGljHXddLVcso48Msu8GS3KhP5oxKkNZi6XniJCkvICyjsEgjIPkRSfmDYGi82yppq7F0WxggjanlDrI04VhdRaPOrR7ltsq6KZVRnyM1i0hec6OLJ5nL07wtYp4Xgz+dm4+pWYjvyl03ZH2HsuvVhn+jf3xanSbl71sDOblQM6k0FRfpRJmxz7PZY7Fmjr3a9/JDcP5zn8N9Fz4fAGkI09u3948++Sk8+NBDldYeHzpxgLRcLvEb7/8APvjxe81J97hHn8P//aJvw+POPaoyycsFnd+fI8zjU/UGzQEla9KywKgJwBZZGnKrXYVAFVpzXk7L395LnHeQih9bBwDcMi8/WRoytDsGBYDgyG/K14VX2jvxintwg/C7ZYYUwGABEre/1p7crZJbKjVQknWNxrMkrXFzzqmHImtANIZwbgRXHZyDc0tdH1tFgRcOVlicGrDY8S6706dPeRfdYsCwo/uIFgxKNq/W2qrN7x6a2iOtuaOdc6YLLN23gbTIQz6xI4Q5mN+sk2SNyAfU/MY9H8DP/ca7sJc/5Ep0pF4hsQ6dOEByAO77/Odx3+c/X0lBeOjixfmWhFTNDcFs10Rhf73zGaJQnnJVUO4MsHmc2gNaZZ8pr2MqX811VcQp5L+RfitbhLQZkA+Bt5goaqHR2mHFltI+BZeltV5Rfuz3dC8WE5UKDbQtq0c1rSoQub/rYzRLCIeiiPfDDFWoahnxXwQmGfFWbpSwAObPYfB7RWwdFdZQtJS4ucoGUmXXNDi2kOdSfkqEIqnsZHX78dGWqaU0yM+85lRtYr5YJ8xfAXIiTfD8fPDj9x770O4WnThAmqQgucRSSya6sYjnubZITywnZaP1DEhYqBOlVjkIUnlT+1HV+g0tVbpdCp74ulpRuevLfyvz+8SyX5xa2ACIo7qEVTcAPqDBxVMYOPLLvxrb+QEegAFJk/Uu1TQbOMhA+Fu1YBagZAGw/MvJ0thJCiz1aZPq98CfeGzUMln1/lCeIMx5N47x1esD+VKHIc1lBvw4FoQU4h2sIeJQ7gF+H28R8ooQdMePfMUGFcyUqEMyYa7ZZP1SsVZ1uysKgli7qbxMe5LrNQOMnFzBd32dFuOimku+T/Z3mR8JuvwACQiDy895hKfa/Y34rznBZBFWsaAk0JAmGT8JT1LFRwOMLEus1ZZa/gpV93o689SsMQXu2XW9HSIEaLzGKePwwBTOBA8sNMbxi3niKwtCnfBCQW7AQ7iMHCeSdQ8UGeZb/IC7kqMVMEpH7JS88zuZrPypp9LcS6/MMNx6SrnJypKGjXOQx/3IciJQAentsM6F/g/PBw0cxRUr82fqEWEYFj5NeF0EDcItF58zQnp2ZghCWoBcCcTJFjXUN6BYMXW3XNHGeD20Q1pO8SNXNDwnaj6TbciVY05IVrmoW3HfsIpJZLgMwAi4XAEJmcVCUM9tOJ9gUrCzFdDShlPKfpCJWnuH9WQzZmuJ6XYZgDBrX6yljQoXYRKe2jrwUUSZxqeAYf3VR4Tk5+eFzc/nBCCKXho+qgf54k9Rdo4BqsGa1Zetvab02+ky2DclfVTW+EzsHdW+F+Mn6kluKsT9nuTuRBKwRBgWoU0DP7Q5xHu5IM4NHC30HdLy8GtFOdlUM+fNjzJAoCdvqCMmJTH2aY6oFphjEWdYwXN0pdcsYglGlxFddoCk5pRwfyhNKe4nSIRqlEkpoiZ/kr9FEnjiNaHJWtYGp5Gf8vvUvkbPBnwtn/yz+OHv+b5Vdz1h3c7ZS7EsPSnL3YB0enQAozDEGEYXLSlft/PuPiesZ0ihwacaEPzBqBrQLevI6jeZJ7+WhLAoRwLHBAhZQQG1e3ZARrKo4kkKAGiRrCYM/gWGi52dAEgAFv7asLPAwNfUkAlQm6C0e1e0MPvU7awFhVhWzixKepX6bddV47mReUuRLjtA8keeLLG7t6eFv/PLYBj865T9RUC+sliZ3vwlTsJS281ShuSZ26RIMU1Tlo23QDZHLZCbtg51jzTdhbGfNcDW6rH5k9ZoKAtJu4cL1jAcHPlwhWhNRfkvQ8PztnDflqHJLd5IMqALTCUJq03WkPd8ra4c6Kb6TPKn84TvzDIlMOLjazjfMAxx3yi2dQhaQGYg1bgxp4LIrE4/kYlJpzWDF4hDUkheMvqjHGllBhlgp9vg+4xfA+F4H0CczED8mTNACO+7SvWw5cm0u7t3LE7rXpcuO0D67Oc/j5/7zXfhXb/zu8IS8nNnMSzwzCc+Ac94whMw8OJkUKqa1vbrjoEyS82i0cXpyKRNkFXXlNXSqnteoMdcEvttDartGcAh+viVHBr0b3Lk1ztbTwgP2IYyFmz1hmPXHJtRjB0k3I5u2jIVXOpvzgtUG9h1XfzAbjTzivSlBcSNlgBFIgpuIP+AKgULnxwwugUAh4H3glg2soVECA/DBmtogQhIg3DbuQBKaU/EaQBG6IApF8QEyTVsWzHNhy8K16KVUhZXnXsAPnvhAn79/b+NP71wQWUk/pfKoZOuZdJfIvlXSHzkxIPS5QdIFz6Pt7/rf5oWxKmdHSyGAU97/OOxyDeU2Q+UUVxOFJVJdS9IuaqbrRYgsCpFTTfwUnPh5N9bPKzDV0vUFPsoAjBqQRQ1nuRGsHwFOIVPjLwHlGnK8U2yQWQtg7vPUXTxjWHox3B+W2IzadH5ZnjJd5odxHNJgpzoKNZ/+HUBXsC7wANfY+ycEubZqQDEgKRPUXD8fnY4DPy5GPw+kbIUAMSghgBswkLiExhSt0pXpT4VfF0gyimssNJKioznQJiZcFaW/NLEWviz++/Hz7/r3fjQvfdOcDtdV07H5RUS69BlB0gOKB8sYyLCchyTENP+E3sy1twnXEZQuaTVM7XpbYHIlFAugA5p+ZlRWo2yWul6yuqlMr8r5EQt36RbisQQSqtJjKcWsulaCqNO4BBka1kOfKCEC1YDOcC57Pk1wVNRtzgINiWrH9Ia9SJCCivOLPQIjiQuqjLIWzZs8YQOkDoXg3cEMaFxSXcd7yFR2G9K/Wef7ViO1/oWkjwbDkjPpUkwjvcsb4Yc0BkgZF13zsuX3WPyhtajRpcdIE0RDQSE0NVRuGj05EXY/EYBIvnSklqoTCfv91DNmsmFck8gQWu/46jQlNuyBaDp5GVpIQnXSFEYkksP/lOc7xnxgoiwiHtBKSuCq2tBgxevjl1TPqMYncBrysl4QsOgQSnMGw+8oS0BWUk0zqUCo9UUQSNDwGgpxT0ggI+gcS55BEaMvg8WPowbCP0DBDceMFA4Loj8HhKni+sBSwDy3DwOEUmnhxfDsJH519Zo4noJ4OkYmBvpu4nE35ZWoi0gWRRXdviewYx0YdT2gqy0Pt3EqbwK2Jyq2nLvWZFa7eI3Z+G0yhaVmGntuklpu1PuzJrlmBep9o6k3h5dew5qmEhnBclm8MDrKtIX8haTR6a6eGShyPezhMnA8n3C1guDGQORLJsI8VmsMtBDXg+gBAFgCmQpglriIaQL+0qFhSQtMjUNuL/TM2NTQRl9VAeeNFZq4IVySWVW45K8l0pMLkGnF2cn31tq0RaQcqIsTFcIDpFIJkc48LetGHXP1/TW0D52jdcxTKRnWiU4oceVt0r+VagbiKn0rEb3GwFuJG99AMBiiH3PQDHEaeCtA4cw5sKiYoHHxg/vY7kx45FBSikpSNZO8rNqOywENiQFJ1N0+J8I6KSFMAQYUbKWIvBEuS0sepIPFDPg+RMcGIgYqPL3ITkFQXnf1+eAHsuOOZUVZSox3LerTD3jPU9l9GPq6Ok9vS21aAtIGfn1lQApTi8TmHwOf2JNcIuIOxylx8fFK8qlUqgjHTfSD0pAAqMaKLX2oPY3aq6kqkBiC2Om4JBtNqPVuGwnrwRw4WGNJzRQTBdkrXcyOTAcAA5Y8sO00QtFEYgQf1IEQ3ZdSTceyb5g/AiWVW5Iu/CqawYLy6XpASCLwhI6FQmepAUUwYj3hhY+zej8C/j4yCUGZFpweLfO74RQdtDTd/4MW09ZKsBoFTLnYe6AzZO5UvvZUjdtAUmQcw7nP/c5/O7HPoadxeDfjSME3VVXXIEvv+HLcNWZMwB4IiZ9iViYutKdlH7zMy5eUuiQU6HKU64yy2TlSrGeb8oXRi7E5jzr00Pm/pjaRG5bVxGLJ8qutWNy/4yyLwxG6jrFOAMGiOjWCqDEz4yQI28phf0n55CeJwnls1tNCi/JnT4rLcyP8FU/XxPZSy61mA5i7miAiq2l1P1sJaWbTrjlfIP1fWlRpYLiXoxyg0qzMbHDoe1KiCvtDcka652Hsh3xGhnfna5rosxZ14FZHo0ttWkLSIKWyyV+/Z7fxu997ONBmALSCL/ly78c3/sdL8LjHv3osKC8ABji2iMQBp8jvOgthfdCHOVft1b05nzKa95vCOAhFxwd1OPy2zRtsr7uvQkp/9kajio9Ib2Izw/fGMaRLSQK1ooDfLAEn/gQDif1YeNslviShjgVyJ8Q4eqyk/mIQpvLJKTjfEQ7+EHuEWL8pAwe2BpDBCZVHxCAKIARh3HLMrjSgWI2F0w/fr1C6Oxk/OfTXKBxaWf0UwLLAVjklcwty6rfUPiQ2G/VeNDr56TRFpAEOQD3XbiA+/ihtoyGYcCDFy8JQZJbOSzISIAJW0X5RPVTW1pOMf8Mt9tk1F4eDp7tOeXlTO3xzAmKUFbipB9OBgAkIO0NZugWBEFSlgIZwQ6RHBiafCxGFkCpn/mEcQApGk70bRDg0SDJWcsrozKN2v/hLGEKxYdsLbCTYKSmnFPPDcnGx5B5SgXp58QTwuTxhOYRQAQFmtkXkyQoJkNN89mVv0o8ThCfdhnrwd+WpmgLSHOJn7fIKa6xzHyPWrhOV2bW4NATHr6KNtYVmbYh6gEjC3xbQKTKFWXYIC6sSuk5bOu44l82WEaRXYRPA/H0cBcEsmMLJxrDwt0WaBD8k8vbgmKORIsjlCdBQ56eHc0rGakYCvV4IoU4u8dkQn9dhmmPAlqA1NceWMR+FQkwzIhdeRX71byqSHagBA3i/NPjaRZrmahrL40tZK1DEzHIJb3rXe/Ci170Ipw7dw5EhF/8xV+M93Z3d/EDP/ADeMpTnoKHPexhOHfuHP7u3/27+MxnPqPKuHjxIr7/+78fj3zkI/Gwhz0M3/7t345PfepTazfmIChqlyQuyIXuKi4iThdfgWpNXJfAiAWb9OfLlGu4Bg7CrWCBUQ8QpmA0Z37O5gOD/6MhCGYRGlbYKEkQM7g45zCGEwbidUI44Tr/Q3hAFOm9QCz42Q02wL87aJGe6Sn/ZFkulkmxPF2m4/dDkaiPpxmXxa+I4HycdnCxTB/P4XRbue8FEKl2IuvCojeDgmUCw8SYxuERAGSZlsnPOXEtFCvWVIyoRVNv6qYD0vVOLM0GpL/4i7/A137t1+KNb3xjce9LX/oS3v/+9+OHfuiH8P73vx+/8Au/gD/8wz/Et3/7t6t0t99+O97+9rfjZ37mZ/Dud78bX/ziF/Ft3/Zt6lXLR5nk2kgXqfgqw8fVxIfAMZJZpcaGuA5z6hbOE+kY/OYIe8s6kd+LxQ5uL5npRUkmf/nnLF6zMvNnbeLvDDzlHo3at1FjBaTG8b0UfUbiWgyZLgShACGhp5B4rieVma4h8ka6XMULEgCxJUFIDwfLDSIJYMrySPXEJmfD5JAsqvxPp5X8TSBZDjhmMluhawGR55/HWn5PjTfXbMefmhxbUFqZZrvsvvVbvxXf+q3fat675pprcPfdd6trP/7jP46v//qvxx//8R/jK77iK3D//ffj3//7f4+f+qmfwrd8y7cAAH76p38aN910E371V38Vf+Wv/JUVmnFEKMOTThe5LkIufsMHX9vDKQR15x5UT9lWOVbaav5MG7V4agUk7EewRdXRI3iNhzdwfDioMqhe2A4LL/Gdg7dcOF2S7f6K3ITJtlOGII19YIwX+IRwCCrSPo1/FmhQQn8ZjqOTCkDZarEn5CsMvAUAzIBjCH2SG/XOpddtEBW9YY55EZIuyjoo0iC0yYL9h9uaSGvRvu8h3X///SAiXHvttQCAe+65B7u7u3jhC18Y05w7dw633nor3vOe95iAdPHiRVy8eDH+fuCBB/abbZOcc9jdW+Li3i7k8yqAn48D8dEyENIHGp0o/HBCYGW6fApygPLLt5atEtod+09W2/LfU6DUS10pY6L06od19rqiJWLsa9RAkFICYTzwQ7O5Vi83X/xgEoWQcBeAwaNZvMbZlAAP2QtjwnF4uQADl2YKW026XbINkrXs5fG5BSKbFa0k0W5hNbnQBnVcFVzGvz1u6bksebpI6I8GKG183zNak3XQrjPDh5yOKmUYauwu97qj1rdU0r4C0kMPPYQf/MEfxEtf+lI8/OEPBwCcP38ep0+fxnXXXafSnj17FufPnzfLueuuu/Da1752P1ntovsuXMDP/fo78a7f/h1/QUy8YRFeXfHEJ2DBDwzW1XBIzZkXeglKCMJRvHYgq7eX5pzg0JOn17JpcJR9l66fBLB8PI0VVaeEomURChdMs/0TwjAUlj4FuBTBAZxHCm0OjQ55FC+FRRzKdNCAw6+7EL8tUInR13F+Cat10P0oXbaWq9VFMA7jKZod07HyZIZPS7Itaum+k+NfLSXMiVCQub7MeSfeS6TAqIFJ1r7X6Eb81h98BO/78B8Wr4Jw4CjdzzfbsKU67Rsg7e7u4m/+zb+JcRzxb//tv51M3xJgr371q/HKV74y/n7ggQdw0003bYzXXvrshc/j53/zXdHIkXTq1A6IgKc+4RYMWPiLQr6UE98XkuRd+fS+fxKeXTijcI8fnArWG35ey6tdkEg+JZ8C+mFIF5/ViuekGfV17yVlQtYMkJilziZrpRLQh4A4/tmkhA4+iQMcpTb6YAtoTV1MFtXqAH4U9zrkjdh93rIKPEh+QISB95RA8Ta/TC4/AYINo3huvIiSY5dcfHUFxlBeaWWrLsqmTW4lxXYY87uQD8Y+FLdNtQOAPwJJK3kxq2IqKBLZuEnaG0e898MfwU/80q9gd2+v5BM4NnvhR5H2BZB2d3fxkpe8BPfeey9+/dd/PVpHAHDjjTfi0qVLuHDhgrKS7rvvPjz72c82yztz5gzOhNMRDpMc2q+uiO8qyYUw558j/Cgd42i506o8duwl9VDN+piyjOQ9CQL8PYZg8zlpRlmrumfKfGX5RV/K/L6QqouxKF78tiIr1TNBjDNO9EsBRokrBp5YtiGLE7ikAAJfTdkCe78xt1KTlcJbZhZZt8gCaZNIgE8tg6HxxXpIpLAHhIJ7Me1diVB9vlYd5GzcjPtLN2J3b2/7iol9oNlRdlPEYPRHf/RH+NVf/VU84hGPUPef/vSn49SpUyr44U/+5E/wwQ9+sApIx4VoICwWCywWC/8qdOFuqglZHaUDr30DIeR4jBvH/JkLV3ltU5vDrag2WWeLl546rLKkZQT40y2WyyWWyyXGMfVHTlY/O+dUPtmXZjnGGNXchb3E+QdxQvYwDHGOTM2PvG2taMW8/MViwGJngZ2dHSwWi8h7mlcjiABv6Dg4t8Q4LrFc7mFc7mGc6PNV55uVKyku/Kfb3NtXqU/09958KY+0oqBe5x6vb2njNNtC+uIXv4iPfvSj8fe9996LD3zgA7j++utx7tw5fNd3fRfe//7345d/+ZexXC7jvtD111+P06dP45prrsE//If/EP/8n/9zPOIRj8D111+Pf/Ev/gWe8pSnxKi740p+07buZtJpYQpAmZYfmkx7EeJDBDpYVlSVx4n9lB5wy90nPftIKlquZVk0qObWtSL3in2cCZoSVnOttiK9YysiP9mjPR6t9uYWqJEb0YtlgH+yrCQPyY2c+Cb5U1v9xt6QuJC1LU3gWFvF92luA2UoU567LUPNgw0V95koJotrprA69Xoj4td85PizRaP9otmA9L73vQ/Pe97z4m/e23nZy16GO+64A7/0S78EAPi6r/s6le83fuM3cNtttwEA/vW//tfY2dnBS17yEjz44IN4/vOfj7e85S1Rizu2xEYOZRf5W79fQxcbXQ/awVRsunYWvW4Yda6l18qztPgaL5Zb0KrLoqpL09VdWC1Spa0A9BYYxf3E4p7X3MexDIk2tXrpUhTfzfHM5mHYZlIKTU2xcOmiap8dkFDyLfmdmmu1vSZL0ZCfCVDy/SWkPaMMjMKvcIBujjSVNqnmyP27LW2aZgPSbbfdNm8Pw6ArrrgCP/7jP44f//Efn1v9kSYGI1seUdK4wtVcUHZFtcXcQcrNdB/J7y3LpsZPDSDy8nqAhCxQRSns5rjNFLgF9dZ8/YfRJqOwap5aOVPAoOpy7fHIN+GLABFxz7Nb4Zd8Hziau1/nACfskKBQuUa+gudYkhgTtlQm5nvTGpYfFArOQMkCI+atbiEZ5yS2rMAtbZS2Z9ltiJxzOP/nf47f/ejHsCMtPcdyzYWgBxdffw4grpeQBN5l4hKIgXDlmSvw6Ec+EledOVMGDJBXB4XHgRnyH0KI5Ely/qeotX9hacyWJSW6RXTCtNXW0sh1mW3+a3UUlkK+H9Zh7bV4LF22woUUhLRlWCvvXhC6RQ3CDerGrH1Zem1jly64/F4KrVFFNqkc53xqOvU9t/zZ9W0Bn1P1E9TBtXlFkv98gRiKIwc0fOmhi/jUfZ/Fly4+lCzKQHt7e/jTz11YxdGxpQ7aAtKGaLlc4tfe99v4vY/dW050lwnLycmsl/FXPfrR+N4XfTseF84PzInSulQXnfNxSOMGVk8LjPLvPeCRly33mKaEuhn1x2lUXop7IPHZFZTgYNYFW5jm9dZIAnUugHP3EgqxB8jXQejnBhoWmLE3Q1ndMj0DjiyXjLY5J5/9afC8Aql+Zr5EeLrV+bHWCNptBUHBnQJ4eY1i2z7953+ON739v+Kjn/q0ri+U+dkLn9+Gdu8TbQFpQ+TQfnXFOkQgPChOqlCCW1hHuRbau1fUYzWsem+dYIBe3pWbSFiNpjwLWvCsYApMg5LlZsyBU+/RSOsLAUwMsKKUo/yW85kDtis0ee6i6O2NwGW0NEPktCcj7FtlRCYQzrUyi2cnyo61k/5edw8yuBbIUifSdcj5QbGv/Vr76Kc+jd/72L3t8ra0cdoC0rEgPn264XPPf1Njkx3tfaJNkrYMk4buOjXs1p5Hsc+gBGIyLLycEXsYGclyWq5H3YZpoM0tv1b75u3tVOoD4htr5UkNTvLta4uf0T0ZZlCyN5O0pgI17Pp134nnzHIwFWmy0n19lf2jGmk3XicpS4myzy0dFm0B6ZjQKrhRjaA6IDDKKdaWuY7MtB0b3rngUto076s4CH+m5e4swScH8pbmX+PPKq/Wtt5xmAQtQgQj/mTAMUoD4DCOy5g5urfCPxyIU/IRExW8uKzf41zLGeU6Bbdmm1okQKWBk+38hrm0DVw4PNoC0rGhioWk/HRZDiP9piBoKsxbJLTrpZqgrJNyzRmWEQm+ooBSLLk8C2qirBb11gqNroWuzyVrI78nfR7wwi62tHfE/aQPsM2fFdKxHLpsUYxdn8Eb72VK60ju/ZExBtP9x9F/3hL0YKoVhrR/xJZYWU/aZxLBGwerp21J0BaQjgEZCul0HiEkD9oSKniR38X+Ro/MllaQPlQzCDQqXT5WdFxmkxgc2sxMRvbFEHNXAFTBS4OsPadm3RNBJtxXSyyjO04zbhaHpPg4AAOWywQ0RP6EcWe8RaJnT1EGGMRrghUrcGYlyt1vBNgLqA5OWzoc2gLSMaTCzZQkof+34ZLLBcAcsFpXUBR1CRywBDJ/WvtE8nuEOGsHP3xKIMyif1ciywUafsRQ+/y+3d85CGVMhb0wvffCMjd32XXsx4T9It2N3NfaHZf4zlxxKPOqa8y0YelpAAXyoPIaKPU8XJsHhKT6pPLjLcDl6N8EHBlB6tPdvb1DV+IuV9oC0jEgXiib8m3n+yRTi28/fOpRaEELoRYwAUiWCAt+g8epKD+ztZV9nalgBCsNuWkdu4iyy79LgU46CUcKqgyNSMl8Dyzu2xDCyfROdcowDMGyDpwySIlkrSAQ5ku5TAPalRZSCVwrBXRU3IXpM8215Tjivb//YfzWH3xEn5ARAP1PP7d9hcRh0RaQjgnV1mht6ZrP7KjypkFpvzZ3U7HlKcxTEW8uXGdQyvlsgVF9T80xN9V0eTnNh3jRtrzU80C5tcbuJWLA1haFSAnzyOrMOvOXUjoJSgCBFuncP4T+TkJatlNagdnpDVld0cojPZ6Fpy82eJW9twhtqV8oR257ro3jiPf+/kfw5v/yy/YrJNz2FRKHRVtAOgnEa5plES/0RshxfqVnDwDoD2awN8Ol9G3vIVUF/kSk2dznrnSUntFPLeBpCX6+ZqSXrrA8n1GLDbL+MLZkLWpGVD+ZygelV5uwBSEDHWptLBplcVwaPQUfupgSSHQB3G9GZRKMDP4SL/rMifgKib0t8Bwl2gLSMadiR6Lh5z9KfnGCwWigljss3yexw5LTW1DZ/WQdXhrTIz++RrrEbP5keS1ASdt7CYz4b5hww1oP2woGw4cLJ3GwJhKsEe4D2SaqR8NZARXjOJavfaDaqGmeGQjqLr0GScuxWlkAsfwFOrEq7pNk/7LlWX0X0pYOnbaAdJzIkuHROhLhurlrB4CQELOr9YKtw2coq2NGI8/J/cQunfK05X7QVIJa5scEoHVT7nhrimEUDRHp829zebKFulPfC25VpCGq7Ff3EMlwf0aLThZs8Bvi+vyUK116edoErka50eq3NK1QRpZ/nzzNWzoA2gLScSDSf1rwAPogO6flY7hlWU6rsRLcO6K+KC+kZEmmgdJaGYRkcqDDTRTrn+IPGBouxHnkSmHOivlglecq36EUBxoYmPsDVVr7VunZKxelM7upZP2m6zYHLiSB7gYAY9BjMBaBFCR/km9bMbCYsJIKhSa5D1W4uLmfmKwgtTDyuvJ5tkWsI0tbQDom5AYAA5DLmYQ40MDEe0pZslWtJCDXYB0c10cSlMJ946geFpLSMloJKDK3nWU0WtdXI5fJ1wComfGpxqFVjgNoSOVM1t45VokHYZmKqnO3JImyWakplAQgusR0EIMTwQv8GdxhcPG64g9G1+RgFF3L3CbXBCVHTvAVeGn0q3z2aUtHk7aAdExIKI9a4jLABBdYfF4k3Gc/fgQAJwSDBQZVAeiEwGgLSbaWXORL3iPzO7I0zTpkyLexxwQheBIOT4shFf2WCkx1KCBMfZG3t2iPZJPYytQW0rqnPOR6Rh6sQfl4BAskHdzDaJn4S+3LLY6cv9JlyVfSHWOcEOZscVR9rY2kP4FyPyj8fvDiRXzqvj/Dl+ShxCHv3nK5fYXEEaUtIB03Klwc8KtyTBpsfhSMwKxKmt56gz6qUK2RpTNyb859GfLtsvSyfYptrLCXpAII/PdBlD0VMt+KwLOutQIOekm+YsMCOnnf34z/hGenEkiAAIwOi6r7izjQL4FPbsGEzxF62uZzeE6bVZ8NA0zPKYBPf/bP8O/e/l/x0U99pmDfOYf7tq+QOJK0BaTjQpWFG18bkIX2pg30kM70cdmb2RVlVqv6U26RTiEzOwIwoKuVutTTy3pi2o7wdbMNoX5vXSB9z0Ls13m4szeUfQrk5O/aHgwJ+6XQdYzyHayElb63uiBe83OWXW1pH0zX62Q2pSTwR+miIyI8ePESPvqpz+CD21dIHCvaAtJxoOAbt4VcEgW5ti49ero8ZzylqIsrPCEsACoWQY8rroe6YInKmL9NP8RbBaPwuW4IfS2IwwKlXot2yiK1rDbL0ksusWQ1xTzxH6NOdpeSmEAE/T3LX5u7RgOyTwBUtqcseUvHibaAdEyoHqVUPpfDbq14hjEZWvaAJP2LwIPKtayOFo8rPbAKG5B6rZ5NUfNB33RhpeCQHjfmVPTd3FM1LAsuv2eWQXzMUJ1XThc/MzCi4OpVQIJ0X1r+OW+FHiX2B1MBGYjOtNC3dLRoC0jHiJpCJ3xabhj9jHqAKvlcUm4RVaykPJjCFFak686v59QLVLXnjloPec4VSlMgUA1Nr7ibemqXeWI7c2sgcxHWXGnxqrzP7k0SY64bVoJrp6URgSSCAGclAUaiPCrLjvet8HNkwSBZt/i6S362YHR8aQtIx4Wi5mn4zIWlwzojuXBdxh+MAJwXTHyCganpK0lg8SK+OA4BFsK6ozmu8r2XLOFTaNhrBgnk5cryYl3GflZvjdIizPM42ac1a0wCITQoRd0h5I3AVwE0VYdl/eTJxb1BuOUUz3lWy/KToDYMII6+YcsqsDQQQrh8gbdq/m1B6XjTFpCOATnnsLvcwyU+CDLTwhfDgAXxQ0r6RWTROspMFuXCUYvXRQuoa59ECS/96WDLMxHc1QSjelh45X7y4GS1SdOuZDvjTBehAkCyPTrn8kSqRlFbsfeSZ0vWUW7tZAVS+FIbo9zaypUOIbDzM+3UvOoV6AQsx7F4lUMOSAxgRISBCIvF4v/f3vkHV1Wcffx78hOkGkkYiJcQJL6OKESqwTpjmaqFgbFYx+lMqbYG+uMP6RQhBSm0dsZOpxZsZwpWixZfR2ZKWxxfCIOOUxsU+TF2CCZEA0iQtwEDkjc4BgINJDf3PO8f955zd/fs+XGTCznn5vkwl9zs7tnzPOfm7nefPXt2JX8l+w3N56SJjhKmiYHEQCo9L91XM3gLiajCghQBurrP4X/efQ97Dn7oaNTy8/Jx92234q5bp6am9VJyHENZKVq+KZSSLSKprRKLBen1UyqDxAL2cItLTxxqOTXdSKcL7+3hKgiyoYqpwwadwZlAyju1AvcKVVHRltQaaLWq4n0XEkSJpGOlKnTXTgon5PNKT1WJK3hbQ26WLfbfhPOPI2EmcKCtDR+0tSFhOh+ulZxNVTehrBSza+7E+NKxacOMtLuikIv+WH8DhpHcQqLx8FE0fnwUCdOUhisN8BYSUYUFKQKc7e7G1vf2aNv3woJC5Ofn4c6pt6SeybB60D6iZE1qILmdsxtPcjaijpoM8Zj0qtFSo+o3gCW02rrIR3oIklI9+ZSBYgOlDmfaNYhOOAMlF3QFMu9tq2us+SIabV9LIc8aztL55HL90hFXKnLyGsYk57VXh0TVJYwSCcKBtjb895tvabdy0FF9UxWq/6sK48uul9INQZFITUubmDyvaeLAx23YuJ23kMglWJAiAAEYcP1yJXuL1nYO6koNYkMmjT4Jx9uqJOVrlMrtcKgNmTNfc4i+gDDkI0YY1kkt0SNb95wRkp3mCNLcV1OQ0DT49koHHqa74h8opk9tkDLoqkaHlv2WULtfPzVJXYrH1Sbd/TmhIskuI7myeHxgAPGAApD8W3bZGkWYyCHakywn/y0mTN5CItdgQcoBDFhfUXEITvgCK2JDhpHassCZZ6dJopRsCLXPpEAf0bjaGmAYT4x0pDyrQZTCM4/qNI/xGwSQmVm04zVxwq/8YLCkxxQ6FNpo1Y5+7BOnc3UdAR8xUvPtvyB1Bp4gTHl5+arqB0QQTmvoVVNPepIEhI6VCUrO0BnEeZkww4KUk6SjALs3a2mLOORjBUeGEDlYBTTldEj3IQLOcHLLV3XG0QiLN+w9z6A/F6XCKjuS1JwjdVDwYTbo/Qn6MKvrDDqkoiG3KnTDc0qer1Do7Fbtsp5pU6Ij8YCMBViwzyB5K3p3xMhWjJaYXIIFKVdIhUlk96o1+TYkdUzFewf2QpxQ2koD6oPx9r2bQEIkNpKGmpiySWO2tqrUvY0ga8i522KHfoPGb+mezFYfEC/04M/vRoC+haNeXbOvznrLyxe2LM8EXTAnPL+gDBYyIwQWpByADKHxkNo2Z+/bHqK3thtQBCz5AKYsSroevD0Ty9A8WyIXlE9uiYGuqw2kFvn0qE4QP/WZoEDryVlRoKE4HrDd8xvu0qXrN8BTQljH+FvmNrhBmvduNXhfe6Q+87QNeXnpyRSZ4S68hiHawYI0kmBByhUMcehN6P27TJ22hAeAoyG01mBIb1mgH66RxEgZ5nI0I4bLe0c54bmYAAyqnF8EScG0wS9C8l0xwuocKL8HERzd/R77vC7pSgW+9aengVvFDflWjxouBaT3ch+OdXQkt4G3nt5W8PtYBxID6OQtJHIOFqQcQBwxMaRGghzl1O+vFI8YqciHACM1Z9k0TSlfrtCQGjZHI650xzPp2bveZxKiIfGneIy1zYLXLqtXikzub+nwigDV9x6VBDqHW5p9HY3kFhP234XwM+i5dJw++zle2rYDo4uLMj7WwiTCWd5CIudgQcoZlAZMvE8CCOIgP5mfLKFED4AdHWnXirOKGUIjBWsmnlzIXinCEI8X0nT3pVSb1JNb+cJ7T3s9GnHtnALNfk/qhAvVRnGtQDXikaoW3ll1BonELH+dzxiJhqYrs4Jj8XxynRoDhc9S24kYXEDk4FJfH46fOj20SpichAUpR/DrqDqH0IzUumFylCPe0jBSN6ckkQGEmVfwbJysxlIXhaW3P7d+aFpm0giTiyhIP9P3xtU3rpaqOK6nT126VMdVVdt/hyjIA2+OmYDitdLUl65Y2SZeb5SLwamehF2O1D8K1ZghCxTDWLAg5QJuyiD1/uXbxPbq0bojkyGUMIRHABn6pljXGBHSgiMc5CdChtilp7S46KIlUdTchrQM6xx+N4wUQ/XDhX6THzT3Qez6hPOKIqF8buLzY5JPgnB5TyBJiomREhZJlBxC7laHkOsYorW2NRGEyeUeEMMMhjz/IkzoIfdGQbf6snqfwvGC2vClhuak9jMlWFa9hngu+b3ai073/El+r23U3SISvYA4GmztcB1JgaFvdKlOiPB6KehWsJCEV7FJLSx3I6x36X/Oc8vXVOuDdYjhfEkFpDPJ52eYKwFHSDmCVxPhNvMr4xv+BpJ3PvLIYxcD/S6kDnuztDWE23lTJ3EtH3TywVAmRWjX5JN8FjsSqfQ84b3m1Jnu9aTdA0k+45CwNoNkmGzAgpQDJEwT/fG4tvG0l/oHYA3neDZq1pPz0uw1KduRpgpepqLkJU7q8V6z7wydoS44RqMCNvCDEVGvB4fTwmgJhyEMmQafAq9eJ901dVvLjohgEsE0TeUulrA8jzj1Xzg2Hh9IrqXIMFmABSniJEwT+w9/DNM07enOIuWlpZh9l7jUv090JIqRZgqa2utXGz1RYIYUjWXIlTqH74O2AY53O1a6e2VlK8OqfmIt1a1+duJPD1tMIjQe/hgHUls5yDaSaJYj2kqYJg4ccR7HMIMhY0Has2cPfv/736OpqQlnzpxBfX09Hn74YW3Zxx9/HBs3bsS6detQV1dnp/f19eHJJ5/E3//+d1y6dAmzZ8/Ghg0bUFFRMVg/RixmqkFoPtqmza++6SZU31yVFqRUoxVoWRtruMdDlPSHZleUgh57JUVpKMd5HS+KkdsQKKC5B+RWtxy6BrLFNE0c+Pgo/rz9jcBbSIgkTBNmhgvWMoyOjCc1/Oc//8GMGTPwwgsveJbbvn079u/fj1gs5sirq6tDfX09tmzZgn379uHixYt48MEH+SG3QWKaJuIDCe1rIKHZOVPohasvLS53vuUJE/qGURdRqecLshyPap+b3ZJN6cEw6W6N9fxOeqq4y+17wyqb+TwyL59sm4XJCH6+OdJ00anL+XXXWfo4DXkrh0xfLEZMtsg4QnrggQfwwAMPeJY5ffo0lixZgrfffhvz58+X8s6fP49XXnkFf/nLXzBnzhwAwObNmzFp0iTs3LkT8+bNy9Qkxg/vh2QG09pmVE4XuRhwNtpqI+q2Np3fJA37fZ4hPTsFqE/6pN+pU+DJEIepFL98rtdQ7kfp0nRDsW5m2CN/Lh2C5Bs12qLAHynDXEmyPu3bNE3U1tZi5cqVmDZtmiO/qakJ8Xgcc+fOtdNisRimT5+O999/X1tnX18fenp6pBcTHLL6+IY1TVjoGtvzuYOh9tIdQ0RC792rh2+4lFNOJh1rvVd/aiMt9R6KEuXJ0ZJ4rWC36iQeBwOkzO12RF7S+aA9l1zOPWJ0XBfNddcLmu4aKe+Vy8EwYSHrgvTss8+ioKAAS5cu1eZ3dnaiqKgIY8eOldInTJiAzs5O7TFr1qxBSUmJ/Zo0aVK2zWauIG5i5Huc5lgoDbdWeNInTpfT2KR77wchGT1Za7zZw3pWmpUPWaykNEMWPje7rN8Nw31/Jv31AYw82D+tPofYB1EqCew/w1xJsipITU1NeO6557Bp06aMvuSA92yin//85zh//rz96ujoyIa5I4iIPk2vRDWwGmY1SrjKouSFLTYuaUHFyPOeng7xMuWlxcdTiBgmZGR12vfevXvR1dWFyspKOy2RSGDFihVYv349Tpw4gfLycvT396O7u1uKkrq6unDPPfdo6y0uLkZxcXE2TR1R6Nsh50QHe3O/VPZQGulsNfDZrE+tQ+wEZbIwaxBbCJrAw0McoRNHpVzv5cs41XUWvX192nMmxdo5Rd3ht3JcfCDBWzkwoSCrglRbW2tPVLCYN28eamtr8YMf/AAAUFNTg8LCQjQ0NGDBggUAgDNnzuDQoUP43e9+l01zGAupQSLlp5H+zUAkA6mMEIa/dGKkClC2ppG7zShUJ1N43dg5ffZzvFS/I+srZROAri+6eZYrM+xkLEgXL17E8ePH7d/b29vR0tKC0tJSVFZWoqysTCpfWFiI8vJy3HLLLQCAkpIS/OhHP8KKFStQVlaG0tJSPPnkk6iurnaIGZM9dDPT0gtpasaZYOXZNThSHOcQ3vhN7HOcyScSGZIwiNFC6nedLV7CpKvLTTicgZFTjHQzD637P2LVJPzXezm5bUPr/7brbWOYiJOxIH3wwQe4//777d+XL18OAFi0aBE2bdoUqI5169ahoKAACxYssB+M3bRpE/Lz8zM1hxkEzsZQeG9o0kQCKVKIEe9DWUlIL+GTbPtT082tNN16SYFPpxcjuz7t9uaa58ZIk84wOUbGgnTfffdl1Fs9ceKEI23UqFF4/vnn8fzzz2d6eiZLaHvoANJrl8E7zHEGT1cUt5UKdHluqFOo7eMBGKk1/ES3rbTB4iZG9u8eC5/KkBDNMkzuwmvZjQRSW3lbjaF+eMwuCkmU0pUgPRZHSp7+Jrx0qB9KtOA3ccBNhMQHat3ytQ/YIh0N2dfIEijN0JovHjP+0r/D9jlpi/ioLsOMPFiQRgAkCBLgFR351mT/TDbgAaOHwEGGYQ+XDQWv490mF4j5qqDl5eUN7nrpxEgYCkz+bt3Xyrx6hsk1WJByHJMI8YEE+uNxGHl5yWVoUgIlNbGpyIeQighSjXJ+fj7yNLP03KeSWw2+l1XOTJf9aJG2Sj6/VE+muuiYdZAU1/TSQ8LZhNtHgTVJfebHUH4i/RCtkAIAGDBNxzYQFgMDCZg8N5vJYViQcpyuL7rx+ju7sfvgh9JwlWuP3xIqAiaUjU1uXTH2ejtbH12Jk5fVPI34aAREfAbKFiBh+JC02pNp42y4TAwgO1Kxtk13pruIrMt9NuuZoPQ24qQpnk4zkFzgtPHIURw40gZTs53D/33RjbPd53x8ZJjowoKU45ztPoetu/YManWY6puqcPvNN2FCausK/60kHE/VSGleNiQjEJLuqySP9hc4dzSz1ew3+tlttiiJhxseZ9VETkZKgNL3hXTXw2lpcm+hNmzc/qZ2Gwgi8LNCTE7DgpTjEICBQTZiA4mEdrdW/+3HSRjqMqQ09ea9F9rNsYPqkefQljy7zbZQo33OUuppXFbKdlltwQ9xGwiGGWlkfXFVJvfJ9rJAkcYSaU3aoMJShhnBcITE+KJ75mewM/UyOWbwswHhOQvBT1CDCq76/JJbHUHXyGOYkQ4LEhM6RCFS34tlLDyX+fHY3E93XsBnQFF3wyjDLd5dy3BExYxwWJCYUBJEiNQ0rTBpFlP1PXfqJ0EjfC4CpLM1U9TZ4gwz0oikIPFwx9UhYZrovXwZF3p7HXnWw7Z+BBYBTcTjt+CqpxAFPFaHm1eZrgSeqe/x+AD64nH++2YiR9ZWxacI/vWfOnWKd41lGIYJCR0dHaioqBhyPZEUJNM08dlnn4GIUFlZiY6ODlx33XXDbdag6enpwaRJkyLtRy74ALAfYYP9CBeqH0SECxcuIBaLJVeBGSKRHLLLy8tDRUUFenp6AADXXXddpD9ki1zwIxd8ANiPsMF+hAvRj5KSkqzVy88hMQzDMKGABYlhGIYJBZEWpOLiYjz99NMoLi4eblOGRC74kQs+AOxH2GA/wsWV9iOSkxoYhmGY3CPSERLDMAyTO7AgMQzDMKGABYlhGIYJBSxIDMMwTChgQWIYhmFCQWQFacOGDZgyZQpGjRqFmpoa7N27d7hN8mTNmjW46667cO2112L8+PF4+OGH0dbWJpUhIvzqV79CLBbD6NGjcd999+Hw4cPDZLE/a9asgWEYqKurs9Oi5MPp06fx2GOPoaysDNdccw2+/OUvo6mpyc6Pgi8DAwP45S9/iSlTpmD06NGoqqrCr3/9a5imaZcJox979uzBN7/5TcRiMRiGge3bt0v5QWzu6+vDE088gXHjxmHMmDF46KGHcOrUqavohbcf8Xgcq1atQnV1NcaMGYNYLIaFCxfis88+C5Uffp+FyOOPPw7DMLB+/XopPWs+UATZsmULFRYW0ssvv0xHjhyhZcuW0ZgxY+jkyZPDbZor8+bNo1dffZUOHTpELS0tNH/+fKqsrKSLFy/aZdauXUvXXnstbd26lVpbW+k73/kO3XDDDdTT0zOMlutpbGykG2+8kW6//XZatmyZnR4VH7744guaPHkyff/736f9+/dTe3s77dy5k44fP26XiYIvv/nNb6isrIzefPNNam9vp9dff52+9KUv0fr16+0yYfTjrbfeoqeeeoq2bt1KAKi+vl7KD2Lz4sWLaeLEidTQ0EDNzc10//3304wZM2hgYCAUfpw7d47mzJlDr732Gh09epT+9a9/0d133001NTVSHcPth99nYVFfX08zZsygWCxG69atk/Ky5UMkBekrX/kKLV68WEqbOnUqrV69epgsypyuri4CQLt37yYiItM0qby8nNauXWuXuXz5MpWUlNBLL700XGZquXDhAt18883U0NBA9957ry1IUfJh1apVNGvWLNf8qPgyf/58+uEPfyilfetb36LHHnuMiKLhh9oIBrH53LlzVFhYSFu2bLHLnD59mvLy8ugf//jHVbNdxKsxt2hsbCQAduc5bH64+XDq1CmaOHEiHTp0iCZPniwJUjZ9iNyQXX9/P5qamjB37lwpfe7cuXj//feHyarMOX/+PACgtLQUANDe3o7Ozk7Jr+LiYtx7772h8+snP/kJ5s+fjzlz5kjpUfJhx44dmDlzJr797W9j/PjxuOOOO/Dyyy/b+VHxZdasWXjnnXdw7NgxAMCHH36Iffv24Rvf+AaA6PghEsTmpqYmxONxqUwsFsP06dND6xeQ/N4bhoHrr78eQDT8ME0TtbW1WLlyJaZNm+bIz6YPkVvt+/PPP0cikcCECROk9AkTJqCzs3OYrMoMIsLy5csxa9YsTJ8+HQBs23V+nTx58qrb6MaWLVvQ3NyMAwcOOPKi4gMA/Pvf/8aLL76I5cuX4xe/+AUaGxuxdOlSFBcXY+HChZHxZdWqVTh//jymTp2K/Px8JBIJPPPMM3j00UcBROszsQhic2dnJ4qKijB27FhHmbC2A5cvX8bq1avx3e9+114pOwp+PPvssygoKMDSpUu1+dn0IXKCZKHuxklEQ9o++mqyZMkSfPTRR9i3b58jL8x+dXR0YNmyZfjnP/+JUaNGuZYLsw8Wpmli5syZ+O1vfwsAuOOOO3D48GG8+OKLWLhwoV0u7L689tpr2Lx5M/72t79h2rRpaGlpQV1dHWKxGBYtWmSXC7sfOgZjc1j9isfjeOSRR2CaJjZs2OBbPix+NDU14bnnnkNzc3PG9gzGh8gN2Y0bNw75+fkO5e3q6nL0qMLIE088gR07dmDXrl3SDovl5eUAEGq/mpqa0NXVhZqaGhQUFKCgoAC7d+/GH//4RxQUFNh2htkHixtuuAG33XablHbrrbfi008/BRCNzwMAVq5cidWrV+ORRx5BdXU1amtr8dOf/hRr1qwBEB0/RILYXF5ejv7+fnR3d7uWCQvxeBwLFixAe3s7GhoapP2Qwu7H3r170dXVhcrKSvs7f/LkSaxYsQI33ngjgOz6EDlBKioqQk1NDRoaGqT0hoYG3HPPPcNklT9EhCVLlmDbtm149913MWXKFCl/ypQpKC8vl/zq7+/H7t27Q+PX7Nmz0draipaWFvs1c+ZMfO9730NLSwuqqqpC74PFV7/6Vce0+2PHjmHy5MkAovF5AEBvb69jp878/Hx72ndU/BAJYnNNTQ0KCwulMmfOnMGhQ4dC5ZclRp988gl27tyJsrIyKT/sftTW1uKjjz6SvvOxWAwrV67E22+/DSDLPmQ0BSIkWNO+X3nlFTpy5AjV1dXRmDFj6MSJE8Ntmis//vGPqaSkhN577z06c+aM/ert7bXLrF27lkpKSmjbtm3U2tpKjz766LBPz/VDnGVHFB0fGhsbqaCggJ555hn65JNP6K9//Stdc801tHnzZrtMFHxZtGgRTZw40Z72vW3bNho3bhz97Gc/s8uE0Y8LFy7QwYMH6eDBgwSA/vCHP9DBgwft2WdBbF68eDFVVFTQzp07qbm5mb7+9a9f9WnfXn7E43F66KGHqKKiglpaWqTvfV9fX2j88PssVNRZdkTZ8yGSgkRE9Kc//YkmT55MRUVFdOedd9rTp8MKAO3r1VdftcuYpklPP/00lZeXU3FxMX3ta1+j1tbW4TM6AKogRcmHN954g6ZPn07FxcU0depU2rhxo5QfBV96enpo2bJlVFlZSaNGjaKqqip66qmnpAYvjH7s2rVL+31YtGhRYJsvXbpES5YsodLSUho9ejQ9+OCD9Omnn4bGj/b2dtfv/a5du0Ljh99noaITpGz5wPshMQzDMKEgcveQGIZhmNyEBYlhGIYJBSxIDMMwTChgQWIYhmFCAQsSwzAMEwpYkBiGYZhQwILEMAzDhAIWJIZhGCYUsCAxDMMwoYAFiWEYhgkFLEgMwzBMKPh/W78aekDe1CwAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(imread(para_cell))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'C92P53ThinF_IMG_20150821_150457_cell_111.png'"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.listdir(train_path+'uninfected')[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'cell_images/train/uninfected//C100P61ThinF_IMG_20150918_144104_cell_128.png'"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "uninfected_cell = train_path+'uninfected//'+'C100P61ThinF_IMG_20150918_144104_cell_128.png'\n",
    "uninfected_cell"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x7f9aaa2d0fa0>"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAeEAAAGhCAYAAABWEgxiAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAADNK0lEQVR4nO39ebxlRXkvjH/r9Ok+PTc9QDcNzWSaoOKISoIYMAp5icP19RONkqgZfveD1yESEgdCci/mEyF67yXcK9Fc8uZVbgzXvDdRY7xJBKOihBiRIY4B1BaaoWmBpk83PZ3uXb8/1qpaT1U9Na219t5nn64vnN5r16rhWWtV1beeodYWUkqJgoKCgoKCgpFjatwCFBQUFBQUHK0oJFxQUFBQUDAmFBIuKCgoKCgYEwoJFxQUFBQUjAmFhAsKCgoKCsaEQsIFBQUFBQVjQiHhgoKCgoKCMaGQcEFBQUFBwZhQSLigoKCgoGBMKCRcUFBQUFAwJoyVhD/ykY/g1FNPxdKlS3HWWWfhq1/96jjFKSgoKCgoGCnGRsJ/+Zd/iUsvvRRXXHEF7rrrLrzkJS/BRRddhAceeGBcIhUUFBQUFIwUYlw/4HD22Wfj+c9/Pj760Y/qtKc//el4zWteg6uvvjpYdjAY4OGHH8aqVasghBi2qAUFBQUFBVmQUmLPnj3YvHkzpqb8+u70CGXSOHToEO644w68733vM9IvvPBC3HbbbU7+gwcP4uDBg/r7Qw89hGc84xlDl7OgoKCgoKALtm/fjhNPPNF7fiwk/Nhjj+HIkSPYuHGjkb5x40bs2LHDyX/11Vfj/e9//6jEKygYKl557ovwG697NTasXWNYcoSo/pRxavfeffjIX30O/98/3oocg9X/fd5P4+2/8CqsW72ySqiLVnVIAAJVswJQnzYEsGt2D/74rz6HT33ZXRgXFBSkYdWqVcHzYyFhBduULKVkzcuXX345LrvsMv19dnYWW7ZsGbp8BQV9QwBYPD2N5cuWYtXyZVWaEFBMSUn48OEjWDw9DSFEMgkLIbB4ehorZpZg5dKlupyU0qhDjTMhRDPmBCAUIQuBQ4fmsHjRoqz2CwoKTMRcpmMh4Q0bNmDRokWO1rtz505HOwaAmZkZzMzMjEq8goLhQtb/SKlYt0onBNxorW3ql5CyqQscgeq2AQnZkC+ITIV3CwqGjrFERy9ZsgRnnXUWbr75ZiP95ptvxjnnnDMOkQoKRggJMZDAoPnEQAJHJHAEkIel/sOgPRFD1uUlIGQ12AX9kySflPV3NPIMBix/FxQU9IexmaMvu+wyvOlNb8ILXvAC/PRP/zSuv/56PPDAA3jrW986LpEKCkYDCWBASFAAkKI+VWugEpADXolNqt+jybKGMan/qWWpk7to4wUFBUkYGwn/4i/+Ih5//HH8/u//Ph555BGceeaZ+Lu/+zucfPLJ4xKpoAAAsHbVSpxw7HosWUyGhzQ+ABBCC7l8LA4TQuCUTcdh8fSiJgaiJkFpkB8wPTWFkzZuwPNPfxoGg0GS7EIInLTpWCxetIjhTxWQFZdXSmDxokU4eeNxeP7pT0vyCQtPkJekFYfK07ICmJs7jAd//DiemN0TLVtQMKkY2z7hLpidncWaNWvGLUbBAsWLn/0M/PLPvRQbjlld+VfrdKlMtxo1qQlFH4JokoS1rRG2bvVKbFq3FounK5JXgRv2UDx85AgefeJJPD47W7twG5JSee00IYC1q1Zh07pjML1okXNtLgn7WfnwkSPY8fguPLFnj1cjt6O7VX16bYGGhHUV1j1Ut40Gi0EIPLF7Dz7xD1/El+/6llfGgoL5jt27d2P16tXe82ONji4omI9Yu3IFnn7KiTh+/boqoQ5ekraJV1jEYUPljyxzDfIlx9NTi3DChvU4YcP6sLZttcmSnSZ6msRorSTDoqkpnHDsepxw7Hq2KZOAmWPhErBvza+itOn9fPSJJ7FWbbMqKFigKCRcUMBBuWqVq9RWgus8at+tjjbW52RzmtFaqywknWrPHnloAHOTV1jpptxUHljm3iZTpb7LOqqaVlkL6JeLXAvV6I1rEvX9g6ybleZaxtoC5bMMFBQsRBQSLihgoCKFhSRcwsU6GeRobTmqg6zotiPvnkFCoI0QfB6TYaWbUXqI2JG+YW8ppel3JtqsUSJAyDYRWycNS70MLTgaqUp0dsGCRyHhggIPBESjvak0hscE1YJ1dJX6WhGcqNVLQ+MDgFoLNHncqouBqUUnEJqtaXqIUBGpzl/Xb8jEEC1HvtpFTIK9DF851eA5Lb8QcMFRgELCBQUs0pywQhEIa/6tP6WsyFxSOy8lNcVDljnXqVKyx7rGxB8z4crSN2oZRDpATbqEKdW2KuY6aBqRVmcxckg0QW1SQNSBbsL4r6BgYaOQcEGBg4StPCCcY1uEDQIGUeyYN1PBOm/7VXWV0kueQONXzflVsRipm9cjWJm17buJwmpORpR00aw+yEtEBC1eULDgUUi4YOKwdtVKbDluA2aWLDZNnHTalnQmj0/nNMfTNm/CkunFbl0gbUmlyPGmY+6dzZooja1MlhDkUsyoadWmNOXVmqR0TNONX1gax05zkheH5tP867CqFRVWpynlWTrnaCnlQ2+qoQuJxYsW4dTjN+GFT99q1UUjsT1CO/LxScbaycp2aG4O2x99rOxTLhgqCgkXTBzOOHkL3vLzL8Nxa4+BHAwwqImheger0OZfKP9qgnYoUG+TAbBmxQqsXr6s0WIVkZEgLQWfBunTWjURyzA52OxgbJESzXnlj24MwGa9gkQiC6O+cJNNefA8awpXZxZ1PU0hEQ3BarRstahR927lsqV41YtfiHOf/XTQALf6YVXXTRZZ3GMW3hOi1sCJi8B6Zo/uehI3/J8v4J/+9bvBKygo6IJCwgUThzUrl+P0LSfgxOM2YDAYaHKiL0LnXmbhwtSopjS7Ed+oFWhVvV7S9XGacLVg65S/GEN40pGhkdko59TNBThVGd27ErhP3IKBK073N9mWAa4IVcV14JqKBZOYXrQIJx67odonDR8JBwjYz8rV//QXpJScRO61P34ca1auiF15QUEnFBIumDxoDbXWTo39rnUWwywbIRFlOtVKkdLGGv9sk0YKhETUfEGI3nMcrifcTkyX5Yv37221A8SVlZm4xL2yaSv6ABBCQsrGJy/pgkgXpI3CZGDDI8EsxAjpS1mt3ATRxE35ZOwxFxR0RiHhgsmE0lJrIgbAcwtVBk23pW241YnV3C2al1egSeMNuZbWJxsSJ5bjTrG+LhkL65Pm5Wroi3jdvbu+HVWagCNNN+VkY2kQihil57na91y1E+gEVGZ1MKi+SLgvECkoGAUKCRdMIOrpXRNkE8wjqMbKWGPdtzkJY+uQn8BC5CvIV27Cp2bvvjRgUxb33RhmQl+cIsk9r+oVVtvSTPMYDZwlhQ7ksvcp+8rze5fdFQJdQDVteV8soqspKnDBaFBIuGDyIBt/axOFrIJsFBlPQZsYma04U9rwzBNUm0mYBj4p7hjGTtcYkduy6xeGeN71nApuH7HvhR0NQTIVMSZj9rWXdhHDCW6Zm2nQmn3Pra/U7+zm4V0aBQXDwlQ8S0HB/ELtDrYCn0wfsDYEE82t0ZBrMzZg/NG89DMFtmdWQGBqCBScQ8B2YFjyvuBAvaFy6fuOoRdSdnl7cdU8VgGW0O22ms7hbx+uRu/3/RYiLhguiiZcMO+wdtVKbNl4LGYWV3t1heXM3Xri8focUGtORPd0opKltEiSU30BiLx3FbMBP5HyrpmY8+nyL+ZoC3ufsn2cW499rOoL5TczNx+cr56W164DogRXHE60YKstc++2qT3TYABDI2bM2UsWT+MnTtyMFz3jdPYyDs7NYfujP8YTs3v56ywoSEAh4YJ5h5886US8+aKXYdO6Y6oEI9IZWLV8OdasXG6UkZAYDCSAI1U+ag6VyuzsbklpyndEPGC6d1CK8eZJ0IQV2fXrr3bzcyZqf3hbet3cNiObiKmVmnIza5qusWbFcrzmvJ/GS1/wHCNdtfboE0/ihr/7Am775vdaSF5QUKGQcMG8w+oVy7F1y2acdNwGTaL2FM2ZLen7maU2NzMakgVDE2IzpMcW+4gk9V3PtgZPMuvzlGCSiYu7h0y7cQN6zMzrvm6TO3agFVby/FL91kTJZeVQpFt/CrhErLepketbPD2NE4/bgBMNMRtNes3KFVi9ouwjLuiGQsIF8xCVT0/t03R+uQhA9cJ/oKJZafh0Q75Dzgyr0wz3YKZe1lILdqJ0FRE44c72F0G0b3/jqQq69osn5rWbra6DSifSKwS5XCGrZytIIvdebP0CEdoO16AwPylhczeGpFeLM2thUp/3/NJjQUE2CgkXzD9IAIMBMKhJibyxyVSOhD3FIuaX9flbw1pawlTb0Ycrpayul6tLmGlacdeEzVRI7K+ClHOyqGPb9xpBU6cpV1WXW0+6CVtA2IJojbXxEQud1+0BvKQWbHE493F9bPufNRGP2P1QsDBRSLhgfkIqzbCa8Zqf+XOz0l8mUr8B7ORhAnhSyDj193pj9XgyaS0vWC5UleecTU7sm6fAmMS9wVTConSw9zlFthB07ere1Mf28zM8CL7FQ3T/t9sw935wel4HAXKEXVDQAoWEC+YhMnydMImE09DYFsiWm8FgQN5B7Ab5pCKNeLmEaqHRam+yx7yeCm6fLleHV89k2s/y58YlhIp4d4nYVFmbl65Y7Jwiik3q7iErWUFBVxQSLpinCJuVFcwX+OdprebLPiSmpvzb5of24oaITzcF9taj1qLI8AszUtqndfX3mi7oYC3nFDFRN7/XTO3iGTZ2Vcz86rQlVSRXWhctKAiikHDByLF21UqctPFYLF2ymJ3IfuKEEzCzeEmTQPxyCo4/0/ruI02OsHx5s33HTFtcWRVEJpk8ber1pdE2u7bRqp46sClqCY5EphvBWnWSvd+ZWzxosgTdJx7TjM2ILfpNPTclx8ySxdi6ZTN27flJV2ZagQcHD83h/h07sWtP2Wd8NEPICXw32+zsLNasWTNuMQpa4uxn/CR+5aKXYfP6ddC/k4smAGvV8mU47pg1WDJdrxF1vFJDYspDOSUExJRw8tgBWByp0D+1T9a3vcau2wfONK4XGgF5UtDWzGynpbSRK5/PJC6BIBEF27HvJSHXAQmW4mQ26hV0n3A4rNl5/4qxxa0uKKovhw4fxs4nnsTsvn0wSnEkzMi24/En8P/+7c342rf/jRemYEFg9+7dWL16tfd80YQLRo5Vy5fhJ044HidtPLbmJfKmKuO3ayVLriqCNvh+YqQTSUq+tmtVdX30OlLfVjWMdz3H2vGlx+pi9zzTA+HPx7fPBaj5LRYhjVhHcalnYSq7SohQE6Zlu65nyaJFOPHY9QDWE4mtCiwSpkFdK5Ytxarly/gGC44aFBIuGBMEnNkwwksx83AuUSotKpUQbRNoLH8tFLuQSCX+tuTbhjTpuazXUPrqQRdTdL4mHnpzFvvyDjMzXFO1NE/7pAqJahA3ORbwM37BUYVCwgVjRNvAHXMW9REOZ6bkfIkx3zCtL4eIDYk9pu1QXV0jjEMEHCPhlPq6yhcq3wRZecoiLSiKi6pWNVg2l9QaDRnsI+9WKV9VhYePehQSLhgrKoVAvaChgqMo0MmTRN0Go2WtYy5fTnoyGC0rdbuUOrZJIxZoltNWGxN363vSgaN9BCztHEbUFFzt0reFS7rb4GSA2ZUZWXc/WS8TaEcVZvNk6df4hKXHHF5w1KKQcMHoIckfA8ciKFVkau07lhID4WpKOWTnO99lq492/9FmWmjLXRcCMcLO+bGGWJ3jgiO99HF++p5z7hJVLFb1ZrJ6cSQUp8pqAUnczSEBuddfzq+7WjAOFBIuGA9qMgVi7jHtUDVnLOmfXlO3IAXFa+mP1SUy2wzJmBPElULAfck1n6AWafbeZL1LyUhzF1peywioVi71h6wjpHkHs5Us1MKMBogVAi6oUEi4oHesXbUSJ288DstmFgPMRtGf3HICZpaYvwfMHZNE4zhl8srZD0zb9pmAfZpXXxNpisnZd59SfcoxAg5t6QrV7c1ri6RXW8I9jsgTg1RyOOZoRo76hOOnZzKy95aYlull0CYrM7jN08Ig56WLF+OMk07AU/v3e65KhG4P9h88hB898mjZZzzhKPuEC3rHi55+ut4HDMAJTFm1bBmOXUv2Addgu+JA1mZo01SbYza2tUB7D3GwbP2vpQux38yctfiDQVI7ukZLA/f5fOn159wDrr2U/HZkd7I/2a63acAlF2EyTpepKdcKImF20za+c51PkH4wpV4y0rxsRLV46PBh7Nz1JPbsq0i4ab/JW9Vp73OWkAJ46MeP4f/97E34+nfvTZKvYDwo+4QLRo6Vy5bitOM34uRNG5tZmFVwI1ovUzA3Klm14321Iq2b/GseSu6s841rNwRf1LZ9PhaVTYm76ws9Us3aPvntuura9GOlGqvRQq0ycr9M1GbrWfbWNa2xNtcf2ofuLC5EXaa54vo6m2obMaqDxYumccKGDXUF5H4wvntK8AozixdjZdlnPPHwvyy3oKADJPm3U2TMEJCjCQ8LnKmYC5xq68uNoUsQWK5WbS9WvIsvrnhLf35cJruQ8itD72AX0rVs+NsEINWvPgGVubsxcas+J6VkL6kqr/6k/nSek/6QSB9YBfMZRRMuGB70jBTWXrUvj52EPfkxvKChfumOqT9CrDFzdF/7h8e5EGH9z04UVd6vafnq575TUI1XqCAq0ZAyG+zFGNqV9EYctAxdhf0cqbmg/pwyW9Ja/rA7acHIUEi4YGjQc5WhmZh5FP+SQFJ+q0jAdGtO2/6ySVHGxnH3mc4J8Mog4Jw2FGIk3ZWAUyKKQ+D27HpfqOHxDw/DKuC8TYv8FnHS4lCYB5ISqf2Cjzpoy1exNtcLYUZVq4qF0qzTr7Fg/qKQcMGQoIx6FgFbE0fz43PCImC/T1LlVw43bfq2FYQmmsUvJQ0y8mnjHcERb+pLNmzTakpAmo+IYwSc8/Ywn4w++Hz51F+f8/IQr0kcXZREde2iWRxylYWi5tm8Kr9o+iqLJojPjPQWjYlcETCk0R8KJhfFJ1wwEnAEjHrLBj+PuNNbE5xS/+IRDZby1RGYJRXpCKu+YaDLizKAfD+2zxybZJZFmORD7bRBG+3cu5DoLA3RZCGcvqkXQcltKf8umo7OjgV+sUUSmfYKAS8EFE24IBtrV63EKZs2YtnMEvekBM44aQuWLVnSaKxS663wxxcrkqITLGcPNLVrqkXxAT9WEalqEabaFFGC+zDf0npie3/7QNsocp9c3N5rri1aR9uXg6jIYq9FxH/KyqQOBb8PWDfslsm6f0ptVmXMcGgrH7k0e50oKll1/0STUcrGXw0BLJuZwdNPOQkHD81Z11RVuv/AQWwr+4jnPco+4YJsvOjpp+NXf/4CnLBhfT2ZEHqV1U+0HXvMGiyeXgQMADmwSZT5Zu0bNbslMctRP1sk+MZ9GYOLysRXmQnlwDQH+vyftlk4ZPqdmppyiC3V9Kzq58Dtec7RslNeABKSNWZOt7XqFFM4W1ftUrBcrtwXNzUWLOCcEkFez335SZUHOtBB3wPCr0II3fer44ZEm0sg7gyByn451fye8d595ss+VL4Hdz6OP/vbz+P275V9xONE2Sdc0DtWLF2KU4/fiFM2bWwSDc40J9wUM6+dw9RsqXriKxX/nV6fFCmkGEvj9vS2bcs+dgiNnOu6hvaRbeh76Bo5H28nM7Pll81xGTjvaoa9biPm4YRqHc1ewojf8pQy+qyh3GsrTHORWmbJL3SohrxkehonHLueXTwJIbB4ehorly2NX1jBWFF8wgWtkDX3J05woe9uAbcRWmSUBh5f4JUiI/qXU599rNM8eftESKuOLSToJ3ecKwd33A9In2nTXaIEnI/YPdJ9aSAxGAzC42byjJxHJXon4auvvhovfOELsWrVKhx33HF4zWteg3vuucfII6XElVdeic2bN2PZsmU4//zz8Z3vfKdvUQqGivgAF/Q/KwiKrTErQMfWEhqZ+gwW8rZuXQtHwLSuXJlyA7jaBnzZddDPEHI05z786cNYbKjgq7qFdnUktxXPmZSnzjeQA2eB5/61W1sUjBa9k/Att9yCt7/97fja176Gm2++GYcPH8aFF16Ip556Suf50Ic+hGuuuQbXXXcdbr/9dmzatAkXXHAB9uzZ07c4BcOElM2fCvmkk28TBcWSBKchcr5XI03/SbN5q7xvYuqKYUUNO5HankULdy2GTJGFDlePt66IvDnfc+qiMobKhBd1OaTanuw5N0rzlyaVnRbuO8qELvk/0EVfoeBJQO8+4X/4h38wvn/sYx/DcccdhzvuuAM/8zM/Ayklrr32WlxxxRV47WtfCwC44YYbsHHjRtx444245JJL+hapYBiIjPEukblceeO8mmRs9+GIJh7OJ9rWB9pVDictcr7N4oD6ee16uQCsWNCWTzYOnI/ZI6nnOFi7LZSWrZ9nyMkk6+Bm4o9WB77FiFWTN8KQKVeIeP5j6D7h3bt3AwDWrat+UWfbtm3YsWMHLrzwQp1nZmYG5513Hm677Ta2joMHD2J2dtb4KxgzUgg4c/wnRQ8r7h0TASv4CK5fAp4fE6hvjzN3D1Q0eKqpPgXpbgoVitwd/Zm/HV0ZrJyBS2N6mvtDF9x4KMrwRGCo0dFSSlx22WU499xzceaZZwIAduzYAQDYuHGjkXfjxo24//772XquvvpqvP/97x+mqAUE61atxKmbN1X7gJlB/IyTt2DZksWeSVGYAaF1RGfqW4BDvsQqMtg0uzltd5h12ky8bUy5dW5VQ0IedSyZc7zZk69D6VRpb94K1hoLHrOsGqE81aIqHpBkasTm/Wuqj12P+bz08xPq5wL70oIp3J8xVOl2iu9eGTKpAGlLeVav81BJy5cuwTNPOxmHBwP2ruw7eBA/fGhH2Uc8ZgyVhN/xjnfgm9/8Jm699VbnHBt+75kQLr/8clx22WX6++zsLLZs2dKvsAUaTzvhePz6Ky7AicdtgBygcUPV7Lpi6VIcs2qlO1nJhijMU56JLxNpGjbXh0ajDsRNpgqURHwLB5s8+XMcIfnroehnsRIj4KT6EqXh72+iWduTU9cn4DUH9w/PM/MJaUHqfOZCzN7lvH7VKvzC+S/GRT/1giqXGTqABx59rN5HfF+rqyjoB0Mj4Xe+85347Gc/i6985Ss48cQTdfqmTZsAVBrx8ccfr9N37tzpaMcKMzMzmJmZGZaoBRZWLFuKkzcdh1OP3+jEW5lbIJjClhassnX2lyYVc0JcdHqb+bW9lkvrUOV1Td48/nYUTflMm833sMwhwg/f4D7I1obPVxzfphM8m3yG1TgTZTAFESx56j2/VFtlrDdSSt6ny4hAXciKiMmSyLjIJYsXY/OGdfUp1zUwJaawfGnZRzxu9O4TllLiHe94Bz71qU/hi1/8Ik499VTj/KmnnopNmzbh5ptv1mmHDh3CLbfcgnPOOadvcQraQJFu/ZlEwMT/JKrM5mniL+WOg5PeGPxasS04gI/k1KdJkFXx9oFSXXyp9vdGFrq32tbOPb7LxHa7+MfbbJEaBtLvd7XyFPUhkBBIpU5R647vD6isTOpVW2pcDujg5MVqyjfyaaVfiBZPt6Bv9K4Jv/3tb8eNN96Iv/mbv8GqVau0D3jNmjVYtmwZhBC49NJLcdVVV2Hr1q3YunUrrrrqKixfvhwXX3xx3+IUtIBEPchpmk3AoTlQSq9ulT05zwMCDqHRmmwSM2qEIjzDh9eCSIbxwgr3e8gUTs5EthB1IcpwedPlkbPFyXv/hJvPjgonTTtlNQELNO93jsB155h6rVdQGoQobcG5hipTNX0dZpvFVcFw0DsJf/SjHwUAnH/++Ub6xz72MfzKr/wKAOA973kP9u/fj7e97W3YtWsXzj77bNx0001YtWpV3+IUdIGxGq9plZpOPQOZGOncc57Aq9h2m1A7o4QZcFRJYcruMyeHzjdI9yu3Q3PP7etooN2kkQlbXb//XKq31+euCJvu1b3PIXt7K1kKgUefBiVdtdJS90ZwcrvjwJCJ+osF80tOiogFqVc9M/tZ2geJC4SC0aF3Ek4ZEEIIXHnllbjyyiv7br6gBzS6kDVapZnHWz7Jryedz6kp0zvSfa7w1eCTrbpyITht3afl9o8cIo7tT+5utk3QzKqWEtP7RRu/PUvEslEqTc2XLDwD1fufg2tV4CxMvvJGTXqffF2vdhPVC6apEMfW+YWsfrZYSGAw3GdTkIby7ugCHrbJ2ePT9KGPVx8ODz7ZfD5R5Y/1abn9E3OudtfnvWtXl8+PPDq1K/ee0WOluHoJuD6vELPyGHWQurQl2W7LK5OVZqi+wqieKN6MHGbbGFSFRjfmCnwov6J0FGLdqpU4bfPxWL50Rm87onjmKSdh+VIzGr0xLKr9lKHgE1mvyN39wfabl3IngfaTRkwzS9WiwvVze5vbosubpnzlU/I3Glk4f+gNZ+nR8HZbVU8zyIWXlpXH115o722lCUuri5Cea+djW+fbN8rQsp7HaFhBtGlbqsrcNnU+Q1Su5lq+WgIBLJtZgmeddrJj0lbYd+AAflD2EQ8d5feEj0K84Iyt+P+94uew5bgNjYGMaL4rls5g/erVWDJdr9Fkk4UiRMJmtbyZlDPFGXtQnXrbk3BTLyOLagtxUomBK+cjq2EHZnVZ4NiugZgstlm4IeEjHtO+31UgtZYovaTiuw+56YbcU7VclCw7Lqq4e8SRsD9gjPRMO5rZKCMNu2ZQTlGR8KHDh/HE7B7sO3CwMsVbRR549Mf407/5PO645/v+ugqiKL8nXOBgxdIZnLTxWJy2eVOTKDVjVl+ZcgIBfxU9sgrTqMy22l3M30lJvCFVDh5tgpGpLUnmbDvi0NasGqoz1j5nGg2RbI6cvsCvWN5Q9Tl+89B1GnUpLdHKF/O7h9p17isdYCnyUy24NlEbmrJuDM24o8f192ZMNO0vmZ7G8evX6THDDQTbIlbQP4pP+KhERYqGlmb5PPWRMSn6J6A2+qk9iYp6pa9+/jBEpcHtMS1ksevu4q/uSq652lxuPV3OAbmLBM4MnFycRc6e6VA+up/ZtszQ8zQtB3Z5afuYO9TlZoCuWzD3PHa32NHG1FPQP4omfJTCeM+OsWL3mwnTkE40dB9mRcDupieutmF5UHyTXMqWlj6JS9XXJvI3te6UNkMI+V5T6sjRZFW9uUglYPVdmeB98odkznq+YVNNuGhw8Sm01UlIUWvAYbmchbDnuGB4KCR8tEMtzmXzvb+qqW/NPsmYksFPnDl+1JzAHLrlIzRZ5RJGqkycLMMi3jZ19rfYCdx7Jt0OEGsLn0k95BIZxgLP239U4JV9rL430rGH/gatfMYl1bZqGiJhbH0qGDUKCR+NkKh+mGFgjfVBuFjMt1bnAoQd3cqb4YT9JWHSTdVEkvzMSgY1LwnPW5ISMOz4xj6jrlPbsOEjqphp2z6f0o7vGQQ1Qc8CLrdMynn7XmT3Gb3orRcGAmQw0mAsldl6R3SKnI4vXpjJ9bBUb/jSrWuCduM7CvpH8QkfrVBErHxJAQL2BS4FqiaDOs0PxpmiuyBJ+wydo1HaQyC8rm0Nk/RTydg+Tq3DJuYQ0aX6f/MJmF9IxOTiZOfKZkPSP9kQsvLzNi0macPOQomwrICAkEKnqSZ1zBZpvmD4KJrwAsTaVSvxtM3HYwWJbKSr3zNPPbn6rWCVpFbz1RednjupSPqvx4TcZqLqg3BSo3vbmkNzzOCxcymm0dSJv29fap+IEZ5Nol396tZZr+El5ktOswj5y8fgxCBQ87Ksv3hE9EZyU/MzACmktv5UpvDGbeRozAVDRSHhBYjTjt+EX3/lhTh543H1srZKV37P5TNLsW7VKjYCuMv0y06YmYE+9sQ5Uh9djbbbk0aFYZFk0G8O8xlxQUzDkssOosrRPLln2YevOQcxUrfz2URK3SRc+9x5zgXQkKt00iUh+ob85+8YWEgoJLwAsWzpEpx47Ibq94ABYm9SA1iZonifW5sgFS8BO1XYUSPherpu6wm102WbTi661jdKk/h8XoAAFYkYzguPRh2zaPRxzXZv7mI98RGpEafABFTlELVDtCpvHRehtOz53gcWEgoJL0QQ0nUJmOSxi9XOIL1laCgTf9zUVyaA8SLnGQz9eRGtV9hv0Goil2ruSO+vffXt0RjuXVSm47DGbOQnpm1ZR0cbeXVUltRkXMbhaFBIeIFCmv9YBKxHnJnm0TxH5SOsxBiuKboNwrr75PnOUsyjuc98KL5+5frUdQsdt8D00uR2e+vPsY4xAsRM13ZeU5NmLEI0eCTDElXQHoWEFzRU6COg7U1MrEad02sem08DMWRCzJkTfUFB7CIkVhfCRNx20s8xl6YunnKuOxVdri8W0EasrtV3KasEjy9aoL99xlEw1efcU/v6k6LkJZJeZOV1t+jALDRbk6R1smCkKCS8QCE08RK0GGMx32kOvNtZkEae0UjgFnKMUsufb+DuOxfQw5HaYDBIdlmESNFOc/Pwr1HhnqH6Qfv5tnAMIeUe9t1HlYFMRYc0DVn5JuMWTjzKPuGFDGkfCzQjLTywR2kWFp7VwTDIclIJeBiydq0xJXAutR/5ycjcQU7zGcf6nybfqJEarc3J37bO7IBE9Y/2+9onC0aNognPQ6xdtRJbt2zGymVL+Vc+KnjSn3HKSVixdKm/gbpSuzjVIIzJjb5OJ9QwFTaBuCUzA8Q1ozSMWrsYBWLm25TFkm8rWB8ypJTljptE/U8NfyChW14FaMnG6xLzEyQiVdvPuS99LQZDliqvPDoYS5n2AdBXWdZYsXQGz3naqVg83dAEfUR79x/A9x98GE+U3xvuhELC8xCnbN6IX3vVhTh188aKywZ1cBUAtaFPGFzXREILAMtmZrB21cpgG8oU6dtDaZKw0URgUeAn4NSJpu9Yl3GT7Si2OrUhVpWP5g/9hnDbaHkuUMhPwP1A9kS+wPD7z1j6pyJfdQyw93/96tV43fnnYv/BQ4Co+4DOK/GjHTvxPz77D4WEO6KQ8DzEspklOOHY9Tjl+E1Qe23Nl18IYlKCyYxUeZDhKA5vEJJNwGahYPk2oJO0sNK1XC0JgB7bBN9XsFNb+foCZ8FIQV97sHP240brasueFqf0oQVzcnP3rA/LQCjNaAuyHwWfyqy0YaviJdPT2Lj2GC2XEIJ4tCTmjhzBspnye8NdUUh4PiJmfqbkSqMs9GnJnEvwV0Xa79M3bJvvYgFgfQSITZ4BevwY5qLD3rdO14s+t0R2H2zJWMmWmxFHL9W7pUfapgFiujascAWtUUh4XkKg+QUTOotIogGrWcvSlOFObpCCDX6iKYI5MvIOkYBzyvUy+aNvQuZrDMvavxTDgB0RbafnPkdfP9XzeSS4qjUZZ2C+EnCD4VCxIKsgo3ZBrR06AwoB94NCwvMYhpmRpDeUrEi50Xypsgyg9h0nkATjz+13iCkfpJtWSxNotbEx8hOfnUbr4idt/pv/J/R0TtZE3ibIJp+AQ7QdIydu/2pbM3YfcNaX6jvi/ud0k7AwPphCTc4WpuEY2pRPeX5AwFjGXFOr5Z6nkGHuL+gFhYTnIYSo/+rvLO3oRGmk2ZZowIxo9EHnH8qkHCJO+ukLDLLzdm3bhyYobT7uM+3riWT5aDu+sEVZPYx2BDkQzUdKXUcrHKtBRmfI7TeGO0sw6agW9/qnUAs6oewTnrdIGDrSImCaHBgc/rfxeEzagXpiGoQQEm4WlWa3wX1vS7zzY3ZoG1XcV3s57WdvdYmAuh0MFwTVpqwmffK2kkG07wNUi+xS3kU3SxOz9u4E20Jikr1HVhmfYwrSUTRhBsesWoHTTzoRq1cs9+Zh44e5cSct/0qd1hxKpzM//ZQtWLlsqVvE7vhCWOzrkdU2ZfUU4ewrK63FgRK1TmndXqhNBXYCRzstsqtGPO6I6WHmj8E2efOacLhcl3ZJilmfvRDwtKlktqWwTfi+LX68LB6ZgvJ7Stem/JAMqa6J1Oh3aZVduWwpnrf1aVi6pP5tcmrhALB3/37ct/2hsoUpgkLCDE7aeBx+9ZUX4PSTTwTg8Rd5CNhOl1JCDqSbVrOqox0AWDazGGtXrWIk40I9rShp+2xEu2nzruRhYJiElagHDq39vpDiE9Z5e9w+xrXhIy5OLp8/cz6Yl3Mi9BViRDxM+epGWaKlaX3tNJBSejvdhmPW4PUvfQkO1PuI9Uq79n9te2QH/sff/F0h4QgKCTOYWbIYm49dj1OO32ia9vRB4zuMQgJy4EYD26Y6MAOZD0BRIgiYSrQ1GJnVcXCyYE5lR77CN14ld3mt9/6mv5AiVpc+6tSOv/3AM7Uc9R4jSjCNFZ9qSIyVxSurEUBgNtbWkmCAXK+O7A11xwQi6Yq+yHNYC8igxUqSpyKaPKlacEre2EOn+4hpEIuq9+DcXNlHnIBCwh4oYtRd3d636BTw1MFXTsxifpOu40/jlGAyd9JBZVqtfZq8ujp3gRCCd++odd6nGaW+BKPKm94+hZTOI/PkCWfKkdffTmw1YH9xrSOxcpWpsE4kc7OndyVVTyuxS5hHevb1tGQvGEx70Vg0Yr0o8Lcdk6uL6dz223OLdF9+py5yRN3g3Ht6bPKNy27UztbXfGk8ZACAwWBeWDvmOwoJe9AQX9WzKBFHh5wMD+AAl5ptG3LwddGylAQHaoLwyKCvREhA5u06TJ181OTiy58yATBKfUw6Iqdqx19/Q9bpE2kuAftMuqYGa6uzgJeMueYFoUPCeNX987kwIiTj2cgVbtNXl/scxh6FrgTPtfgwhJnTJ/rSnM0ewzEukxE5REyX6oyJxKyUfMy/n0CdzygkzEFCE2nTWatTihSEADN4hdE/o/sZGb9sbtBU626uzJZov+3fSy6xppPz1sM/YZZvZOFW6+E2qdYcC7ZJSQ/KScunFvLOkcwJLikpWIgv5/UJcmsGuPckJXBppBM2lc8Y1GnFc+9fl/PJ+WP+Am6a8pij2TZo/Ym+Ca04FB6OopAwi1p7GcjKpCNqjRGAekuVMvWYurFLoF5SDZxPIl9tzqZSuyZhDuycWlau+p71ei9iBDbP0XZxFdu6Rr8rQkj39Q+nn87nx5K6nzsJ9USRFBndpv6CLBQS9oGQXPXS9HrCICbCKvil/sJW4SdgSduwz4dAXYbSTNaSWAPGMQdLU2Z7AowGbCQiZLZOXFAno+te2K55IxW1LDZcWYcxqcZcDiFNOM3XP6SForuO5rP1eM9C19JmIZgSy6FzpBCx5c+p8prt5buYCmwclSR8zMoVOH3LCVi9YrkVE1N9+4kTj8fqFcsNM6VBKFRjtfzFGozWq45DBOxowx5/sGHukfUvBEVIXV8DEDWb+9AXedoepgU3dPWkTlZN8wzqvvf2TBlNOGTqjGnCnGm7rwWijfnQ/0KuqD40UUkntIy6bbdcNd9JtiztSyuXL8NZP/k0rFhWR0hbTezZdwD3bn8QT8we3VuYjkoSPvHY9fjlC8/HT245oepAog48qI9nlizB2tXV7/FKKZv5lHRig5QJMTudmSPjVAKu4ZCmqqMmYFWnb8KzNVJ7EZCD2DSQ4p4yTfjDmQBHTuxev60Z1DKfTP7C+mxVR8TsHNNyU8zWNoa2tciyEPWJ1EjrWJ5hbodyFj3gzdHq5xQ50PRjj1mN1730XBw4dKg6V8+vqs4fPrwD/+Nv/r6Q8LgFGAdmFi/GpnXHYMtxGyCEaIhUEXKj/gJqEqm3foRWq81q3rJtkcFtFJHNpzTywj1uWiEE7M2UhNgWopyAHuO+BPIZGvAQTX9JCwGOqWvVMMk0mtCwsYBDvF5lMhSI3/O4jN2WIrnmcG9rRkS4Yc9sylokENKCaVofoNYtZPT5+YT0vkLz8VoxU1ifo5ZBLsKall88PY3jjlmjm1HzrMqx7+Ch5m1bRzGOShKWqHnM0lLF1FSTgfZZhlON96qqTijh9/+pbUAS0DO9hI5OFvamPml+GkND6H9M0MmEE0HL6f8pweFMPMJzPB4I58CXIYIhzdH93aHR3muuNapNOaROSdeuizFd2wvgtlHffBvDcxukLB66LDiztOjMdZmTVS38hZ+IU+sc/0wwP3BUkjDgMf0OBjURS0KoXAdvKJj6s4RY5P8dIIt8OSJWUITcvCrENk+HA8JSIx5Hi/wh55sv6F3pcyBLkVkfp1wUaBjmzPrTe39FY7QPma5925pyfMVs/Wphm0jmsT6o0mnEvZJvWH7tGHJ8v4Famo8WRDy/luPzA0ctCVMoE3LFuXUstCDpsDRf/SkbTVbnCqyoPcFa3sGokwVVGkh+4WQelj/NVy9nOuVX+vrIKh1oM5LedRCzkzhth/GRGSnahNlREA+i7fdQ57DLMRWFT/vyUXNxwF2SszdXmINK1+8jek7OLsaUNve0jW/ZvU/ValPQeSQgSvqIjUMRtRDs60WOShzVJGx2WAk5mNLar0G5hECURceAqP8gUf3IZqTdqvHWciutwXjJRp2mlbOQltDjAnxcA6l3LVjKKuAzMDF2aa+Pvccp7fd9X0aFShElktO4jPq7JMd2n+58f5XVS/bzrOY1aNwKteYMo+N4rYkwrB9HM45qErYhlbNYweigNe0ZvEe1YJW15eDlVrD0tJXebeeLHKYLbCTIHbypgVY59eZoMr5tOH2j60JhlODNwoL9rnYm+PYW9xO41QyK3GfF7oUPxF7YZUNbCnPKcGB3TdT3E9K/7uzaH7xWjQIDC5KEj1m5Aj958ok4ZuWKmtuIB1UCp23eiDUrl9cd2S2v0wzmIyZrfZqYoSWAqZYmJuRNntUe4cbj1pSPm+folquCMELPpU/FYZTkN0pN2VzDNtprynalmN+0CqsgPlwmKDF/0ZPgIhoR+tjSNAwY8SuKwImJuyAfQyfhq6++Gr/zO7+Dd73rXbj22msBVB3o/e9/P66//nrs2rULZ599Nv74j/8Yz3zmM3tp84TjNuBN/9fP4oyTt0BFAisTsJQSM4sXY83y5QBgELFauSp+a/qWmjzqf4SsfSq15qtN2PxEkxysEBtXjaCQGNRFKBFPATB/NIFrf1JNlkMF84xC92jUBNzX9pxRP3c6HrhjwL0W3z5jyRGuqtNqt5WZmswDnFzDgt3OuBcAMZhxESqxzCptMVQSvv3223H99dfj2c9+tpH+oQ99CNdccw0+/vGP4/TTT8cf/MEf4IILLsA999yDVeyP2edhZvFibFy3FidtPJYQKyEmKYGB1Id0TDcDEGq5XdGr7aNSEMQUJhvLNd1bnGv2DQ1Ccz8uySfpd/ppT3Z1WoJMfQdx+fKlDN/gPtSWyAliSw34abO3NzeYKGamVGj1/CJ+upzrk0xa2+t32uUCt1SshEXa9DglQjgVfVkwurop6BST+vyT3DO+/i+tg0jQpuNLKzDg21HTGXv37sUv/dIv4U//9E+xdu1anS6lxLXXXosrrrgCr33ta3HmmWfihhtuwL59+3DjjTf21n6ltJqDv/nemE5UJzE6i+IqZfYlfwKVZqzDoGT1p/lNAhig2mYkRb3dSDD/xfujvYAY1L/PObB+p7PS9FU+dU5NOgP9B4ek88EuajoidVwuxPGb+0IMesz9ta1bl8kuEZcPQkBMVX/6OCB3y8aTZWc13SEon75nxF17quXMmDuIosCV8PUHtq3IzXPHumS/OvdUqsrpfEnmkXCzRwWGRsJvf/vb8YpXvAIvf/nLjfRt27Zhx44duPDCC3XazMwMzjvvPNx2221sXQcPHsTs7KzxFwIlYHaQC/1P89XoO8oWDYeASSYTsulg6ljU6YqI3T+YA4pWRyYKSrw2+VHt3iVc+y90AWH4SLdPMo7KMMzKx8DwKeTjmzjbmrFzkXrPuYldCAFMCTUgK6IULjmpvG0XJIAa0u698sEl4vHTQYiImwVNncCIGyLiNm4yG83i3nOvWDN+oI1AVUcThmKO/uQnP4k777wTt99+u3Nux44dAICNGzca6Rs3bsT999/P1nf11Vfj/e9/f7Yc3shJ4k9q+kua6UaZRetvbmbDZkrPmzHU1b+1IUmvFvN8Q6GISs4s1ZjUg9V6fVShPYix/YltwE20nEmapuW0ScvF5oLc6wv5OUP1pJh7U/fEqvpy6mf7VEAWXxodJ8LMYCY2/pssmZz2W5R3I9aZxS1Tvq/nHiobc4UY7QiyqBduvqgMdFqI3GunWUewuj7l59MVkzr0nFcADEET3r59O971rnfhE5/4BJYuXerNxwWa+DrL5Zdfjt27d+u/7du3xwUhk8HU1JReSU5NTUFMTRkmMU4eTl6dl9RvXwP9NMqzKbX2nGScjiAyMbTVVm3zc+hvXGh758ag/Dpoo/2lmjhz6+8KR+sCf49pT9Fva/WImRwk5bnOlEWH7r+MSbVrv04tH2qzk7+4p+cf9C/bf7Y7jy1ReFihd034jjvuwM6dO3HWWWfptCNHjuArX/kKrrvuOtxzzz0AKo34+OOP13l27tzpaMcKMzMzmJmZSRdCmGOa74gq4Aq1RpzRJYRg9NYK/sWEqRdI/Y+hEnhq9Ykhmokjp0uTciGkTEZ28Ets0CdpNTFZAvmN13/SXqBX5WY9Vb7xgL0GSqAd6+YCkyhsbSsa/BSQiV3MhhaGVqVct0ixPvS2+JOuhub0OZKecn/byJiSt/f1bmAguNedUA/qR8+ZraiVsLAwgCGQ8Mte9jJ861vfMtJ+9Vd/FWeccQbe+9734rTTTsOmTZtw880343nPex4A4NChQ7jlllvwwQ9+MKutl7/weVg8vQj2k37aCZtwzKoVrOlO1r5dqYi0ZkNBTTpwSU2tloUynQlh0KeGrqZp1+y4kj3m6dcyg+uVJTVjmzkVQVHzkWMUj1iDKKHGJpqQ1sWNQR+SzGaZ0Pu4zRvgXL+k5zoidTEC4UZ723eXzo2p81XeMo60lXj/bZmUVUj1O94EbbYThCAPiJipY0QHrc3KWglrcRc8BAyEu8YorUDKL6vvs9232fzm9yzrCz02xjqtk0/zNaP6zqoVy/HCp5+ONStXqFJGq3v27cP37n8QT8zuSZZ3EtE7Ca9atQpnnnmmkbZixQqsX79ep1966aW46qqrsHXrVmzduhVXXXUVli9fjosvvjirrd98w/+NFcuWmp0DwJLF0/rB8oNXabICQjQsJTw+YjtISrWjTd4qPzcgNCkTMpaAlANzVag8xJJM5GYFUHuDaYohqXCDW6aEAOd1qOa3gImJIRPuXvZp+uxKxL6rsWs03jamnr1N1pZcOYhqa9RHy7XnqZfzExppqBaXbcHdf3fkWOlqMWotKriFDWdZMczn1njQx4wP3K5LSgk5GGi/pr0YiN4V0uSwSDXm5/VBjTu3H9GFEN9e2zZj8lgt1e2p8x6BLBx3zDH4xZ/9Gf17w7bi8v0HH8FHPv1/CgkPA+95z3uwf/9+vO1tb9Mv67jpppuy9wifcNwGrFq+DIDVMSw/kqPRqa5bD7yGkPxm5mRoLdic1J0Vq9FIWovGryc5WrCHRKRwBgWn5fuCbDiNmMs3dvhEUBMVneAt80BKPEA32XwqgZf1za9Wmte8jF6U+SAaDczTuQP9yFsn1/+EaH5ggCFfrs4UDdjrxkj1PYdkzkDUFaDSfRXQ6U5ZfDz1s8U9robY1ftce/x3//0RAJZMT+PYNWuaVoW5MNuzbz9mjoLfGx4JCX/5y182vgshcOWVV+LKK68cWpuxzqS1IXb1zcNctZvajM9so/Mk+XryJoIUVNa9+GSRQsT+NvImgHHDljc1ergPkvORV8qkzNXTZ9CO388eriNMRv3sAx7FAmNciAU9tSnn1EOekzoeyzjNeJDCWVosTCzId0dndS1qIw488RABq09WEY2Y0kJptAX3dPwqdRfuqN6HBuy4tGBuYWBfZopsbf1jqaBmW3DHlhypwT60XB+TKUembbVKM4+Zt62skz4ZD5vwUoLYnOj1IRBxqE80MTXwPNBmH3n99ajAgiDh6Are09G0mY87T4JC1Exi9x3LOxqUMZV47YhM+0CJZZsoTdGVvFIHYuXIxfobW5AtS5SJWmcUjj9MTSyRYkNaNBjk3zTGCcDK4nOd2Oc50DJsQJE6Z7fvrZHkjfSxXPJue/9T+wobt5DRdm/9c8zIuc8yFEXF5U1sQ7m9jDckUCJ2fGqSTLnheWshYaJJOG4K88N+vrpvNSOWNuQtl9VmZFC7E6maPB1pvZOjKu+Ljk6VpSva1J/8LKk/TMyfBXPMKpIKjtTaai1Sur3H8eCRRSYjjNPXUnzooyAwux02mBAZz6KjxWjYiFkTYlroYDDw58sg4mRIsIOBd29J47yUEgM5YOa+hYcFQ8KpBNckwJpcTK0XkA4R2zydihx/sOdsVvkmurqaVexFZ6jNWOCKN2+EeVIDunztC24hJEjTiQ8lupI3rsm1SghfXrsdO29EFk4mWztOWaT4+hGN6m8sCNwrXfn2OcTiBNQcDI/sydpt6JwlL+eioJ9chHaTVxiT/nzyZacScEiTjwVZxsaGfX9j/SNUryGbsfgh6QuffwFMOAl3gjJhEhW4WvTLZsuF1cmig1LEyUB15JTFA2taEzWxBlbterDVU4Dw5OtVYxmhOioAI9asi4mTJXeax/O97eW2jaoNPatYQJ/t4iDLzKAG5GszaTFA/lUyuPc6pqPDyOUz00d911FpSd6etfhhDYsuliZ+8enWn0LEuWCJW3VK65pWLV+Gs59+OtatWmkKWX/MPrUP3/3R9onfwnTUkrDmMNUxIasXeChyFgMzf0bH85nJ6WTZJjiiqVM4q3ZfW6Zhjq/TXhj0gaGaJAXR6DrK3CxY8hbeNG8by0hfRJxDwDrNOqaS+EzVPjgajb1Vht5ZxndAfyCeGo9TAnxsrdYxTzPXk4JRmdO7tBczw8fOOVow+Tel7dz+G40TkO4IPHbNarzupefi4NycuQ1TVNrOfQ8+jI/89ecKCY8T9Q/4tSipBjr06kuqXbhKgxRgA+Sj/jCD9ujKn0w2gSp6HfzS0EW82YYVrNS13piWmuxCTiWSgGk2WJ60kXrFvIXDbxLMDdaKnTc04sAE7pZztWozsMd1+6jf4/a9uL+SsykvQKxQVpU+AmbhcS1w7dtjfRREPIxxF7JccJ9t/MuqnaiLwdMl3PK8DIunp7Fh9epGARb6ABDA7r1PYcnixUE5JwETTsIZ2otebTVfK/2XfgegFGAxBceOK8Jra7NT5q/DJzkac6jgTO8jNH+nIkWkEPnmTsq2f4+re5h9ylgA07nXWDy51h+jDi2fdMpUBC8aRZrR+pPImJPdqSuyOp4nCJmUQz5aaulKCazLlYeFmqAFL5/bJ6yFkPqHJAshUl57MFGYaBJOhiJg+gmgUnyFOqyORdUxBhgYi+e0jqu0IeGOaT2ZpA/2fiZQ7Rnuoa4xQFifmXPlsLT8vmBGsk8OEXPUqcZTY1mwyngCe9xa1fkqiWrGdn0xc3zwGjy+8klALADLzsN9d+qsMvUinw3OdWC1zAtUm0IaLXgo4o0VC4eEa22JKk3sBCWqQCVJylAtOeZfCYqgl27VhzRZmAhKUu3AEtnk1aY+Yq4TwtJAggIBkP73zoSiIX0ahu8exCaC1EhKow71j2e8pppmuWvz5bZN4H2PeZ9flyPiaLRqlSlI4inE7tOQvH5muH2QbcO6gRwpxMnTNoDbR3FE54QE9LGQ8Y2JGOx+7vueMk69cgkYBJzaFyI15z0op121mGMmgAVExguHhFE/K+kfaA0R1wXUJKEYWTTfxcDsEH1oVJrgYSrk+rzh+yIy1myk9WwJDJIHMJIGgo9EuXw5wTpdoylTkD09WK4Jb7bEtnOvLoeIo8JRq46nLdpG6HzKQkz7fxMvOqZdhYnQ1bdVrc362X2/eU47dEwOE7mL2tj5NmOKC+aK9Qk7P1dnVBbF8QCjnOTDnrInHRNNwtTPYSia1qB0j1UN0ijaLLLcp9smGpB7/bogrGhqwKY2rLRgp9WcQApyT+y31vhk9n3PCQji6k29f9zL6H1MlyOHoy30tDBIrYWzCHQlYldr8OeP1ZfyfLS8WfewseD46kvSSOnC2brWkPXKqMLKZ2imSmnzEM2w4IsRSEWKZs+NYydffUvb9JHgvXeUDfJrcnTuVoeGD9D4MNIrUl8YLDzRJGzAtDkRVVM62nFThmhERnlYD1c9bJKYMDCD06JsIrv1ICL1+oJQ+vLxcSvzmJ+prUabvYBBbxyZhWFp7La22cYcalYI/gapbg+373XpN8YiVVWcaiUS/mfZ6l5odarZ15+KNv7jYRJwLmIEm1LGHsfUTZclC8z+5TeLy3oq1iwLPZ/qMhL+V9/Zr7KsygshsGbFCpxz5jOwce1ao6wi5yf37MW3f3j/vN/CtHBIGHCJUz9ck4jN/kCJuiktp0DYgDHPJGiWgNtZFSpzsqn9NqZq/wsI+p4Uckh+mKZl6XzrJ5QsVd4+rot71oa1Bu49bkeOIW2FyUEmsWwrhvrUi1BzoHS9b6yv29aG7LWzxewpi9MkTdtWDnsca20XQdy1tfFjcwttKlvuYOOyu3IpArbmDknGN1WWbM2WKkik/ilRlT1+3TG4+ILzcGjucFXHFLW6CPzb/dvx4f/vbwoJjw0196rgJL3tgZijjZW0nrw80Z0GQ0tj0OoVoGou4meRNQEbK0bjnHscA59XdXSwwVxdJoVU+IJ+0gpnZI35qVvUk3t/UsTlfJht7qc73bWTJ9wY04Dnebb1berqrX4llcZUy+FRknTdnJYrzGzu+Yxnneo75ZAbAJbim4/JGMvXy6Izck0N50qj39eJNIMmYkNrjmDx9DQ2rFndLCKEuTh7fPfsROwjnmgSbuMTDOYJaAyOlsM0ndWt7VU3oH3IShP2Dcj0ASQhZbpGSQmzixbQOqBNzbk9atvzx5jYIDWYiCuXAwlYwX6ZmmKtccR8hX2AdxfB+wCVydFHPK367xBMz20DqHz+a5Xm9e160kJ5dDtT/W5krJpoLH7cNTX3RzIBWwLcO3f5OdAk4EnC1LgF6IqQ6VbDejZ0wSSEwNTUVL2asslDMFVI8m9LmbnyUhpzgM8nbKdFG4L7VrGU8l0mXTVJ9KWddhBkPO3q5v33oJOFIBWSmJMTJ2Y6ngTMZ2n/9Q16T/z1m1vuQuZsdpwNCbF2cu9ZaPyHnkOu9WwwGKTNoa1hKhbqmMpQfap/CLQLhKnVlnky+RfAhGvCUQhBzGgkXWu8zS8M6QABENO1URnj77Dbk/RAvSQDRp0c6KRnD4akgUut480/qgbWHG22w92kdHj9TE47Vh72OGwizJr8azOXVMeZMMyVcO9OinxstHddX+NijVwTd6Nk+gtbuSetqxK1C4Yydm3e465Z1+PROkMRtBzi0bjS7Z6J2n2qDKrOtv0ESB85bUzTseCqnPq98R5AHTrD9OmgkPqfJrdQjjCl3TY9qfERg/S9HhDqrPMcE03CSatLZ+as0+oZiOq7cgBAqnfXNtmhjyUZpIKk0cpBJkjd00hdFUHrjkhFk41BJnpdnPXQEkXL4Aw8z0BMMHXHJ03z2NCsAmRtSGWL12FwSep76oAuNQz0oo6pxSBYo6MY2WTdUdWUlj1xCafr1k1WFiAhBTA1cOqli4jO5t6Mska/sMjX9w5qzp0iUn29nCbWA3IWkqmmZaXB+hDzdbP3X7m/nLFHO4vKa5azzzdzqpojbW1d1PGyrgnZuTNSJg0+rk+o2Jv5jokmYRtJiyFhfJinpgBI01+ntAUppdUhpDmpkQduvuPHNbEwc6wzAQQjItkKLFGYOlNAibhNwFConE3GTnCPlc8Y9G18a03DuvywfZsGhDVfIeN1fT4zXGb7uhw3OAy/TPUP12on8lVzo1pAMFpdJYr7fNQCSpcjCwkB6XRvJ9iNLsCiZBS+rr76TZfAPwpuwcxpwVnmam7BWisUQgj3FjlahDKi+PuUoSQE5uIcSF2ZY+/rWPNosKBIuK/pNRTBqiYD2rmkNdjtcimm2WqyMVdzXQOk+kLK4iakRXP30ImWtPImNzzPoTRXoJ+JvG2f4Ppyap32AqtV+xHZFEKPvGm30rWEMPtWm2C3SUXbvuSbi6LxGx2tZDqPqo8cBx86W6e5kBF1AJetca9ZuQIvfvYzsGn9OlbWXXv24ts/+NHYtzAtKBLuBM+qmp+8rE7gWYFmRb7qf9Pq6Z+flCbiO5OPkC8rRMTDwki14KrFut0eauohGIrTNjkTbmoZhS6ass8aklM+lYgXCkH3tZjLRcwXzaaD10f1TBp0F9E+R79LLQ8jiD7ctG4t3njB+Th0+LChnVeyCnzvRw/gv8+DfcQLkoRjAy0YeRlZXRtmGUooTeVBH6h3omPKdA06idXVJlqTK28PztxJubEuWOm0LaacGwTlQYKpfBgw5o0Ua0jbdjpqRbHzMQLmiNCsiDwbWpfZWB4Bk/k4qsnDtEbkBEYli5P4DGIWh/ZzVxr67P+pdZkEypyPpjNHRAuxLZEKi6ensX7NalfmOu/OXU9i8fT4KXD8EsxDRFfXAnB+1NJjjmbBLg2bILHhr9Zdjb4PxLTaJL9xoP6U8kyhtHwThJBp2Ze/bb22Bp49iTed2jkVW2T55aQliInadRLrwKxha8GjtOi0RRtzcpt7ZrgNBDyRBmkyNZXSQp7zqbc/qH2PHhO/T7hP0MfiM9npnKI5x3UkTmNoOiejVaLpF6MZzPH1Z1dwfnH1nc1vN+8RpQ0Bj3uC7Hv6TzFPtzVhcwQc6+dsXkXAVWJw4ku5P0KoPcKCJtafXF6wfWBYfWE+m7pT+0rnRRdFH1q9UwUf2Ad2F0is7vnxvCZaE45tf8kCLW4H/SU8LNYcre0lfN2GzDTmJKlzuNGhQfnY+5N+zzhNwufjDZXzTYSS/BsSyzdBpGrQKekh2NdiXK/BDcKUS7o7MEdpGnTksVG7BJpfpvERnXDKCUH2YlsWIcqZMqKBUGXG71pQH02/A3HnNGJJmn1k6OqLHqa5Oadun6uJg/faBIlsD8ngqV63Td1bpIzgCktyLhzl5zkxekw0CQ8FISuyenBSanO0Q0yesqpTyEgbSRAA/NsERwqbiBVCq2lWo6r/TX8FRRr6WtX7xrOeYE1ThkFGfaFPTcupSdRsaSmaUsVJwDeBkoWmsZBVpkiPv99jnnYWKroZy0SSeCuMeI0xYT5oyF3iBlrLL/PeBZ3aTxpyN3/KVg8/6i/OlXkMKCRsQ4B9ctJZjUkjn6HIOqnNIT1vkBZTxBCLan1jCO4JtenbapQ18KMqUD7CLoXMupg6WSuMt/6wU4vnbDZ4INxWyNQfqKop7iYqAnY1ebdCQTu6cdDi16Po86PC1AlNcU89kthXWoyZvnykfSIncKsvS4vXfdSnv11ZYQBr2nQta2rqdcSihhaiEYesKuNeoAFHIQnnRjGavlwr6MBJ8zzwhP6pNGRlvol36mD3Crbj+NWGBB8R5xB0yCcZsjaNxAcs6megBeFk5Z4l+R1VYYWtVB0g0Ci1t1mpqX3bkx4uH15EhGs228idvN37Q0+km5eoa6AtOKvP0Yo2z5JzYeVE6FVlzIx2cLQ+r7qGsMtXCWtXrsRLnnsmTjxuA9vWrj178c3vbxv6FqYFR8KhbhD0l6TUrc3RqAcy6XiRDhjtoNIk/hD0u35TiZRkZf0oiWiz4s0lYp9fOSkQCXlk1BosK3iW1bYKp55FPVGI5vc2yXliZbEmHJVJkgdaZRFsj+ju/uAKZ/Q9BqmTt3epqBcqnAHblJI79gtmZsxdsE86or5bBsFnGdCgg0TsNBKWuWrXLKCq5K5JpW1cdwzeeMF5mDt8hLHcAN/ddv9I9hFPNAnPPvUUpBzAfkqLpqawdMliLFq0KL9SagphNWD+fKSqcD7it0rZzytl5iToyZoSsMQRYi58dRhETBcKHUxqsbLeCd/XjrF4sZ4p4d+mHve8EVvC5mXoImB1dq4gZA5X/moHjnGZLe6HeeGNJpLW6+3JOwvqmth7OpoXcvjkn0+E3GXPcWiRnFo/0Bgr7ESWiO28qd2iVn9tjZhMqvV5U5DF09NYt3pV3Zarnux4YtdI9hFPNAn/yV//HWYWTzsPa8txx+LlZz8fJxy7PrkupYD0Dq01J7SfStuCzkDDhZps+pzcvANwjAjLwVy3sD6hXp8HIxiJms5ipONbgPkj24XOQ/P7EH5+ec+2j2eWcx+sgoDdhwD1+mCj/ixz6fzhz9bIXmQOE7JxtxhSSXreTAJgEjInt/GLHuSYfcbS+gSU+cgkf+m2NaIF1UST8Cdv+hLbuc46Yyue+5NPyyJh6toby2pWRRImZB0dBdftjYmIOwd7dZCpTuEzMiIIveRX9mFbUzSJOAU+AtY+/QTyTTb9MjKH5Bomku6VYV6ok2C6I+w+20Syu2WHiVFp5yG0tjp0hIp4YC1JRkLzQxGmrKa8rvFIPc/m2NnaZE+YQkJF70eJeAQz7UST8EBKdjAdGQzMFbH612fqkOyhgS7E5/+ZLRhBWPYCwKspWHX40OeAo0TMypQ7yTAmVGGnB9rp89o09Qg1FRDRdLoLTgT3skS9wOswmL2asDrtmoUV+KAVXzvh/l+tLxoV3xxCahUbJriU5xZ8xnSsWHnqedUhXWdi15MzJcfwCI/tDoihL/9yrJ6oi6yjFSp1nNP77ltUmdMxQ4qAReFcSTQLK5Kzed7u3AsIyDo9JuMoMNEkHIK7hqKQ5j5bYjKM1Zn/iPwE7OQkvuFwlbLbpB5AMHitrxW9EM3tDvkzR4R6+NEvGlL4JoLMBqS58Eqe/ATReBnHcoiAqzRJOUejSSMk5pPdaUAwt4OMDkp0LbpLctS0vTAUxCRd/ylS9tXpXH+K6yhzDMwXl4vCqNxBOeQmIevfFzbTBXPsmT3hdkp+l4md4lUwijm6O+haPdgJpP7HU09ztq1GHA3iiEzQjvwJQqQEeYXKpEYv23mTJylOGx7nZOVZuSkFLwVdV9VBg3BAQ9A8ZBCtZNJUvsBsF2rbt2iyzbwdTb5eIrba1PcaUIxL0pTWbJkohTDGs8orEh50LFjTvoZQmqMZZi4AuoyVFCJuu+AOXVdo7pAqrsI+7/nCLy45malZVK2IScF60LGysRI5tXbCgibhEJKDZLwd0fzFJXvSabQevhPy5ug0TamLFjzfVuVA8wy4AKNYsJJhyu8mRXYNijCDxGmXYe6/TTjKzBqvt8rhe5xCkw3RSkVDO3WuJn8P9hXjuVgafF/9Tq+VDBJpTlBXIGR1VTF/sAAg6QQdQSphzrexRjEKjbh3U6/qyvb6D/AMFscMWR+QkUt8xBRrV6/EzzzvTJy06VjY1h8B4InZPfjX+7rvIz4qSdgmRS4AKIr6GcZNZ4kdT8YDsyixTzZceqHEapOxfX9j51uhxfwjrE8FX58KWhDq65DWOT8RKwIOU7UQgOnkcMmX5HZ8am0xTPIRwqOdTFkEqjINGO3TJmOhdt+bC4eFDm5sjdLHnQvlaXC4FYA9FKq2mfYJ94opaylNyh+/fh3eeOH5mDtyGOZitzr+9g/ux2NPfqaQMIcjR45g7/79eHLPXiNddYhFixZh6ZLFmK73Eft8Rpw2XKUFOmCGucoc6K4mZqzo2eL9mKbsOn0rV0qSdtucLG0Gc+w6OAI22rc1MM7PYwVxAOTOc2WQYHpshArmS4EvKlrJ0TwHnUrOU2JvPpS5NvarvTmBb+luB18FkWKJ99Ltf3X1DN/qRYm94q2tBIKoVX0RSChyXTcf85ly4wvure0jcCsFbTXn6JzlcmGyUsQFwFbldRZjTNht2nd0enpRtY9YlzEFW7f6iV72ES9IEn74scfxv266Bccec5eRrp7PSRuPxYVnn6W3MHGDgX3wWlMhL9dAEyTFdUlqjjY6YC1QZUETdSdqhDT9HZVnQoimnsEQArNaBQ7VYFfQbBXVtXZdSXMmaVKoqd/zHD2tJQXnmKYvblTzck9NTTn31iDVqamqP3hI2HBdRDSWyv/pyjV6ML8epQ+YBVJqrVkEKckkW32a6xd/Hwu5krj8XNqwrALjfrS+ecKJRveUdc4rdbZeEFWcGl2pNWWNrIzVsK6zsqQImq06FGaBZt+/0N9l3V+klJCDfubgBUnCO3ftxj987Xbvqv8FT9+Ks87Y6uwj9pkM1TnjOxnQdW+pF9f85GjXrcnXAPO6Dk3GAs2ELwEcYeWMIeoDHxYYf2+XVTs7+EEXtbxGG2iMVBLRFup/hPIhCoDzKaXKrXyV9L7YCwzaf1pNcGOAdyzVn654Inrvs6G3qEgdw6GGkppQPbtY9DOm1pYYAXNxDUli9uk3bQnWjYJwtw4RcaiMt6xBmoGfa1UuCcPyZVbgjSeBS8K6KF0TSIkpTFXlNBEDA0mVq+7Pa0GSMAAMBv4bdGQwgFrNtJqorNVxExwknIlSwQiAqHPnNdlP4EQsUKLPAA39mzpq7dDSxGlrf6GJ0TQzJZApKUjNWSE/NFdR8xIfIkvG5OTVDrm8Ee2KO99n9GsIbevUC6iERWKIGLwWGemejzwJ5E6wMQKeD4ujmAncNhf3ISmnGbvWq/ofWzOGqQ1TC5fuL4a92b0Op6wFWbsgbKOInmds+3iTA/6emI4FS8JBSHd+7jIhNf5IsJO4MyEC7CsyHRE0J4SJ3SsPA0pgvnI+2RXh+QLZuAEuRNOBUzTfUJBcirk8RuLcdTUZE8xfIcTUhhYIPS91PiVtEjA8o237t73FTNBsi5EFT6yf++ocp5bcFr44EnrOh2o6tSyQHnL1+YNjbTXPF8Hxa7iNqgqzDG0hTPVTjYmHHnoIv/zLv4z169dj+fLleO5zn4s77rhDn5dS4sorr8TmzZuxbNkynH/++fjOd74zDFGi4ExMKo3+GefVHz1XmyckzDQAjClWOBqPMm2Ybapu6MoT8xmGrjfpGpnJx5eXg9LGFAd3DeLgzqVcAyc/W7cMt6fQXJd9Pc3z42QMpTWl/W1ybduLCkcu7cJwF1KxezVf4JWIXK/PvaGv3jqvtTE049hsMc/M2MYE3ce97vrMhuGvFoHnknOfpFQ238SG60fG9W+uXWMuYJ45J50uY10jHWXuiIujd014165dePGLX4yXvvSl+Pu//3scd9xx+MEPfoBjjjlG5/nQhz6Ea665Bh//+Mdx+umn4w/+4A9wwQUX4J577sGqVav6FikZWZ3al49JVisn1QY1j+k0T1UCaXmHgd5M02PQzHzP0jZlNyfi9SWbpNuUz8zXJ+Yj+SpwdyL57oh6oMnAc5f0wDWFxpvgiWU++Hi7oDeXlKUJp9yXtmOA05qTyB5oHn1tEbdf9MTVs37NKvzsWc/B007YxHaXucOH8Zlb/jkqd+8k/MEPfhBbtmzBxz72MZ12yimn6GMpJa699lpcccUVeO1rXwsAuOGGG7Bx40bceOONuOSSS/oWKQmxFVSf4FdZPK9rzh6RbD5wWmSaDK5v0jcA2/qMOdPeYDBw8oUrRrZdiL2OiLnfe416Mhit2XFSSSIEc6JvVry5Jt0UE3HsuA94FxBDgs+yAOT3F25sZo1zof9h647JmGz2l9D7jJuwLVFPwOaYVjVu3rAeF//cSzF3+LCqwsDe/QeSSLh3c/RnP/tZvOAFL8DrXvc6HHfccXje856HP/3TP9Xnt23bhh07duDCCy/UaTMzMzjvvPNw2223sXUePHgQs7Ozxl+faNuxQw80bSXN+yVTLWJ+02i4TC68mnrEcmCbozmzakj+HNNeyCztK9MGXhMz3McVld9SyKhp1HcdWXJL153Rui4GbfqfD9mSJDxv2xwdqU5bP2OuAfuaR7kgHkZbKWPRl7etPKHy+rkmltPf6YNr2bW5PuNzYU0vWoRjVq7AsceswbHHrMFx6nPtMThu7TE49pg1SW32TsI//OEP8dGPfhRbt27F5z//ebz1rW/Fb/zGb+B//s//CQDYsWMHAGDjxo1GuY0bN+pzNq6++mqsWbNG/23ZsqVvsR0kd656BWWbjYNFSGepnmv16GmLtm8hdYD40tuQteNjI/XQyW8YviXaZiqik3IPkwfXZn3gtBWF41YO+5DtycDOZ8tV/SVeyJiR8zRCi8KU8/EG3CSOfKIkknnzO8s9DxF7JhTuvbRcBFZe9hlIVD/Ok6jI2HUZ6aQ4t9B3xly8KRa9k/BgMMDzn/98XHXVVXje856HSy65BP/+3/97fPSjHzXy5ZgpLr/8cuzevVv/bd++vW+xtUytJ+jIE3AmV5gEbMiRIGcK2l7LqE3dsbZTzVcpBNwFqZpk23bsAZ8iC0fEZlnZfnYYB2Kyqmt0ktMm+/D58L0a57gYJ3zXnWzwawtP5bZFDahNyJJow4xwIVeWusTYPMEtkgOiJqF3n/Dxxx+PZzzjGUba05/+dPz1X/81AGDTpk0AKo34+OOP13l27tzpaMcKMzMzmJmZ6VtUDS5YwHkQyjxC81QnzIfLmEOMB6T9VDRJ6oyGNsyYRHz+Guo3suEdRC1W2LZfKk3jM01Hw9QQONlCpkPD99RxjrWL2/0qdxKPkTz1E9ptNWUFQH47tU901dAMucm/6iMor8dc2UoOAMYLV5j22z7DfGGsqzK0PObtY23Go7dp8xpjfujUlnK04dT6Yi6sEOGmpAvRvEncqUqAH3MJbXHoXRN+8YtfjHvuucdIu/fee3HyyScDAE499VRs2rQJN998sz5/6NAh3HLLLTjnnHP6FoeH4M1LU1NT+o8FNT1SBxLgX4FJWb1iZSAhBqoM0xkj/dNY9WV2plzEJv+2FoOY/FzbIZMrTW9j/gPQPHMx5X3DWgp8Zsq+zd9AXPsNmbO73KuYTG3qNMz5Y9DYZeMEbJ7VVL0HtEe+TXr+7FwirU8Y92kYpuqc/hIz0Q8GA/3XykTv6RRSSl0nlcWQLfIATZmZRXT93xQs9yA3fXcYV71rwr/5m7+Jc845B1dddRVe//rX4+tf/zquv/56XH/99QCqC7/00ktx1VVXYevWrdi6dSuuuuoqLF++HBdffHHf4nggvAEbVLMI3lCLTNmchoZMJhs+PjouNvxaXZuVOle+Tdlwu2HNPYQQsdjHKQsHlY9dDLSYcN1r5sm27UIotliJaSySHohwnTEZ+9Zm7LqVAkql4EaKa1XqQTsVomlM0jRCAaoJzwTcVOWXRah2moLmeTepzi/thFpet0/nPJ9UNw83dmLlaX/sqqn7ri+q9TJN+ect+vDJ+SoTrzgR+bjvqc+idxJ+4QtfiE9/+tO4/PLL8fu///s49dRTce211+KXfumXdJ73vOc92L9/P972trdh165dOPvss3HTTTeNdo+wRytjJzR70icjM3qjCVnHzKc5mC/+qbgc1ewWI5VUtDFl+whfnVOTo+ReY0YQI7B58kjmNXxLUDDpDgHbliiS3p2IUfkUBWlH1BNzaC3e16JE+rU+py3mUvsaXzGESJnmUZ8+gkpa9FnPxNcWtzCoFnY8EbPl6/Z8MBSW2nLSF4QcxtJ2yJidncWaNWtal3/h00/H7/7axXj2T5xqpNNOY3Qg29QgUZmYoeaCOgrVNjUTU5J7myvjRsgcl9LpaHoXhHwoKdodK5M+2eSJad++877VZWjVGdVK6s+pqSlISAwwYPMkHZOBmasNU58SvYrYRBXTSow7Ivz5Utoa9jTBmfnsvuAj4Tpzc64p1CiO1hi2j/VL/Ul+/UkJkvBgbp+j5W1ZY6ZM45xW3rpZXVItYbH+bC9yQySs8of6rlFmKpx3amqK1Yj1PFnbkqNzmVD5TPnYceUYNEi7pMyeffvx3De9Dbt378bq1audehSOzndHZ4Lrnvo3SQFU5u1m9WyspLnOrcdz/sQ2DAIeHpqFSsh0lGNO85m52NYDJmq2Tc/8FSNg06ydv0IWovn1rLbra07D0AY24eaz83LnQ+3YaOpydd0k1wOROdiWr54OY8AxE9tVMyd92aP3tw72GZb/224/ZHnIJV67rD1+UtxHnBad0udSzNExDT0oCwDyj78OknT4yAD7DhzA4SPVL9rZV7F3//7gdSkUEiawV8f6k1vNIXEc1Rm5ici0forKHJpQ6XwkXbbTKkMA/BOToY0kEhh7LxMmek5WHwGHVsJt0Le5MF1L9i/1cmVKu79+TXs+9tthwr6/TV9vv9jKRU47uf0zhXRDi+6k/levIlLN0QDpayKcz9FgZZVmB+b6ZNzx+BP4+3/+BrY/upMdY+pNWjEUEq5hm6tUGnecB6FsV3aDcDQGiFba8fyGn2Q503IXomo70dv+oxwCNszRKe30QMR5dfTTq9r2/2RZI9WPg8BjJuLUOox+ST5GQcSqnWG0l+IuCpVNI+JG8uyFOsLziyMroyyF2nvsyd24+et34s57vs9LnngvCgkj7WaFJngj3cnjdgTVqbjHm9rJupiSfGVSO18K2t7TnEmPI/VUnzNHtBwR02M1KfvMYDH5c8yyMbmNMlHTmcctEpFxPmquEtDXEjVdNyfDdapFmGy+5157zPUxLgjrM6usx9dqo6/r46xb9QlAiMaMbxvcfAt8UduBpN8XbLYptPVOLVya8/W2NWLdkwAGUmLQ8fqPShJWN5c1PXeqOLE8owXnNyWdzteVOH0rU45s1A8k0CCGvhcGuYgtJJSZiRKa7gcCTYBGRF6f6d0XteozmTl5vS0GykTM+VoLyiCDYRFH13pblY2MbdPt1KEdb/P9WT/m5aKo4/P0vpNBZyIHgQWob3EQcoWpNLoIU4s8NZwHOh9ZlIjmfezJc34ARyUJA6hudGiFJyVRJFxzEldfc+wc9ApuAeGN+suoM6lMsjNcZWu2zFPCpm22QWih4FtR2+1zdeVYIozFh2eC4BZ4yf4wlT8gQ2r5+Td9wxKKmUTZMmGtjEtPHQVSz8Lh+nNhPHvyr12706fNSnSg1bCQYklqTkITnB57SY2Q45g7mM5JjUIazJ+6OKbQMxSVTaKO0WliK1T7DRf08zSOUhJu1kf2AOEHfvOg6EA1J3z7SddPX5Jj0pAI/fhsBIpMQpNQ7uo7utIW9nHEFypgLGJat9sCjZ9WmDJQOVgybtGGgmHdCP9wgr16V5Mr7X+sKFJ3vKZcZKKklQUeldFFe30e5m1prjG5CZJRRTJWpqwsEYA8i1csTzUErGeYUi88z4ESjVPCPs+304clzAtJ7h8aDdCe/izK0ie5mo1+l/o41ThLuFQBoX3D5hY0Ul5Kf3+UAAaAUGQs0IwRUY3xPkbK0UnC0tRSKJxOpAhYwuiIPGym4jQyY6lNDhlZPIPCp9F1NX25K3Fz2ar6IYQwCCu0os8KboL//saCuuw2KREHB4omNJBZwd8OJwvJ7C1jR3hyvmUte6BuV+6wC0E1TjUwLwJaQ+z+s2VovTTdO3n5ZkK70vjsx2lnUZllYj4qjqcvhOqobjNTjmdnsviyazGtPKnt65pjY9PQDCUhLGbulKgXulRUwlq03bqA0NfW5A5JnTq/0WBJ7j6bpNtoweY4rM7JQSWfFFJfnlQ/m5f5k+U+HJUkPHfkCHbvfQqP7zZ/l1g9rulFi7BsZgkWTU0ZARtVHqIRc7A4lpnXe4MvsImb6FPqonUA1bWqhaM+B89c0QJsm0P2HeuFu2gGvnmG5O2oMTXBIaTfRJ6PsYxLNA368tmBLbyQKrOl2SD8LJoFZex5eQjTWVSY4tBvnTRzpqhTnTFm27flWDdiRKz6AdIsHwAgGCtLWtBRvIzZNHHHGdVEIu1Tbp/Q/zRlMod9EhnblXpko+TfWKnq2y6hNWkA2joddU9m4Kgk4Yd//Dj+101fxro1/GsyT9l0HP6vnzoLmzesRyhgw/guUK8Q4ebp2dzK+RdDeWzEOrA5mVj9LKHzt10I5IAjHml9t1sN+4MFJI5kE29ME1IL/ZR74rNw9IGU55DfS9vJyt5jtvH45ipOA6SLD9vP2+RTB8JK6A+pJuq8uyhShqBXnhCc+c1tumpfxp4KjPnDvkJFcNUn0URTryumwMfuOXcfpBm/YVuYzDrV4rqfPnNUkvCPn9yNm2+/y/ssX/D0rXjRM07H5vXrHTOFAp8WS1DpefJy8K26QwFL2fUrkxeIwpRYflhE7Jt0pT0xSGkssDmzrUl6ErIn85K9KNDhAYF7kk3AIe02IFffJB9VYrhFaUbd3sTa1BiyAkgAGHi2G7EMkydbuzvZmx0JOfLmEnCwqfreB5WSKgVS8osGRcCakIHkm5ozBwHMtdsWBs/8zhGxUVNP67ajkoQBuJM2wYDRaH11RNNYrSzWecPpHLpOrt7ISFsT7li/T4vsgxx801LMb6YmA0nk9OWN+YidfGSCYQe11VbUtFxfY1VnWCPn/OZeLV5b1/I0z9wJ0fc9Wp62KRlTY6Ccf/EhrJz+PpIK9/k1ZvvmVJrs4TERZyznWUX6dLBvKy0Yqtv5x3OXZ5sKQf416or0eZVWZ6YFHXK25yw1T/TtYzxqSbgLpOQDE7LME2rSG4IZrC282r0w8/hILaX+PhYLMYSIjauvqjP8ggYhhN4bnQN6/0Jm7KyAE7TrN7H7P6q3teXJbnQ+Ny3emm6Tmj7dZnitKNWkzEMRb+8/256NPi0gypSs6uWsOtKeOPoEqdpuwTVGplkx6xPmJ4ABM9fp1w33NHcXEs4AR7zG1BUwR/Mmsch5gq4rdA5x34nKiKjpM6gNkvN+P0tElNgkogZLYhlX8w+3GQyy8ZCbbY6260rRXjlZJhnt+q2a9fMXLv623bKVsuc+c5OIyZg1Knfbq+RTf5wMXZBnjg7W1GKhEXKB+dKSEH5ERj5hzE9MlpYL1ab9ZrUhSZL6IgBMCYEpz7WGrK0UhYRbQPkGbPJ1hgVdMrqVGPXNS9SdW5k+fQMrZcANO1iLm5Jy24lNa7mTla7PI4LSwjltwte+KjepaKtZxsrZhKmtFtLNMzQNbaTINPlG+ldO3zJpSVVguggaTbgDQUeUadu6kRrYldz/qHlaSu28Vls1161ehZed9RycvuWEJh/B3OHD+Ksv3xptppBwDHS1hfoBUtKVaB4WFyjCETFDwDFf4zAR0r5sc2oqYfjambdETHxeqSv7mPm6apufLo2Asohvl6tbRNqfz+hm4m0QiqWg49TO7/MnJrUZOT+f6Z0zG4fyetPVrTVMwpyVgidht1JdCpp5MwhVB+EFSFsyc24qdJWDgSZiCIFN69bi9S99CY4cqdLFlNn43v0HCgm3xeHDR7D7qafw2OxsZf+vl1hyMICUEosXLcKKpUuxiL73NOO5Nhq0n4BzkUNoXTrkMMgzB762QzpOkpbZNBBtP2SGc/JCrcPSzNneIBJP/aNC17bs6/MRsff5tjEtegYlO1cn1t9lAZEy7uIkmbZPONRGCvTzqiqyJbAzN4fsCEyXT+ktOVpwpew05UPttL4nQjhzw/SiRVi9fHklh2jyqFyLp9PotZAwgwd//BhuvOkWrFu10jwhqw546qaNuOhFZ+H49euqZL3CZnw/Uvp6hpkvglGRnxswZLlpEmXI1e6ywWmrnvZz6gyJ2uY6hBqcllw599Eh/iFpwP15GdtV2mc/sX24fVoNWCIWsH4fnD6mPmUQ0UVdn8jqE87zqzRhbjsTB2oVFFrjpNULPp9qi+k+KQQc5HtFrPUfRG2JUlaAOl3ScW5/RlBImMFjT87iH79xt/f8i87Yip96xhmahBWqN6uQwRfpeG210L4GYFTrIuamUIuhBcK4tOZ2wSbpdQPWAAczkEUzMXAatB3F7YOx6scQiFJjKDSc1nKOJUeV4c5R8z5jko7VmyqFsz1H/eO0V9XaN2n2OQ/kIN+U2/T1UHk7PVXpaAib+G+ZOoOuI5UH1vNX2i/5owqxQcxQbxc0MkTlBwoJexF6aAOPdmu84pJMBGGfa8BMCXdSSO3EvvZi7TtR2ECOiyap3d7KG2YwE6mBKCTFqLKt3yhqLicE7JclgIhcre+1XnDFTeyNKN1IIOZ7b7NItSqrx59OACCj18ih8Tt6LDzKImpVXU0VcU24TaxE7F61s9zwc4LPjeAu3M17QsGRIpfGy01/MrWp3JmvGDL3nXPmQ3INQn1amnBl2SIWrjqvoQkjfYENFBLuDCGE/k1M9cal6GvdFLvKcCdqS12+zsYNcBpoxU+K7uI+Z3D76k2dYNm2hqR1D1tn7+rfHbZLYih68AiVNYcclCIsqwEXJN8EM3/o/gjPSSnTX/zT9tmOQsu2F42psQvqvcs+Ao7JLpRJW7EfAGHb/QFn8KYsfKwLaA6npqCCHwX5DfJG85V66zdn1eIW2iEUEu4Bmsjq75pjjQ5g67XWLxFl+gp94IMdIj8a4NU0mw9bk/O1m9oBWWKGM5aSkaLl55wHevBrGxOXX47Qd0emfCky6nd/HSuYW4hwnoh21oo8aJnA4q6SLWS4tuRKbN57/+obQc8OJ+iRXlOHhSz4xXpsHmozT3ULjLJfvNOkG22Qo1wC1lYO0oCPXLUGTEQw7kULC1ch4Z5Q+QT8nXr4elb/K2Jjn/AIkHWHAmTvG/Rxwgu4BrpoocN/9AZaLWYknBc7pdQRzBPRLrv6NUNR5b72gnktebPk0zZJVtJk2frCOGIx2DaHMnl0t9mwWmt9PKU0YVFtO1JauL4+Ies/i3xb3vNCwn1h9H3ewDD8c1W9MK4tRkZDj4oO1B3yM/nKmd/DK+hWRDyGfpHWZBe7QwYi8+XwibgSIGZOVTlh1ZUuXz0J06xCQAjzVae+8dFlrET9tCOAv83R9LMcWvbGZdTEa5OwSlfQay2PBpyLQsJDQLLJjfTPqBkyFMDVY7BOzqQYDepiSKutrKOaZHJM1MmyZJruYiZ95ec05/sW5v8xTNzc2Mhqu9ZWQyTZ5RkJxN03LBp/DRWkmsCJXHzcRdrzNkXNWVzy/To0T3Vd1Euyem/Ts0JKQR9dlSViMwPU3l+aV486HwHTx5+4LCgk3AOklGiejbuSNvIBzbIta+7hB0zfBKw+G/ntxX14Mh8FpJSQ5McUUv2qUdkDt6rVxJ6BlImfnu9+x03dgf5w+XyB7aP0xTtwMMefqyk7fQbQ7wC22zKOkTVsvdouNz/4NHpby6v6R7gtitQ5Imcc2/LzFomOWrAiQrZtS1aDE8Nv9bP9vACAKQGIKU28KtRdkDI6RXgI1iDgdM28kHBH0Ag/OonZHUEdJ2uZ8HdfVU8bAk4lD7rq85l6UjWQvqN6q0VPsyQOR3entqvqTJchre52WrBTi2/F3hdGu45KRoiIo2Mp85p8JmuDvHPqaypj24qZpvnrUzLZyli7XpG7qObGvFfehPvP3YeG8Ny2OSuAboshYq49SsCCaLwmAcPRhKlQXAyQI1li/ysk3BKx++uLPBRatYx3dDtHV79Ri1KkvL/OmKmL5smRw0vyiZpvqG12onFWG9qQCL0Z3wqDrb7ZK/bGMlK5CiPtBuTua/GS1C6ZyFI1f1+9Td9QFfsnrnB5641hILc2dVErlCCUTOv6yYOi8zgl4JzFs3URunmKNmOhkaG6A30QMKfNmhkYOVSypAm0s8NwlQjJVhN1hYTM0bQX6GzkXqtx6tShvisXASVYISA1ETd/tL82edWHS85me+wlOCgk3BIhTTQ0MTWrufyJOUsLaIHUST/V/NsnnPst0oyn9j0Lyqqz2qRqTabMuerQmozgv1dqFT6o30du51W/AqSCREYBbk9nVnnOXIwB6MKFpyUTXq2/nty9RKzWaI46Uk+lBiNUB1NkoaXqT7n+VEMrOze3JPUp/a56CSnzf9saCFuvUmWyb2Nz7MrUaZbyWLeaeuu9345rQb27EE1nEPVPDlICRt3XFPlOoe6jpjYsIY3vPjO5Ot2InzZuCwl7oB4Yf27Kvdl6Hkjs1GQm8Zm+cgbqUDQmH9kktj8KX3FbLdNTW3MorWsimi+XZq/DbdmMYpxPagho039yXByhvurWo/UTS+f0108qIxpYs2BhZSWuIVPrltan0mSIJhy9BiKn94xkc3GxIl3iOdr6f9vmbQrV7SeUb06nX2fIHG3WRrRap0+qJ0sWf4qA7XEnmnc/C0GrbSwlxjFdRgbmngB9OCgkzOC4tWtw1k9uxfo1q4yxq6aRkzceh3WrV2XXS83MdLXOEXDfiGmBrInMM1fmaMxdrsn2B1KxlBz2uZHCMMnVCQmiJGsc1iBvJoP+ofukuY6IXg91s8TM/soKJKXfiuGaRKUx4dvxEEb+nL4mmwVzJW9Yt23XlxsS6K/OdshZYGjYfcGXNkykmhxqOHEown7OefMF56sXShs28rWfjwoJM9i8YT1+8WUvwRmnbIG2pgHaXDW9aArLFi/JqtOcLJq+NQoCpjL4fLUcYqQ9TiIeRHyRI0UGAesi5JqUzINAxLcqQyeSXvsM9eu1RMq9r4Lq4mUbE7P/GlsTMFtP+Be0gMg9F4DNGEnm6tbPMc6Gue6yls1EkMmiPZVvAq7Id8AhVUqsEuG8zafPitNO5kLCDKYXLcLK5ctwzIoVqF1KDolWn2m9s5fBwCDkLwlpGqmmR9JQNEso0CKF+HNMb5y2lGz78dSbrJ1mt9IezqoecXKKmgjhXgNN80wvZmaSKhHoh6y52G3V++wTF6hG3wvmpGKYi4G+Fm9GNYbY0jmvxG6vZeejlbvBe01DBCXF1OaFMkSrvO0tZRwBw0gD5g4fwZ59+zF3+DBqkiACC+zdvz+prULCiTAGynww0wTQdjphO16L2kJacletGKjfrkiCdFIl7GOi7bqu1/UEFi2+NFK4dVfjag1fTzgATp3zyRP7kXefxq8tBZHFRmu/prOOkxCir6dbozJ1sSec6WOEpul5Cw/xerPbMRvCc14w+T3tM41oUrVXqo889jg++9Wv4UePPAqimekMFTnHUUg4BjLLRAeKAIRM34bRL/qbQLiVX7Y0iebqVHDadU7tvWk6PdTRJSBHdiDg3B6S5TuDj4iFt/FoMB9ZaNHzvD84WVQvWhpUomCuUoenGfnmARGH+8gIZKvJtLKwJGSnZmc7v7DyMdDzFLFKGPMfQ8Dq9BOzs/jyHXfjjn+7j687Lj6AQsLZqB5YPQkw59tOkd2jfNNmD1vbdaP6yHnzRLZENhH3McFwUaa6/kwZc8ycIVnMQmjGrMER8bZiz4MlqMD9cOQNSmDlteuRzoEHzNjQBiQRFkJKk8zrsSbrc3ZeVzYTdjyBVCyb6mdOSG8Lm2Sq6vk3YZlyuPL4nnlWf1Lng63XT6fxQ6ia2GcQudV8AUZOVj7qzzXYlquWP68in5stSPQFRfoiYWw9rEuCHHXtGYWEvRCoDJ/UzBBAH09jyIiZPccWZZwIGhzhi3Qc6yOgY5bjZ2biNEyvQpC9oKF2Gkrvy+IQuqdu8/6JvcqAzNnXzE+VGjr69L3yBHdxYOMJWLVd9m69aWrmlDR+CZ9eI4+YFaU3GOYJhEwh4WoiVjfvnCWE0WcdmYKQBvE2xam9mTvObigJhYQ9aH4CvOpdo5rch2WOakO2pjbDrJqHRNpJWl1LrberrzrWrj4rAXA/Pt6hbsBjju4hMC0V3H1K0R6jkfYqX1PAqZcuWIy8HnBanx7TYjhjzSdfsiEh3kJWbtYa0AV8ZBm/0og0xS76mMWg03cc1xRpm42MM4WTaL769gHz71Lvz+VHkbDsLhgVxu0PciBHr97b+0rpMfUF2hNyX232Cml85BUNXKOw/mAdh/La5Xxtx9JD999H1CECz7pHXR6X9vPZk/twNOBhj562C+He+7yv8/my2wQrwJujvRoyqkVu6uWTvCbnmwsA9njIKJrwPMG8I+Aaylel0EX7bbMSj5kItS8V7clumJD14rlrOzEt0HeHfOlRz27An28fJ1tWOtyDtosuqrs0/a8mYo8fvm9wtXed4ruMw6TrbXNLOJM0k8ZruK6ryUeKSvOtrNLkefpk0jBJmyXg2tTttD9EFBLOhG81r00X85NLW8EwoanL80y6XQKwUnyQzj5Zkp7UXqKpNyajTxZB7o9Z0LLkt7Bo+UiPfQ55VZtliFlb1N/tO5Jjjmbhy8vcU7Z+HZlkDrVoIE8Ao4iFsBdQffB+2zGXNGY4QvW0b9RlWYNFlZGv36qHqxtW+cofbGnAdOplxmQsWIvbjimEwNzhw9i7/0C91UgQbq6clU/M7sGhxG1IIRQSzoAkE4B62I05LeP3WBM6eLSKeR5EpWCTtj0B5FwHJV1qmp4/2jlHIHa6qAmk8dOpurg3ZnEaaB8BRJnWQ0eWpDYooXvKezV1yxzfh7ba1OHTTf13oE+NWcr4vc6rzy/X+C1sfgKWUKSq0lm2JIeULFvE6VCFmTGHS6v5HY/vwt/e+jVse/hRUqTJ9MTsHjy887FcKRz0TsKHDx/GlVdeib/4i7/Ajh07cPzxx+NXfuVX8Lu/+7s68lNKife///24/vrrsWvXLpx99tn44z/+Yzzzmc/sW5whgZkYpKURE8yH/X/jRIr2TNP6NlnH0FublpbL1in4vDQ/dy3D7j99EzCt11KOom1SAu6ThOuKWhftZRyTdfywl9Exy85I5iRb4bA1WIuAOXO0EwGtyFAk3Ee7A7J+Z10daGDYrj17ccud38I3PPuA+0LvJPzBD34Qf/Inf4IbbrgBz3zmM/GNb3wDv/qrv4o1a9bgXe96FwDgQx/6EK655hp8/OMfx+mnn44/+IM/wAUXXIB77rkHq1bl/zDCsNCYY32dVTjnfRqx0ZG09tzMyKZpqUlzNSm+zlb+MquMPfnr8ZMwW3CRrFydvjSunlwysnMPc4rxbo0KmFOFEJYa5L8+1tSXgJT8WnbDjMik8Q2EKnaTYE34xljxyAK/BUAXhEXuTH9jTdsA2fZpMoKpt1vlSP2dyKsHK5gtk+97VJTIwjW1D3rvSX2tTfSxda6pgJXHlo5GMSfNSZ56aF1Gf2HbGj56J+F//ud/xr/7d/8Or3jFKwAAp5xyCv7X//pf+MY3vgGgeqDXXnstrrjiCrz2ta8FANxwww3YuHEjbrzxRlxyySV9i9QNbAcUzdNp9ZSc7sVUpjqJG5AySlO0EHznDGG+av193Td/PWF/ptaePVpwkHiibacjy3KgyMdO9uW16yWTnTeewjpna8BdA7rsY/OK8t68BrQj4mFrnkGTNIavdfv7kzCOcucSvsbEtxJ6slAC1mQrgNwthX2h9y1K5557Lv7xH/8R9957LwDgX//1X3Hrrbfi53/+5wEA27Ztw44dO3DhhRfqMjMzMzjvvPNw2223sXUePHgQs7Ozxt+owXZynSSiZGyY2ODLLljOV53FMNVYdXLnO0NUdhqB7nXHJlPb/OhLa0Tj70lb2VJh+7dDzyQ1iInTaFLIx24r5S/nmqNWBymbv6aQm5bRjpeAJfmL1MWZsptjWg0xe9Z/vj5lp6X2OVquCuipm7IuKXZpXZ6lAJwyObDHWuqftvEm3F/aVvRiBJg5STr/qbsavW4lZg/zXBv0rgm/973vxe7du3HGGWdg0aJFOHLkCD7wgQ/gjW98IwBgx44dAICNGzca5TZu3Ij777+frfPqq6/G+9///r5FDSLeX6touXaTmYQTBcDmOzrAkVCfA6Gy6PPm8RyfY58yNWZYLQkr16QE4LFaMFl0Vl/de+1blOjrRzeTIN/W6O+p1oSVS2KEGPW84rrW4nm9/dx3ns0unW9CCiavsg1Y/WFMQ613Tfgv//Iv8YlPfAI33ngj7rzzTtxwww34L//lv+CGG24w8nGToe9BXH755di9e7f+2759e99iM4ivnoCWk6R0619IBJyjofquu6/7QWtJ0RBHhdq+oLVGabm5YrLNl+uwhHL+BoOB/rNlpefsfFV91Ycgf2Z7MXHi2qIdwT1MGAFH3ovqUG8m2vafVE14amrUWqVrW1BLQFYRon9C6viFUaN3Tfjd73433ve+9+ENb3gDAOBZz3oW7r//flx99dV4y1vegk2bNgGAjpxW2Llzp6MdK8zMzGBmZqZvUb04NHcYj+/egx2PP1El1DYs9UCXTE9j9dIVmJ5eVC/1ZBOEQOpRq1/aAZqHnP+wzX5kako5E3BoYo8Ga/gFanLoxSfvu2lDFm00Q87T3qcWwprJ6TX7mnIVxjpdWAluIS+Z1OXt87opLuhFwtsNc8ydPndB6Hxq/VrOJjNthM2v1ri2riOtfNzxsEE1YmUm7jNYaxjoRkzScwzoWYKsTVSnpE0OhRdF9VODe9Q+YCH0D8BUHwKP755N/jnCLuidhPft2+e8hH7RokV6D+Spp56KTZs24eabb8bznvc8AMChQ4dwyy234IMf/GDf4rTCgz9+DH9x0xexZuUK80Q9AZy2+Xi86qdfhBM2rIfhYVJBN4BDjgbBiSYSM05Idg9MM93apJVq4qX5PF4b1CsSdw6vB5GQwlhsUCIej9YJl9iYa4z55Kpi8XstIs9VDoABJSF6IABIEizEmtMAO4ikMbmbE5teEcnGJ+kWJGRgXZP3GizTcnBxULdDr1hK89PfTlAMkrFpyyZYZdi2r13oM460nREaa6xLRDiPNBnBvtZxvPmuI2U8SCm9z88kXoD+lnPzFixpdiD1hfQlIZrxod/7rBr1LTDrz4ef2IW/vfVfsO3hHS7TC4Fds3vwYA/7gGPonYRf9apX4QMf+ABOOukkPPOZz8Rdd92Fa665Br/2a78GoLppl156Ka666ips3boVW7duxVVXXYXly5fj4osv7lucVnhidg++8q/f9p5/0Rmn42ee/UycsGGdq24Jd7iz2klN2GlRk6xOZ9Tv0zzoYOnN1+rr4x7NKjmacQjw3jnmXrSR0Hx24QWT1TwLShrBarxarJoAyQQlGwtosE1i7fHLbfatNJ+60BecGxzWB7zXHTMHtGmr5fgS6p+cWxIRfVj3136GsbmHwgxuA8yLoHXpFalx3lywNgtpbrtn7Op37dmLr/7rd4a+DziG3kn4wx/+MH7v934Pb3vb27Bz505s3rwZl1xyCf7jf/yPOs973vMe7N+/H29729v0yzpuuummebVHOARJWIjGekhZLd6kmvUQ6AhEA8kbLPxITZ1KWhOxdA74thlB+iTgvoO2hgEaiRvIRSwiFIlbZiKZvPdIul9UkiTzXw4Zx9H9+fMuHauNrGb4yd+0drvkQhfNfW07Mi1oRMJY3R2HAaeRx+9z+Lpj5/h0j3zWAa1VWX6q9uo81oq7CtBW2nXbnz0cPoQcezRHPmZnZ7FmzZqxtf/CM7bivRe/Ds88ZYvuDBIABsKdCKSEtF9HKNVU6/qMQzDzDYxzMR9c6vaKNtswQvVIwOjwORNXjkkvhtg9Aew72u36fW3G6o+3qWYYf93cM6SfUVMzITQmiD/q4zVkscRuqwk71iR7Uq3jNnKemHuf+C2CXPu+62jdLxnrUqpW2VdwI3eP6acvb8qOg1Bf98052pJjzW0SzTQ7NTVV5yMP35pvjHpF8/etH/wIV93wl0PXhHfv3o3Vq1d7z5d3R3eBUOovQ76AXlbTwSKlrM2zzXm3GD/gUoOwhBBJmnFswmhDIkZZw7LUjdztAT3KtaPvvrdbPPH1hdI8UkUDVmKTZw4ZN2n8l7j+3v/zMu4Vk0YR7+vhtuzn04dGnFOmzZjpOr5jdbPxLpH2fX2STW8yuAKoeRfmXGMouxzJzycVuEb5PeGWaAIK6nB8e2UegNT/dGs7mKd99f1hSDw5LAKmC+nKXSW997EtAeeU7YIuE7C2zlCVw8jgSR8RvBP2PDDqdX22478Cc8EfC8zyfQ+B71JSf8pgzkYbNtqtJ1Xfgtc4pqbreYCiCbcCsw9WuWqV/8J0LpkTRN2J5uOqrB1MvdsJVhJ5fd7R4tmFcHsTYAjCOq5MXaYW1If5b5i+7VQCTpZ3LMyQYsuh2WVuCaY9dKqhEaX9s42Xcq+yV9904LuWIND/U66bzSEBqSOkjYk0GPhlBHIFOoBBwHbamFFIuAPMzgFAWO/Btck3UM84VvL9EZnhyXLPZlgI6CI1RYtMnYBiK3udz5PmmMbIMzbOW/VIpN1nbsuH37RqikDTmoWd7adjq8pGO8uAvbRRZm7uzvEtOQShtqNEA7Ko2d404fMi51s4OGLIIsWsZ8M9gfA2xViaUXvqWE1wsXRB1k/Dem6g3gc8d5iYuYSeZB57craX3wPuikLCLVD1N3uSqNOMQe4hDCGq16nRcyBr8cgg7trPhxthHJpYLTngTs/B/B2CYVKumV+hq+clmzU6MYdFLVtDWFhRd3vDyNbxGMD3WebXiaR5PldgQadn2aQ2CX7iddHNl8sdJ/XNXp9RP2M5x4JiLxo7zympRUVC9EEty47Hd+Gzt9X7gFUjZI365J69I9kHHEMh4bZgeoKKzzJe1mBpw6LJ5AzEYWx/8KHNoGlj7gs1kWWiDgQUDXdRAVf7hek/pp+GZEN9fqQvAbTzJSCf+NLlshaedRCiMG6QfbfSn53tprD3oAsxRY6j0zVy70WMgLn8ZhR3clPzChwBq++dx16L4pXO4y8opcSTe/fitm99F7ePeR9wDIWEe4SUqCxtikjpScNMjWqHCWN6tIk4BT5fTjT6VcqslWzboebbwtAGPm0jdTJIbdsrc8ycR8vYacoknlC2LZIuT9gHlkm3tuoItgxty30WWXJFivmeJxk19Xdhn8gcE3EXQAp8uxq80cOJdbRFHybinGj6ZDK2+pdjzCB1eetkz9sWCDERa55Cwi0gAT2r0Og8RcI+mB1GePOmkVa1gu+6Cs0l4nz0R8AxxORvpf3L9H3ctj9XJJjOhqi/+2EtAB3N1HhVZnwhRz/dpnJ8e/1gvgTcTBpiEfMc4mRJDlI5OlCn1oDtPELW736mrwdOa2/cKCTcBlopIqtEGlhvmAil68fQc51pqvbBNk1TfxfN0xY2EftkSIW5LSDcbm47nJk+R/62RKzqaCNfUsRohkysUpmrpbDZTbOpEbaQuHYathtFkDGTdc9GHPQ4LHS9jlDgX5pFI23MqtgX+3yqRSAFlKwrxwLf5nxH2SfcErQrhjovqw3VphKurlA9w8RCmaR8yDGrtQWdFFKjsSlSpYr5w3qDrM3Uob86NE1gCuotcEJM1d+rPx9C90bfP/I3VY+lFAvDKGCTyyRN/G0RszTRzz5jIowuZ7VXyQWHgOdLP4mhaMKtIHUHo+ZoH9iVokBjFswwd1btOd6UXtC7OXpIk1JbX1fM9M7FNeW00fXeJZcW/LaoPpB3T22JyaRHlerIItVnOaBLVedZecZNG+tKF/hiOIYeLDhGhPzcfS5weWON+TbAxvQsoH59qek/prIzX1FIuAUOzR3GY7tn8fBjTwAgP9clAUiBmcXTWL18ORZPTxvRs8EOykwqnOlIiGb6pdl725/nkYHbdhHdikFMUunt80X898KfxtfvN13nmo27BqrEtHO2fOr95FYUibKE0kxRGNMiE8/Q2k8f0pSRbo0aRrATrZfb1WBoyYH4D99jarPATJGZS899zqFnZtSlFosJ7qKgrB6ybzRenVHfTCFEVv8fJwoJt8D2nY/hf37+i1izYrl6W1oDCWw9cTP+3Tk/hc0b1gPgtCtPxRla8ajAaowZq3xKqikm4dFYWSOLB7SbuM2JgZ90MrmxPSKN6LCFYYsR8REP04fchpjawqcRA/U9ljwP9yHF0H3wLUAthCHNuVcQAtbugQkg4kLCLfDEnj34p29913t+154z8NLnPgcnJNZnTERJRDwsYySP7kScHwASQp8Td+52sFzYZDxf5oRRyjFOIvZhGKTgBFDa5zHKUZsPNwC0KwHX0X1kET6ccdbcWSMeYwgtDQOFhIeA0G+x6uAFq4vQqE94tCjaQgo44kyFrbHFBmeOOZiDoz201FB9cuZGfefWQ8/TicDe4hQz+/r8iro+dc5TnqLts+gCe6JtG3FL09UUy9Xb5RpyTNitzKlG1vAijOsjffm3u8Y1cH0yeRdChrhcFLVkzdP1P8JMpF+r8pNBw4WERwQ6GUup/vETj2/i7rKSzNE4Qq3EfEKdA5QSfbPD1J7aaMhUnqmpKSctVqYN5mNUe9ZiLzOveu5trzvFRO1bKM3XQKtxWBJ8cqhPw7KXUVYd04ArNzOac4roOc6dDGt0IeGhotZuU4aHoQkHMJ9MuT64QWTpQ4FbDdM68wTJajrYVtcJODXwyUf+bN7mZJPIaTLWcfBOBsyp7ITYRRPNyKdaHsXCK3Q+JyJY5/QFZWX0iWBUf5v4BcBr6VIILUpi48E4nxDAR9ONiGeYgmp7giZiZSWxys/TBROHQsJDgKCrMwg7OilqKpGITVDxHMNEji/YNBJJ46OqrAlciQYT5U42GeOQkp9vIZBT15EjR7xaW9T8mhh5Wic6+WzSVfmor8x3u0N3ODd/DiZnyjQR7ZMdb5Btmu5rER0j4GEiFAFtWvBlPT8IMxuZPiUG9UFFvFJKvZ8ckXl2vqCQ8JAgpszVmKRErPaykR4nJfND1bqyNC15mOimCUp9rbYmJhLI16kt9160uHVdg1JS/Y0+bZ/TdoKmVM+xkUb6oJqkfJOxTfih6SymKTlnia+Xy5/SRp9R7W0R1ZzVv8at7N+iQjFfTeYKoQUuF+8g1AqdaLqYasoOBoN67hQQcqpapOi6J8MeXUh4iLC3LWgitsaRb/LzDbcmS3wP5jCQGqSi8jq/dGNnIkRsm96crBkBOW3MaDkmx7b+4pT2YuXgK2dZXTSYtGT5jQVkHHZgmkB6X+zsgsion6JzW5Z1h033tDOqhUPOejdkLh4afHUb5mhZ/QysAA4dPoxds3tw4NAhCDGlFZ9FU1MQU1PYuetJHDw0Nzx5e0Ih4SGB7lNjB5myzBoBWx5NhEF1Pk078NahymWVaockM1o9S6QEorUJnPLJxdU9rMkm5NOj6YPBwAh0YeuCx0TsaSNG9m0DnlIj27tgXMFHra4lQ8xRXpPvSvp+Xo4/2FO9r0+aaVaflACmKuvCo0/swqdvuQ33PfRwZbKu3X+VS1hg996nsH3nj3u4ouGikPDQoCZQaF8FhbTMVDkETH3CtqadM6BGbalpM5GmRhe3mUhipNT35EQXW5y27yPOaOCPp602RBxCqPyozaCjiFbuXH9i311ISCVgBfs5muW9pSAlMPvUPvzL9+7B1793b2t55wMKCY8TlZ0O2ueh/KZRslIeOlcXyo3g1DUOwVeVtTCQsnmfdo9yjRO5kyxHzF3IhvOjxsz9Ppl8dfaF2ILDVyaEHNN2TrQvHyQlnb4bQl/POFSvQp9jqO/6nUhoNpNqHMZ0t1AWMYWER4jGLww0g5aYlYm/OI2I6ef8RzBYyTof2pKhzk/SIEwlAR8R03NdZAgtjLhzbUi47XMJkdF8etZd+x73bFOJOBic19EaNJR7zPhMfP3LaV3K+nf+RKN3MFkmHYWERwxn9awWgtpBa72DVg1SvrYmn35tm6+tMIzVPfql9rRVv2WutzQ2SlJtSClF0+n7uhV8wTg0gEnJ4Csfs27EtFv7Xqb447oGnvU1qae4alKtPznlQzDGVizUwdOm46JKHBuhdnI0+hSZUuqKyS2lu8i0+1mwVWtOW2goJDw0DOAEFdiw/R+y0oSNCVV1WpABIkKvaLM1mTxT3zB9oTltxMhgGJrwuIZ3KLCpTyLjiFi1x5muu7TVF0alAccWdk6flTCspKE6c89ZORPzdUebeI0oqTNpsYBDHxYiAQOFhIcEWf0nB/4sRMttSNXTyaRs3qEqJdmIznVMjrDa+dz6QKhdh3wA5x3B8ejJcNvjRijwSqWFrjHXXBmTJcUf3KYdn7Y6X8i8S5uOxkcMWfbm1uGY6z2aNAJ+1BEhZlmx8yksVEJtg0LCQ8CBuTk8+sQurFy2rBmoZBzNLF6MNSuq3xsGGhcxQNzCkvC0Rdi6DFRSuPOrPKlEHJtEhxH8Ue0lbowDKX7JVBNtTM6+Ap9C+Thzegh9Byn58uWa92NyDZs4h7WQDJmpHSsCYIxnAR9NhtqxS8T0aiWPmgpcAk7R4n0Wj/mwYG2l9S8ALi8kPAQ88OiPccM//CNWLV9eJVh96/QTT8Brzv0pbF6/3kjXBKT+0atrXmtMAWd2zPUVp6x0Q+1zcrAmKab6YZuic68px2xry0mvO5WIh60xxPrGqFwBjlxDrT0dPktENx3UWpWrOo173cR42LfadD8ltpjol85F2LTsvvvZbrMpR+JjmuLVjgm+YdOdN8EoJDwEPDG7B7d9+3ve87NPPYWXPf85wHpvlgpC6YcWEWcOnHERMefr9E7wwtUo2pJ+6nX1QXCpWmSI2EL3dVRmu1jwV+xZxtJzEdIux+FWAcg4qL71vFLgKmM9qpgv6l+Sb9frYSNzkK18kLJsP1gg5KtQSHi+gFEIzYm7MVNzJmkO5kTVrDg5Qm1jWm2TN4dUUqKCAThRzV3kC7UTq4trO3XxkmMSHiZC5spU2fq6hpB5dVjwmqUrgZR/KLU2/a8qwWm2MfjvZ/74bddOW1RXztYr6DueVV62uKc85stapDMKCc932OSsloaBMWdOE47nCBURj88P5J1cubSEYCI6jHPH5TCiwW1wZmX1Xb2AHqh+g5iaP7myw3pmqf7EcS8S2oLrG0n9Rdpf6gGYfB+kMxbbEHGwhXnhz2Xgu8FN4EeTRYRsH7Ss+TeZvdFEIeExwmdWc7UR63xtCguNPasGKyWxw0cQG/xZJmzl/2beh81F3rK+yngrVoPp/tkusEl0GETWp/bZJvAqNYCvD7SyXkj3d725neHGyJBNmv6uPUJtrs10SbSpQzbmMPQxhm2MYkFaxZUxpr+U8gH1YlJRSHhM4AKWQkOLW8WnwjHfyogqPWTYPulqYLqTJJe3P4xmCMdkTzG5jkL7DEWjzzf01xec1a1OzbWq8DINhygnFUII07ycdIObeVJbZETjR14ITFxIeByoOxRnZuTo0TG3ZnCobd5sahotYvsvfSTMlZ/vJBFDn77oLpjv93GcZtaUO9OnfON+FkNp31rYKRLOegWltlwLg7wlfVvKhKOQ8Bhw4NAhPPL4E1g2M1OZyQgBQ0osXbIEx6xcofcRV8kkTyI4AvZPHMNbtdvth3y8MXP0sJGqtXaJEg+dy7nWHF9xKEAuddtUjilapec+uxT3TNt6QmCNnCxRpLiP8gLYciRN9Se3JVVusdt2l0J9ZKZDRJbbDQ4dPownn3oKB+bmIITAlKjYW4pqyb7j8V04MAG/FxxDIeEx4P4dO/Hxf7gZK5cvM0agotkztpyI15x7DjavX8cu9tpSkt9k1kft/vZikdjKT6Q0YpVm5+Hq5s6loIsPs0+tQQihA7IGA/4Na30sQnzad04keciaYR/3Qb6+cznbwYaNpi3b0pSxSMtsUwiPKtkR9phKiV+Ibq2b8rwTIKGuHz+5G5/6ym2458GHmjcKEgf97FP7sf3R+f97wTEUEh4DntizB//83X/znt934CBeftbzeh1mMQJuVtiuRtyFdLhoX/Xd1sDoCrnrVigfuhJotpbjIQQlMzWzpWqkbWHfp74XE/b3rtcRu3c5ZZKQaQxy21J93Q2m7A/DIWAbbQnY6V/2zgDHt+bvK3v278c37vk+vhaYKxcCCgnPQ7A+YTtK2DpHhwPVWvxBWGriJynCPOeVL9Nkmqxh0pAYYaebUjk1SuOO2FXo/HoxYJsde+a9mNlS3Rf6nDht06d99kGgqYuXlOcXs3ak1Gnfn5S+EyJqCo++Zh2zoYGkTjeNrVWkvRnNp+GHdwNY/ZxpO9ZODI7VSbXW/NOkC2ssVRWQrM3SmiVjW74F4ufNQSHhCYI2ESEyDRiTV0XC1aLUpz3ky9AGMd+oS7XMANfpCK0tPPMpXcRInV/IyE+pwa+l+sziMV+v+u4zQY8KbUhuKFpoJpLJLRQCAbu3qV6REkPBabuu2TV1vPjM/fR8X5YL3zOdmppyM9dNSsHwowC5CU0GYzEGCYmBu+i1ZeLk9J5ZWCgkPGGwB7VapXbpqmrMpMyhKROKTVi9BDQlXqC3dp/cEkakpb0EcBf5ZEsZQ6y5JuW+iKtruyENKoeou/iF27RhZtL/kO+ePuE1GacRsO31HTZBqnNt4x9iz5KtW6mzan6A554x47uK85BkWePOBbTtIdrv5z0KCc9jeMM7hIj22SacfwoI/aRiQTKMCUaO56chhwW6YIpF0/eplcXk8SG06BBo1lypUvrdNp72s+pNT++KUABerM86Za0JiPP7cwtsI82Khg5eN7cGOArs04z9IYyvfOUreNWrXoXNmzdDCIHPfOYzxnkpJa688kps3rwZy5Ytw/nnn4/vfOc7Rp6DBw/ine98JzZs2IAVK1bg1a9+NR588MFOF7KgIIkWAo/VdaoJ6vENuuZvKm4KPopXogCaG03/CHzR2gvtvsUIOOXcKBDq+8qwEXsyph+++/XYNfRFwHz+/GeT0mcds7hlYjbnlTgB++rnYiCcugVnA194yCbhp556Cs95znNw3XXXsec/9KEP4ZprrsF1112H22+/HZs2bcIFF1yAPXv26DyXXnopPv3pT+OTn/wkbr31VuzduxevfOUrceTIkfZXssDAe0gJcsZxoCOnDEhf0FC0WWtQ+VbSWqtJaD/FNNpVbi0fApN5Y8E2riM2wcQQkzslYjX01wWx52OnOeU951RaSEZzcrfO0ene86hDdVfto/5r12e8VivEn+kwkGJJCPUNaeVt1W49eLggOyklDs0dxs5dT+L+HTtx/6M7m8/675HHn8CBQ4eS255UZJujL7roIlx00UXsOSklrr32WlxxxRV47WtfCwC44YYbsHHjRtx444245JJLsHv3bvzZn/0Z/vzP/xwvf/nLAQCf+MQnsGXLFnzhC1/Az/3cz3W4nIUBIeKTtpQye/Hu0+Z0fQmImSK7TPQpmksf7WQh4nQXVtZOTSWaYMeFyswb18A4DYkSkN3vsvuUEO59l0gLavDIDKRpxHTBaPiEo/W3x8ieuyAHmU16zeDMyznUPdn55JP49Ff/Gfdsf4i039SxZ98+3L9jZ54gE4hefcLbtm3Djh07cOGFF+q0mZkZnHfeebjttttwySWX4I477sDc3JyRZ/PmzTjzzDNx2223sSR88OBBHDx4UH+fnZ3tU+z5iXAwIWsudQe8ZM8Pa1Bn1SvsaTRcljOTjpqIBflaIcDOuU3McwLOgc+/TM87mhdJ8/VVfR5obrts/xTMPkUrjWNYTyMU1DgS0PYy206JFaD3fM++/bjj3u/ja9+9J6udhYZsc3QIO3bsAABs3LjRSN+4caM+t2PHDixZsgRr16715rFx9dVXY82aNfpvy5YtfYo9PyEavy/sv/o8YGrMjmlJaQcRM9goV+taRjPVkCXVnNzVxJdltqZ5jD8Yc7c2jWrfstTlbU2ti/x9mdxD6Gy+TpDJR9LBMuqPmMBT2hmnH9vXr0P+2xRCC9WVfc0RH2+o/TYQluZ7tKJXElYIrXJ9COW5/PLLsXv3bv23ffv23mSdlxCAmEL1dLgnJEzCnZqawtTUlDNw6WSVS2S+YTVfNLJRT6hJE6f+s3yUvr8hyNg3Up+3r2UfUfpII95Qvaisf4c5RMQh4rPzj7Nbj3NxwCFEwL776J1fYJ43/NCI7/I4GtCrOXrTpk0AKm33+OOP1+k7d+7U2vGmTZtw6NAh7Nq1y9CGd+7ciXPOOYetd2ZmBjMzM32KOiEgdlCtUNWdGXBmDmXG05/gJ8cU7YOrPyhpovlslBMO11brIBOSRu9zc8It3xCxbDXLN+ZXMyhJW2KJfLYZs21bvnNRc3ngXI62m6IFk8ypOVmkxkSkBIul3nfumeXU2ZjNR+dSanOdQtS+YNkQMZOplYwLDb1qwqeeeio2bdqEm2++WacdOnQIt9xyiybYs846C4sXLzbyPPLII/j2t7/tJeGjEdI4qv6MzmxYpz2rUlGvNOuMPgVMadPe6NEcuefZqr5P2Pe3LZEoiOCf0J80b24bqRiWFp0Tle3TsKSUkIPqz3AFhFtvLSsXNdx3pDnQ9p63f07DGJnBe2a/j2zMLoH5imxNeO/evfj+97+vv2/btg1333031q1bh5NOOgmXXnoprrrqKmzduhVbt27FVVddheXLl+Piiy8GAKxZswa//uu/jt/6rd/C+vXrsW7dOvz2b/82nvWsZ+lo6QI0/kb68jYJqMlFzwF6TvIakCGEuRrVHK1yRLSosl7lzamsRtwDmsnL89LOIc1jfV1L2zocLVGPgVa1ZeZ3t9GMyic+KhdPf2GEdX2BRQoArQkDC3tx3hXZJPyNb3wDL33pS/X3yy67DADwlre8BR//+Mfxnve8B/v378fb3vY27Nq1C2effTZuuukmrFq1Spf5oz/6I0xPT+P1r3899u/fj5e97GX4+Mc/jkWLFvVwSZOP/QcP4eHHn8DM4sVVgtYKBCCBZTNLsH7VKiyZnlYvg2MnEENz9lqE3GCMrgOmS/m+JqS2MrQNkvKlOdvCAt+MM065tGfT1RydYy5NBSsTtdaAdE9iupd23oAcUXN5VG7pNBMjyDZBZVzdqURMjdBtx4nXtCyatKztYraMpN8fmjuMx2Z3Y9/BA4ZZWhH1w489jv0HF/4+4BiEnMAlyuzsLNasWTNuMYaGtatWYuuJm7Fy2bI6Ra0oqwHw9JO24LU/cw42r18PIQFIfmBJasq2fb56DnQjk+16RomcyYVbQADp/r1QYFCKHF7zPVNP2+uy01TdA2tV1ccCyiF+SoZ9Lmpq87Juo2bhgRzUTEMj/Pn9xRwJh56fL8jIlLFx2KQsQHJ93dzYsvtHWj+u3oKXiqSFhHJbMXKlkrJ9/NBjj+F/f+Wf8L0HHjCVgCrgBHv378d9Dz6MXXv2Jl/LJGL37t1YvXq193x5d/Q8xK49e/H1793rPX9wbg4XvvD5mpsFUSXYIBqbcCUAIVljpx3cNWqkBnj5yuXm85EXpxE4k3CVMbndNsTulBHqo38Tpk9GzozpdV200dCk/UldJ+Zxjn85hdBMYpSah7h+EuxjIW2faa8LfAs7qinb3+yyShYhyC+IkSLJ2rml0dP0Pfv24677foDbvvO9aD1HMwoJTyjqxSQEBKYwBQhmwoL1SyaK4ADDPEThmLTHpBGnTAJ9+NNyrs+NiM7z+bW5praLkmEh1Rxu3qf6U1jfQYigo6bNacI5RKIEk1KNLVfrZevyyR2Ir7DPCOszlDeEmKvDXdBVLQiZ144NnwViAo2sY0Eh4QmFMhNNiamKhGFOSIN6HyUHqsGpvL6oz3EScQpSTc8pmC/X2mZxwes9w0f0fknPcU4dgbZ97hOabptJ7cVqfaAFtC0c1CyfdI89WrEiVV2HEF4CBkmPtZsil9GfjMxC/Z/9HGLmeCllazfG0YRCwhML45UQVYpNIpGltD2J2WYuqtXMC3JC2mSR6h9tE3gUm3h8vsccny2nxRm+O65MoP3UdnNlDZ1XlhgqW6xMqvk4tz+GTKZZkN4dr2ybCiFfNteGDVqCmo9TrSQmAWt/RvJzab9I6qZhHy0oJDyh0GZmy6xsDEztMLYmIMrTvuCmoUneHqmr9ZAmmWseTmkrNV+uP7MP+RRSiSu0oMiejOuJXsBtu0sg2VDKCKAKcOTl7NJOm8Vgl3yx8rKfLpXQ3nisM5OGQsKTDgkMMPAGWTXvY6E+M3eicczQTq75B25y8xEspwENk4B9mtd8JmKfabebJaSxrviuZT5YWaoVg6m65dx3n4bd57Orj1QrnuNYRR6/dEaAYkG/KCQ86RASkO7PhTXjM9dnKpwi1Xc/LRtGR65KWkx40jlI84v1lZfImJs43xxzPoEYcky0SVtCArAXEkadvqieBCSRnZT6fjim32zzbZ58wHhcH5XVyNcXGJO6fgOFnY/sNTadv7ALCNse7JeOZGtkkaaROrggtevT/6ou1XLRcOjwYTyxZ493r++Djz2O/UfB7wF3RSHhSYQAxBQg1LtN9CQp9DjXWk39rzNI2bFWm66l++IC4zwkBMOgQjUo1IvZ6x+5168U4cE1xXK1RE0SkcvIIHcJQNR19jX1dyWRJE1UzaL2ysReQJH0pkeQiV0QglBOPKrVCVqhsKZ+5ostT91GmwC6ELGkLIpSzOk6jxCATNl7a/9CrtWZnE9B7rFw/jVr5tuLkXXKPUjZ6xu6pzSPOvv4nj34q1v+Cd+9/wG23r37D+BHR8HvAXdFIeEJhZgig1OrhMqcCDRblpgBym61UBXRCn3Tgj3j0km98QN6JCcthMmZlpCUHAIc55trvG1YwTYG5XTYbpESQJRjmnbKkOfty+tPl/VaiWiAfHVBawS7DSna9vgQJCLU2qVPVqOsIP1Xq5OALm8tVSTfdvJebz3MmnHnt0txovPmJ+mTy3OfhKgWFOrsUwcO4V9/uA3/9O3vJkpSwGEoP2VYME6Y73OFGjjq2F/MC3uwSydVmhxen3UmibQ5ezxwlchO5JG3PzU9T24Uqx0Bz31vixDh223llFfgYhVSZc8JdhIkeLGLrGZ9YS20lZ+VLKpTnhrr4w+sY7n7TU4284eeV5KkLoigaMILBQKgYY/Ul1gRpICgE5eU1qqfaqhu1SYsjaj+R+kAzjQxAYNVK5aWrD7fcAg5ZtA2gS9cmdjWmxwyz5Ul1q5BUJZ51ScHt7fXFzhm50+FSTrNqzR9iD0rOuZSzL+jABdX4Cjr4O+3sWinWjCz4Choj0LCEwhtNLbNgdQyhtrNJU2fojcIJTIn8xOf07Thg/TU5HCyUTfraIzLM4zJgDMDc2lt2s6NlKYImbljpNhVllAdKfXLYN/wY1QBW7FFgS+IyY64j+XPal8Q0zW9fanWbOoaoQM1oqk37VhkjKII94lCwgsGDJFJk4iBwGSZ42TqCEn+kYwKOh8Hd99bhezPHIJpY8aeD+gqU5eoc9/WqGEsVNr2E2cBZaxyWQNyVt3VAjy9WGVc48zs2c0XBFBIeFKRMgBE82Fani2V2SkUCyrqNpk2JnFq2K41CRJ3bV9iW20oY94J18NMxKnmaU6btU2Aqo0UOXLaKuDB+Upj+WPPuysBmzIpzZXbi5DWp00zdOZCUghnbW64zwUb+VGQiULCE4h9Bw/hwUcfw6KpRSaRyspWtWzpDNavrn5vGNLc9xsyR9svDLLN2Cn+O4o2QTm26VLXrGRjNPaUKGbJ5DXqcKttBZ/GZRMu64MLyBfyh3L52sraFm1NrT7zbUpfS/F9p8rV5k707Vf3bHwCtUG3cn3AjdvwBmkS7fvQ3GE8vmcW++p9wEL7hKu/7Tsf0+cK2qOQ8ARi2yM78P/8n89jxdKl7kkp8cxTT8YvnH8uNq9fh2Q9kLIQJQiners+tTQ2NdoQUoikIWJiXSdE3NdP+dnbN3Kn1TZmSi6gpWiwPHJ8qq2sJMQkPYyfh0xpH6h63lCevuJUxodr90OjfQE8NjuL/33LV/GdHz1glas+nzpwANse2dG7yEcbCglPIHbt2Ytv/Nt93vNH5AAX/dQLSArz8g1hTjn6PB2sxC8V09Sq9Ioh+yATm4jdBs1Js02bxrVoVSEvkMaWNdZOSnRtX0ixEMwXpGi1vrRe2kd/Los25zRaCBHtN9S1LABHC/b0yacOHMA3f/gj3Pqt7+QLVZCMsk94QUIYHwCjedklBDMWif/Htx3B3GdJTYv+/Zdd/GbcVNNmWnaJsYWZj4lE9hFHijk5Zd9rnybk+UDM3Nap2IKP5ksNrooGbiXICswfDygX3OfJ6ZTx5+DbKBguiia8QNFEMJJlMJuPDLQpCccmFZl1zIFKiVhCSlF/8r7AthHBnEG87eSoJ7GWdXCBL8aWECuvT4aUexGquy2GvdUrxfUQkoHT5m2i7mKxcLb5ReBraRRb5hxZYi4Nso8obMHynBfjMNAffSgkvGAhmi0JsH7ggRCP/q4nNVIFieiIaifGZGZHUHWhST/M9QJ5mWYiQfk0e7atiAbLEbGvnH0vQ3t7Q5Nnn0FaXcooeXx1pfjNDd9/ZhSvyt8pOKxnq0DMly3JvxxS3Ru+c8ZClVvUGK4YMh/YHpqCoaOQ8AJE5fapJ6UpaCKu3iVZD3yVpgsxJCYA/RauzJW9GabVPWI3R2PJ0YzcwklF2bpyt4LEfJ4hop0PpuQcRP3mmfVNkqk0du1uuEZAW+eg4zFIEjnnlCdETZfJ1P1UJcrCxCNAIeGFiHrgidocVW03rEzNUpHvANzoBwwyUelV3lQzaBsCztu/aDXUA/qoyibi1Ly+/D7rwyQRsK3lpwaLhYgr9R7Pd3DSpwbxJSFAwOqY2qycrN1aL0hEIeEFiH0HDuCBR38MHbEslRJcsfDymaXYsHo1lkwvbgpp7dcyzdXacJXsn0S9E6L0m+ZyzMFGlcy+yqZcohaMOJePY5LnzNF9RAm32l8aC2ZKqNOWv20cADU3pwRu+eQMmv6TJcuD7Xdtfj0sPRYgeB6odtR7PUXWIq5KrH4PeHYP9h08CAjDhQwAuH/nj7HvwMGofAXdUEh4AeKHD+/An/7t32P50qXQDFxDAnj2aafi9ee/BMevW5dV77D3sub6AZ00tJtIh+OxzoePbCdV86OBZIDpI6Z57ONQAJtdJhYd3ZfZum09fOBT0+NiYypKwLp+3qztDXID8PjsHvzVLV/FN3/4I8cfDAD7DhzED8s+4KGjkPACxK49e3HHPd/3nl8kprD/p85Or5CwVGzScCKCU5sgk1WKBub1lUZapPOMNFIVQfDlvAE9HZBKqsPZO+zuHR/GIitEwLxc+XL0JnfCasynVQf7gsW/KgyKavRdgwn1ApQRwyhDgrD2HzyI72y7v+wDHjMKCRfEEZkfQhMsnddSgq6GEfFrlCdy2anzySw9fPCMQwkhZcGVE4zWZtHSNsAtJZ8d7EdJzL/Ia2dtYX2uzP3NjQxvm1c2icnlC4aDQsIFvaCtSS26daWlPzEGWlNIARoVATfttJ3m+0MuEafWST9T/c2hrU++emJl2LyqE0T8zdlPhoQqtHmyKQFqqhmfOTppx0HB2FBI+GiF2n4gYf5QgpEHjj85D7KK0EwRJzI5xybbLuY8IxiNTvDOAXhznymoW94nS05qTxHSOfcpRsQp26m6TPQhMg1FXbdqS9VFzPXs7oHmrHPslcBjDu7ky7ZdzKF8sT5bMFYUEj5KUUVISm2IlepNzLzdrC5AJr5B2B9WTTBC71mWVnl7hvNpCTS4J9kHl4GgL5qZI4V13hGDnVed2dw5FM1BdHKej+bxrm6EVO3V5/roJYDN4l9R26ftT7XLQG3/M8tbK9fkwCrBpnPntMk8cjlSX4jTaP05//rR0YhCwkcjhGwIWKiBWr9m0szYTCzEXCcZ41fcH1jVY06QZmiUqse3TceOtu0KZ+KTzlrDkc9JU5McN595yUAqAcxJUs2NHjKZRPNhX5HLtubLLch686dqC1Hdb22zrqwWoZI+e6Ey1xUk2J5b+dBzuoAEpOD6kGw05ELEY0ch4aMQT+0/iB/teBRHBgNzMpMCkAIrli3FhjWrq98jtkc9HcTGgp83DQtwk6RrwDPnaqKSIDyR9w56TZHzvb00hGjU1ATe55t7ub21IcuCbwHQhxk8RJoxF0PONq6gNulpM2YmVm0YeQxrc72IzHx0fvkE7FOyOcWn15g7fBiP7ZnFUwcO1OvoxtoCIbB954/x1P6yD3jcKCR8FOIHDz+C/+dzn8eymRnzRD2Kn/20U/G681+CTevWsgtlAQEhprymUycYxPEt+iYcaRcB4O4D7VMbpg0O6RddM2SInavv3RDEbLNdpktbNhEP5Zl60KYdSrzc3mTa53NjFcIE3Dh1m2xpffXxPXvwV7f8E775w226Pvqx/+BBbHvk0Wg9BcNFIeGjELv27MWuPXu956cXLareoiNhvN0HoBNB5RCL+mplpea5kxHnTDW1mT65IMnnyMTiOPUY2cMhOW3Nrd66fLbyDOT4btuQcSoB+bY3dQqwyyyX64cO5eHqbOMHd9M4nzHjrmHq33fwEL57/3b807e/F5SjYLwovydc4IK6gkl0Mzc/SDR/sCY4IURFwHVaaEriJsfQ9ophIGX619eaXbIbRh2M1Ud7qebgtnWOAqFo/Vwt1+3X3J/ObXz3taTrtIsJZrwWzEsUTbjAgUATiMKOY6KUSUFL1UechqGzCa+Ka2+LMRpU9QzJbKn9eIncw7mG2YQeudP1qbsydbkzXBR6V+TuOU55tqOOEA9pwqkvKXH7c6gMF4fhPnWjXgFMWUZqUYh4IlBIuMCD5veIm6AhqQ7ohzVnJIx6e/UOPnCo8geHyJlWaWoNeXNPLBorpXRYPrZcBpFw5lrOLxjTmIYhU0q+2POj7YfMtG181742w+XN13qGzOUhczofeKaXq0G5eQZVuxpoNFikSMG8RiHhAhZiqvkpxEbtbSZ5dzKq9xrTuCGSP2k7hqR0VqcHynjfghRsiQjHHvc8i2Vo1yHY0bjjDCFro3HnkGYvL99ggqTidUptZm5kzVtU8W1wpNv2+gTMLYaB6yqEPBEoJFzgQChfsB7cFcHqgCnGM0pX+FRX0xWmTMCWhkz3YWptvBczJO/ZnRS04IfubYKnkhyMiojbEHAl16C+t7R/8H5ZzszuJ2AmmKItMqzafW5xKxgeCgkXONi7/wB+9MgOzB0+XCXUUdJyUG2NWLlU/R5x1X2aSQ86P9ReYlQL9zQ7GdGEpWy4m9bbUrM0zYW+StIm7fSFgCAflimfM2s6UjBtJ7bcN9pM51ykcFtzfVokcdo5vh1JCJivS1Rf2GtJNvd7+1hKkFdzIIXEocOH8djuWTy1/wCb/8HHHveeK5g/KCRc4OD7Dz2M//HZv8PymRlzapCVDvzcp52G159/LjauXWtozHROUfNnbGoyfbn15GZ7OxVxKe7sxcRr+ZBFirR1yZaBQY6FgJFIkhxFj2mHNkTPE7D5oozwPmBB/mj9TVJUKpqPyWyMLwC7Zvfir2/5J9z9/W1sdfsPHcSPduyMtVowZhQSLnAQ20e8dPFi7D94yKsJmBoxvLOPYS5T7metZTQaCqg1m5i2c/ZkhvYpGxa+hAk81VTKv1Ah/JqFribfrugzsCxnn+yw9wfnLpr4gCpXZjvqWXr6FcAtrDit26jOPdRELbD/0CF874EHcdt3yj7gSUbZJ1zQCmJKKOcxALjv8OEVAwPS+Y9ph5n8NGOb7NnmMti2holkKvDcu/mkHY9qz+4o2mksIdwfW4LZ6+utuD5sVF3nkuoqfNEKrPNCTHZsQ0GFbBL+yle+gle96lXYvHkzhBD4zGc+o8/Nzc3hve99L571rGdhxYoV2Lx5M9785jfj4YcfNuo4ePAg3vnOd2LDhg1YsWIFXv3qV+PBBx/sfDEFI4KoXltZRVBXZuLaq1Z9iioPpiqylMKlW+6/eLPEXqcWAFOEkHuIqI39GXJ0aoz5rv7IAkdFqRvtd2+9NwybIEf3cg7fCzT4vPWDssrY2TyWIlqFp7iES8hGWmSBWzA5yCbhp556Cs95znNw3XXXOef27duHO++8E7/3e7+HO++8E5/61Kdw77334tWvfrWR79JLL8WnP/1pfPKTn8Stt96KvXv34pWvfCWOHDnS/koKRgtRTyz2JMmRi/q0J5zoXOeSHkeKEILwMHM+57KM8tCf4Xwt2+Ou35is65OGY5Ipk4DUNzzRLTrudh2w19rFRKz+2tzPWP7QdfDXEl58eaRoxoHXPWMdW/3fMUFbz1eStIqAZfbzL5i/yPYJX3TRRbjooovYc2vWrMHNN99spH34wx/Gi170IjzwwAM46aSTsHv3bvzZn/0Z/vzP/xwvf/nLAQCf+MQnsGXLFnzhC1/Az/3cz7W4jIJRoiEn/0zQRCMDrMmMKWq/hMDkprztLb5yeYRBZ8sxm/1E2i6vtmh/jxYG2gbb6fJVJUZ9vmNNpDWkIP3LuPXSSdLHgpB/wURj6D7h3bt3QwiBY445BgBwxx13YG5uDhdeeKHOs3nzZpx55pm47bbb2DoOHjyI2dlZ469g3PBrQrHvec34tWBDUyETUhtNjc8zf/xt2gQ5irYSteaFhj77qfrkjwGtAhNrTtLzJVpysUgvDAw1OvrAgQN43/veh4svvhirV68GAOzYsQNLlizB2rVrjbwbN27Ejh072HquvvpqvP/97x+mqAUZ2LNvP3748CM4cOgQ1FuGKFYtX46Na4/BksXTWoOrNABp8ZpvoicTkoxPjjpKVcpGq1D7jjz7U9OioF0ZfRG9vvcLc+0ma/R8OA6trLlNPZCmLXPOCzO4fF1/hcmug5PPLkfvbxvttsv1+jRhM0/9j/UboUL/0+DQ3Bwe3bUbe/fvd+oQAnjoscexZ591rmDiMDQSnpubwxve8AYMBgN85CMfieYPDfjLL78cl112mf4+OzuLLVu29CZrQR6qfcT/B0uXLGHPP//0n8AbXn5e9XvEU/XcJOsXFUh3D3CIaoQQ5lYmBmqylVMgGzPJ/ihpE2GdHmi3C1K25rTaZ2z7NLNrSGvDHotK3qSFy5DlojL50CcRS8YEETMD58YHCGqOJti15yl86iv/hDvv+wFbbv+hQ3jg0bIPeNIxFBKem5vD61//emzbtg1f/OIXtRYMAJs2bcKhQ4ewa9cuQxveuXMnzjnnHLa+mZkZzNg/QF8wNsT2Ea9YtlRryQA0C2u/GX1BQqIVzgCZrxzNVNUvRKNsCNW6tXE5o2FXi/fk873P2pIzlxy65vVp8L5y9o8ScNonh1GYR1PevmUTcRDCt8wTgQUbn8zX5C5NBKq3XlVn1e5iczAcOHQI92x/CF/77j1h+QsmGr37hBUB33ffffjCF76A9evXG+fPOussLF682AjgeuSRR/Dtb3/bS8IFEwzluKq33QghIKYq9VhMTTXRovbcRdKarRl1lKv130AOKpLUcVSEZPV2n6ZqSWrkN4OY9bDbREjE7WAw8Eb5VtW4mlRWRHVGMGzbF2g0b44ary+Y80f7oppDeVQ+L4TPz153PGXC8f555FcPS//J5nOqTpuS1R/tk8wYkKkPvWCika0J7927F9///vf1923btuHuu+/GunXrsHnzZvzCL/wC7rzzTnzuc5/DkSNHtJ933bp1WLJkCdasWYNf//Vfx2/91m9h/fr1WLduHX77t38bz3rWs3S0dMHko9ovrNf31edUvelGVu/prcgMpoKqtFlVj2gySWLKdnyh9oxKJ2BF5rqtuLZKr0Mpwc1POVbv0Q6VT/FBJ2nDVOsP52wFSr702OfjjQW89UXibRYFnNwsWesOCdJPahaUTZq23NjtcPva9bqv0XA1+eq6zLx6dSVJ0yXU6qhDNgl/4xvfwEtf+lL9Xflq3/KWt+DKK6/EZz/7WQDAc5/7XKPcl770JZx//vkAgD/6oz/C9PQ0Xv/612P//v142cteho9//ONYtGhRy8somE9wpk2LjPXExpk52YAXaNJWk5bX9+jTfiSZGBnLsiMbU0bL2bOy6CVjMwqrdV2cfxdIM507IqX6hjPJmDMdh67DWw8awqOEZviIAf/tNBZv7oIj+lIZbb2hL7BUC0tJU5wyzrGdr2BBIpuEzz///OAASxl8S5cuxYc//GF8+MMfzm2+YAIglIZh+dpCPSPLRyq0gtGUM+e4uIC2yRNpk7xq3ygXyR7yTdKgJ+f67ezSfy7FB2pHENtlQlouR4g2IdtaNRexnAOfVuuti9VwqwT6yJ0fCHEqiMiVE8hQ903Tr57YlPCvKQsWDsq7owuGAh0Vzfi6nLwe36k3n/6Hpht6R7B8/cU+GRbSrayRxToCTJ8x/R6uMnaj2KaSyvsIzd7HmuKntq+L+7SP2+zBpfJM1fEDUfkEef7UfytE/b7z+jjVH+9tJr8sdaekLBiLafroQPkVpYLesWfffnz/wYex78BBfrLRjlY6YesTZlZmUl+t9iFPT9dV1b89XFfBTV1KEyKWcNPcqP4YjZIjE0kr46BOSVsL4v2WMS22MdeDzZccCcy069OA22qvbf3CuaTItcI/+/CWJbWIs5dVtFJDd647SxJJ0v3AVpzCobnDeHTXLr3X134OD5d9wEcFCgkX9I77tj+E//Hpv8PSmSWeFb9nkmbdom7ii55+Ot7ws+fh2GPWwIhqiflrlTOQyVNp137zaVutSdVik0AnLaxtkJenri77aDmTc/4e2Tice2b7OSLWgZh8PgKWwl2AuVaYgNzaF+yasJ/cuxef+sptuOMeFehKaF0ABw4ewgOP/jhYf8Hko5BwQe+I7SPuinWrV+Hg4TlDG5GQldLhmRMNLZjNJhoiZvylMW2Wb1MiN7TGZ8JNaS9bk2S0wy4m8yjRqaAo9d086cpn5dW+f+WPsKwDMdjts3KwBZU8gejwUCWeMgfn5nDf9ofx9e/dG5OgYAGjkHDBRIL69HSQkQDY0Ge7LFjDdzNZ6mCvxnYdM2n6ZJSqbqoJkQlb0n/HvEfXRizAK3Qu5Vosj0A8LzlWbXGLljZmbUH3ClF4tN42QXxumeLzLSgkXDChYANrpkjkqfY7c4VdIq6+N1OxEU5L2kz23dIygBNRq83U5CiEWLTysNDWbJ5ExsLcUmSAdU3kyxe0WlD/d1OA9fcmEbDwX6vdX02tvuBoRiHhggmEra24hAk7SU+A0u9DtDjbiLIN7WMG9HmOLH1R2TGC4sr481rXF8qbwt+WzJ7b5bw8xbcnLeaqd+qPkZMd3BY47279ClRuWSu8ZOyrIvVCCvkW1CgkXDCRoAQQ5BSOdBjOroigoQMjKjtFIG4hgByzpc8MKrTG2AhD3hzGVR8lMGIxoO0TRhUgZBOqTxofjuj6AURuYsrbuJhmVWY3g+3/5Z6Np+6oGV5Yb25LeMTNgi5BgIKjCoWECyYSWSFPFhFLJk2l6wAgMBpUtB2eiNPLM/Ux0PIjGBjshe/67e1PhvnUI6LvPjrnbYcuJ1ciEbNV5JB2wEQdJ2BSozanJzwBIZhnNb9iAArGg0LCBROH2aeewn3bH8LuvU81iXp7ksTqFctx3NpjsHh6momgFUwaiEZH9GvqW05huhxGlG38rXTDVkOLVYCTf0I3OJCq1NTizBxx1MsToMvmJKbNMud7xWyISgiXtIwK7WKCZDHlp14Ew6Mg1NUI9X9zhao+pyH+WNKgPnVKCByaO4wdT+zC7L59dbog7UrjXMHRi0LCBROH792/HR/51OewZPHiOsWcmM9+xk/iF192Ho5ds9rwZ/qCqpqX+hN/sZ6xE3yslppn/OwhNe3axaIglCvN796IM+ZcKtULTRC0TQAYOO00t5C5NmavWNKWrhZplIAbcvVklswJ6gOmcQOOvOlaq6z73JN79+LTX7kNX/8e/1OEB+fmsL3sAz7qUUi4YOIQ24e8Yc1qHJqbMwiYM0EapEw0teZd1AnaW1WTmc/iIHt/qU9jdqZ9hjSEgGUmp9pqnCjylG9ffbLed9206ZIsf5FC8DeJvSJb2/TBIFLT70AVaP7apYd8zQKOC91nWFZR4QAOzB3G9x96GN/4t/v8shcc9SgkXLDwINS7geuvdZqhoUJ49vtWG5U0cRqKsBuFxL3mMar1pfGld2+yb3/sKBHy3XK+5Oakc8CeyvAG+wvQ+yx8N510ktD+ZyKBtynrnozhsRRMIAoJFyw4CKD6AYkpO12pRQ25akJT2rByEyrypfO7VOQMdj5P3TushWQzu3WmvMs6B133HPteW8nnNdY9/jq95xtfv1mHesOZvUQSdja7FY8AgXOEeb25BHndh1FXYeKCMAoJFyw8qAkzEl0rQF5HSaJ2FCm7Btb6dR5e0ybTVup7ogPBYimk2ee7qFM07lh7QlkenBO5sgDKr27KQguRX+9VbzeL1Jvavi2z5JKJyUX/DESMtAsKahQSLliQYN+opc4B9SsuoQJVm0RpTsQ+LdantLHJiZpmKNQKMLXOPt6YFfSRe/L4wP46FKM+hmSPadipe7dHZarXWq9asFkKsLB91AUFDAoJFyw4VO69sO3TsVJKD2EHfLF2FSFfb4w0YwHYNkENg1xyfc32NYV+6Ygj2Nh7n32+Zh2DrsqPi+d0SDbqh2SfH7VABZOIQsIFCw5P7n0K/3b/djwxuyeat/qhdQlIoZWWY1auwKZ1a7F4erreA4raNSm9E6v0nJLKKEs171RYZlB34QDTLsuSpiSFmc1SZPVgv0VL0tP0ArS/nJjxafsWOXmkcuUVxORvHZuFaaS4Ei22jKky2k2arza1o7BdDbdZZwkcOnwYjz6xC7uf2uf4pwHg0SeexO69ZR9wQRiFhAsWHL73o+3447/+HGb0PuIw9MQrq0n3p591Bt7w8vOwfvUq83wIAsaMrrU1ox0zu1Hco2Wz5QXgRJ3ZwgiaOQ4pBSQGPNkz1TfH3CKAtK9ctbohT/tCe3Xr41rr5UjcR+zex+Q39OstTPWzUibm5lLclhQxz84+hU9/5Tb8y3fvITU2ODg3h+07H/MJVVAAoJBwwQJE198z3rj+GBycmzMpNMZlUmrFtHntZVO2OW5ojuqlIXO1rfCyGi0Dx+cbzN28XYru6jF2+NRtRxpt6jDatwPP+AUHJUW1D9mOOK7WO402DCC4D5jfm2yazhUBq7a11iz8ZvmDc3P44cOP4I6yD7igAwoJFxQwEMzkG/3Be1220bKklJogpG37tAtnbHtqg1hNShvv+vOFbWEq1V3rIqZx/eEe6/wQmCKEH9t61YeMBQVAIeGCAgdC/ccEBhkRuszPJ9rR1U0+qX2Y/NwtNFGHgpOG+TvCfew5bt92f3IYP7ZgRC8TCwS3BpKM1s3cf5OgCxEXdEMh4YICG4wZMvrmqtp2y24zJeZoc38rObbP225drnwUHpNvIFd8/6/xTX+wPlpigk4SWxBDu08OOxjMOmdbI2iQWHRxw5WH+8zN+uOXVVAQQiHhggIWrhZMj3kitvlBEvKMk5vU0bWUza3jjuCkEKh3aMWq9xVuIwe7WiEVesgeaKKTzXz0NaUN6wsxxfp1nfaFgJD0d5oj+eu0wsEFXVFIuKCAQUzj9L+NS9IvDbFEzcjNVii95cYgYlJnKnj1NC9/l3xcUV9ZwajLTGbpyas1VFIu1bdrlysoGCUKCRcUWHhyz15870fb8eNdu92TAli7ahWOX78Oi6cXGaeUv9AOwBJJ77lUr8usvzGmU3o+Bynlc6tN8dt6c3AapIDxAwi+tvRaJPJ2LyEE5g4fxiOP72p+d7pnkn30iSfxJP1N64KCFhBymJEeQ8Ls7CzWrFkzbjEKFijWrlqJE47dgCWL3TWqAPCS556JX/q5l2Kd2kcspf6j3w1I/U9VDzPquHJtArNGGbUbfauWbVYWfq2Te5OWry2uXbIjDBACj++exY2f/xL+6VvfDcrYFgfnDuOhnY912g5XsPCxe/durF692nu+aMIFBRZi+4y3bDwWc4ePeLf0cEQqaUhUfSiYMryv1BfZxWS1yzHp5m7ZxgqeXC97MpCDnEp5L3XytiDbb2vlnTt8BD985FHc8W/f98tWUDBmFBIuKOgIGswjpcTU1BRPxNYLJpxXaNE3RlC9ziA5640aRiPOAcuNwnMcrrMd6qDxJPI1SJX94Yx0Ycoe3oJJQSHhgoIWkLA4s0YoEMhnZpVS/UQi86MEdCuMHXltNswLmkNG+keUaVp6cV/7AokkDPpqzvYN0+1DhYoL5jsKCRcU9AEancuA258LuMFc+pjbEiXqMC//Gz+CvtYguN8zzikfAqd6c5FZfPN5TdHI6ELBBROAQsIFBZmQ8ARfcaCRwMyLJqhfeTAYGGnquA18+1r7qksh6acPrWT6Aw3G+Y4hogYBk5d0FBTMZxQSLihogbRfViL7VHU5v7YXIl8aOZwTRRxK89WfWobK7H/5Bp/W/ECDda4lEfO/R4xCxAXzHoWECwoy8cTsHnznh/djx2NPxKOVFRFLk7h1KZKuNGEfFEGuW83vU7bbPXzkCB557Ak8vnvWCY5iate/ibx+zWocv2EtphctMjV5vpTxqkmad+7wYTz8+BN4fHaPtX8IpAw57qQJNw5gdc8fe3IWuxJ+U7qgYJwoJFxQkIlv/+BH+PD//iwWT0/36nVM3QN8/vOfjTdccB6OWbyCz1NlxL6Dh/D5f7kTX7j9LgwSXwcwJQRe/sLn4fUv/xmsXrG41iYD8kh7L3CDvQcO4P/80+348p3fSrMcdLybdulDhw/j4R8/3qnOgoJho5BwQUEmuv5ecRcIAZx2wiYcrvcph3BkMMD2nY/h7vt+mEXCP3nyFhwZDGq/qn8bsP2jBzbmjhzB/Y/+GHff+4Me3npdULAwMTVuAQoKCvKgfmYx9LKLTr/yQ0zEoeIhGQoKCtJQNOGCgolCFfUrphoizgnQSmwB3C8PmeADuCbwLbgFBWNFIeGCgglD5aZtCHgY2mhYy3X3KbM/7YjysoyCghgKCRcUTBqEwNTUlH49ZkgTbvfCCr+ZG1A6sF/jVQQ+NTVVWLigIIJCwgUFEwYhoM3RwXxt39tItw3pNsn+WygydomY7tedElPlrVUFBRFMJAkXv1PB0QopJeYOH8be/fuxdMkSZyzQ73v378fc4cNZ44XWv5j5KUe6wTlUrxACe/cfqNpPbr2gYOEhNv4m8veEH3zwQWzZsmXcYhQUFBQUFASxfft2nHjiid7zE0nCg8EADz/8MKSUOOmkk7B9+/bgjyZPEmZnZ7Fly5ZyTfMc5ZomBwvxuso1zX9IKbFnzx5s3ry5io/wYCLN0VNTUzjxxBMxOzsLAFi9evWCeGgU5ZomA+WaJgcL8brKNc1vrFmzJpqnvKyjoKCgoKBgTCgkXFBQUFBQMCZMNAnPzMzgP/2n/4SZmZlxi9IbyjVNBso1TQ4W4nWVa1o4mMjArIKCgoKCgoWAidaECwoKCgoKJhmFhAsKCgoKCsaEQsIFBQUFBQVjQiHhgoKCgoKCMWFiSfgjH/kITj31VCxduhRnnXUWvvrVr45bpGRcffXVeOELX4hVq1bhuOOOw2te8xrcc889Rh4pJa688kps3rwZy5Ytw/nnn4/vfOc7Y5I4H1dffTWEELj00kt12iRe00MPPYRf/uVfxvr167F8+XI897nPxR133KHPT+I1HT58GL/7u7+LU089FcuWLcNpp52G3//938dgMNB55vt1feUrX8GrXvUqbN68GUIIfOYznzHOp8h/8OBBvPOd78SGDRuwYsUKvPrVr8aDDz44wqswEbqmubk5vPe978WznvUsrFixAps3b8ab3/xmPPzww0Ydk3RNNi655BIIIXDttdca6fPtmvrGRJLwX/7lX+LSSy/FFVdcgbvuugsveclLcNFFF+GBBx4Yt2hJuOWWW/D2t78dX/va13DzzTfj8OHDuPDCC/HUU0/pPB/60IdwzTXX4LrrrsPtt9+OTZs24YILLsCePXvGKHkabr/9dlx//fV49rOfbaRP2jXt2rULL37xi7F48WL8/d//Pb773e/iv/7X/4pjjjlG55m0awKAD37wg/iTP/kTXHfddfje976HD33oQ/jP//k/48Mf/rDOM9+v66mnnsJznvMcXHfddez5FPkvvfRSfPrTn8YnP/lJ3Hrrrdi7dy9e+cpX4siRI6O6DAOha9q3bx/uvPNO/N7v/R7uvPNOfOpTn8K9996LV7/61Ua+Sbomis985jP4l3/5F2zevNk5N9+uqXfICcSLXvQi+da3vtVIO+OMM+T73ve+MUnUDTt37pQA5C233CKllHIwGMhNmzbJP/zDP9R5Dhw4INesWSP/5E/+ZFxiJmHPnj1y69at8uabb5bnnXeefNe73iWlnMxreu973yvPPfdc7/lJvCYppXzFK14hf+3Xfs1Ie+1rXyt/+Zd/WUo5edcFQH7605/W31Pkf/LJJ+XixYvlJz/5SZ3noYceklNTU/If/uEfRia7D/Y1cfj6178uAcj7779fSjm51/Tggw/KE044QX7729+WJ598svyjP/ojfW6+X1MfmDhN+NChQ7jjjjtw4YUXGukXXnghbrvttjFJ1Q27d+8GAKxbtw4AsG3bNuzYscO4xpmZGZx33nnz/hrf/va34xWveAVe/vKXG+mTeE2f/exn8YIXvACve93rcNxxx+F5z3se/vRP/1Sfn8RrAoBzzz0X//iP/4h7770XAPCv//qvuPXWW/HzP//zACb3uhRS5L/jjjswNzdn5Nm8eTPOPPPMibhGoJo3hBDaMjOJ1zQYDPCmN70J7373u/HMZz7TOT+J15SLifsBh8ceewxHjhzBxo0bjfSNGzdix44dY5KqPaSUuOyyy3DuuefizDPPBAB9Hdw13n///SOXMRWf/OQnceedd+L22293zk3iNf3whz/ERz/6UVx22WX4nd/5HXz961/Hb/zGb2BmZgZvfvObJ/KaAOC9730vdu/ejTPOOAOLFi3CkSNH8IEPfABvfOMbAUzms6JIkX/Hjh1YsmQJ1q5d6+SZhHnkwIEDeN/73oeLL75Y/9jBJF7TBz/4QUxPT+M3fuM32POTeE25mDgSVhBCGN+llE7aJOAd73gHvvnNb+LWW291zk3SNW7fvh3vete7cNNNN2Hp0qXefJN0TYPBAC94wQtw1VVXAQCe97zn4Tvf+Q4++tGP4s1vfrPON0nXBFQxFZ/4xCdw44034pnPfCbuvvtuXHrppdi8eTPe8pa36HyTdl022sg/Cdc4NzeHN7zhDRgMBvjIRz4SzT9fr+mOO+7Af/tv/w133nlntnzz9ZraYOLM0Rs2bMCiRYucVdDOnTudle98xzvf+U589rOfxZe+9CXjR583bdoEABN1jXfccQd27tyJs846C9PT05iensYtt9yC//7f/zump6e13JN0Tccffzye8YxnGGlPf/rTdQDgJD4nAHj3u9+N973vfXjDG96AZz3rWXjTm96E3/zN38TVV18NYHKvSyFF/k2bNuHQoUPYtWuXN898xNzcHF7/+tdj27ZtuPnmm42f/Ju0a/rqV7+KnTt34qSTTtJzxv3334/f+q3fwimnnAJg8q6pDSaOhJcsWYKzzjoLN998s5F+880345xzzhmTVHmQUuId73gHPvWpT+GLX/wiTj31VOP8qaeeik2bNhnXeOjQIdxyyy3z9hpf9rKX4Vvf+hbuvvtu/feCF7wAv/RLv4S7774bp5122sRd04tf/GJn69i9996Lk08+GcBkPiegirS1f2R80aJFeovSpF6XQor8Z511FhYvXmzkeeSRR/Dtb3973l6jIuD77rsPX/jCF7B+/Xrj/KRd05ve9CZ885vfNOaMzZs3493vfjc+//nPA5i8a2qFMQWEdcInP/lJuXjxYvlnf/Zn8rvf/a689NJL5YoVK+SPfvSjcYuWhP/wH/6DXLNmjfzyl78sH3nkEf23b98+necP//AP5Zo1a+SnPvUp+a1vfUu+8Y1vlMcff7ycnZ0do+R5oNHRUk7eNX3961+X09PT8gMf+IC877775F/8xV/I5cuXy0984hM6z6Rdk5RSvuUtb5EnnHCC/NznPie3bdsmP/WpT8kNGzbI97znPTrPfL+uPXv2yLvuukveddddEoC85ppr5F133aUjhVPkf+tb3ypPPPFE+YUvfEHeeeed8md/9mflc57zHHn48OF5d01zc3Py1a9+tTzxxBPl3XffbcwbBw8enMhr4mBHR0s5/66pb0wkCUsp5R//8R/Lk08+WS5ZskQ+//nP19t7JgEA2L+PfexjOs9gMJD/6T/9J7lp0yY5MzMjf+ZnfkZ+61vfGp/QLWCT8CRe09/+7d/KM888U87MzMgzzjhDXn/99cb5Sbym2dlZ+a53vUuedNJJcunSpfK0006TV1xxhTGZz/fr+tKXvsSOobe85S1SyjT59+/fL9/xjnfIdevWyWXLlslXvvKV8oEHHhjD1VQIXdO2bdu888aXvvSlibwmDhwJz7dr6hvlpwwLCgoKCgrGhInzCRcUFBQUFCwUFBIuKCgoKCgYEwoJFxQUFBQUjAmFhAsKCgoKCsaEQsIFBQUFBQVjQiHhgoKCgoKCMaGQcEFBQUFBwZhQSLigoKCgoGBMKCRcUFBQUFAwJhQSLigoKCgoGBMKCRcUFBQUFIwJhYQLCgoKCgrGhP8/m56//35BhkwAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(imread(uninfected_cell))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1300"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(os.listdir(test_path+'parasitized'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1300"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(os.listdir(test_path+'uninfected'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "dim1 = []\n",
    "dim2 = []\n",
    "\n",
    "for image_filename in os.listdir(test_path+'uninfected'):\n",
    "    img = imread(test_path+'uninfected//'+image_filename)\n",
    "    d1,d2,colors = img.shape\n",
    "    dim1.append(d1)\n",
    "    dim2.append(d2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "# sns.jointplot(dim1,dim2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "130.92538461538462"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "np.mean(dim1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "130.75"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "np.mean(dim2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "image_shape = (130,130,3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-06 23:28:17.107177: I tensorflow/core/util/port.cc:110] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2023-07-06 23:28:17.108611: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2023-07-06 23:28:17.133971: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2023-07-06 23:28:17.134425: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX512F AVX512_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2023-07-06 23:28:17.574864: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    }
   ],
   "source": [
    "from tensorflow.keras.preprocessing.image import ImageDataGenerator"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [],
   "source": [
    "image_gen = ImageDataGenerator(rotation_range=20,\n",
    "                              width_shift_range=0.1,\n",
    "                              height_shift_range = 0.1,\n",
    "                              shear_range = 0.1,\n",
    "                              zoom_range=0.1,\n",
    "                              horizontal_flip=True,\n",
    "                              fill_mode='nearest')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x7f9a5f886c50>"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAaQAAAGhCAYAAAAugcCGAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAD2F0lEQVR4nOz9a9RtSVUfjP/m2s85p7tJ0xewT3OwlQabizQqN3mDCo0IGSZiHKgkwSTkMvLiwJh0SIIyeM1oHNo95ANhDEnIiyNDiIZoXhVjHCahvUEYJBEaUUFBgf4jF4+NcugG6T7nefaq/4eqWTVn1axatfbez/Xs2f2cvfdadZl1m785Z81Vi5xzDlva0pa2tKUtHTINh83Alra0pS1taUvAFpC2tKUtbWlLR4S2gLSlLW1pS1s6ErQFpC1taUtb2tKRoC0gbWlLW9rSlo4EbQFpS1va0pa2dCRoC0hb2tKWtrSlI0FbQNrSlra0pS0dCdoC0pa2tKUtbelI0BaQtrSlLW1pS0eCDhWQ/u2//be4+eabccUVV+DpT386/uf//J+Hyc6WtrSlLW3pEOnQAOlnf/Zncfvtt+M1r3kNfvu3fxvf9E3fhG/91m/FH//xHx8WS1va0pa2tKVDJDqsw1Wf9axn4WlPexre9KY3xWtPetKT8B3f8R246667mnnHccRnPvMZXH311SCi/WZ1S1va0pa2ZJBzDl/4whdw7tw5DMP69s3OBniaTZcuXcI999yDH/zBH1TXX/jCF+I973lPkf7ixYu4ePFi/P3pT38aX/3VX73vfG5pS1va0pam6ZOf/CS+/Mu/fO1yDgWQ/uzP/gzL5RJnz55V18+ePYvz588X6e+66y689rWvPSj2trSly4Ke/NjH4F/9g7+Nr775MeGKA4THgQggInzwY/fitf/+p/D7H//EofC5paNPV1999UbKOdSghtzd5pwzXXCvfvWrcf/998e/T37ykwfF4pa2dGJpMQy48oorcPVVV+IvXXUl/tJVV+EvXXll8XfVFWewoG1A7pbqtKmtk0OxkB75yEdisVgU1tB9991XWE0AcObMGZw5c+ag2NvSlrYUyWH7Cs8tHRQditpz+vRpPP3pT8fdd9+trt9999149rOffRgsbWlLlyVRAJuafuucw/al0ls6KDoUCwkAXvnKV+Lv/J2/g2c84xn4y3/5L+PNb34z/viP/xjf+73fe1gsbWlLJ44Ww4BhGEzAObVYeFeLA0AGKAUgIgJO7SxweqcUFw4+6nU5jhvmfEuXIx0aIP2Nv/E38Od//uf44R/+YfzJn/wJbr31VvzKr/wKvvIrv/KwWNrSlk4UDcOAZz7pCXjmk56AYWC4oRi3cPb66/Fl117jf7h4u6Cz112H737+c/Hcp31tcW+5XOL/fOjDeO8ffATjuLWktrQeHdpzSOvQAw88gGuuueaw2djSlo40ndpZ4Hu/40X4R3/9r+KUsG4IBCLCMBAWiwUGa0OaAEapEQ7L5dLcS9rd28Obfv6/4v/9xV/G7t5yfxqypSNP999/Px7+8IevXc6hWUhb2tKW9ps86Jxe7ODUYiEuU4yKIqDYI4puPAAghwHAIPMrcsL62tKW1qMtIG1pSyeYyMHvBSnMcfGn5SCJYBVwpgk3x86/sqWjTFtA2tKWLgdyIpzOEapIQuSfB0SMdWhjTgF2W9rS6rQFpC1t6aSTtIKaKOPSfZG8LC49wD46J+ytLW1pPdoC0pa2dILJhAunjwiKQCS+O7JRi1188XMMebeYtKUN0BaQtrSlDiIAZ6+/Djdcf139mJTcErGSWDcbIdfIbpXgUk98arHA2euuKwIXfNDCBIIY9x1K9xz3y1MedzP2lktQqNwpptldSKqJo3O478IF3Pe5z2/xbEsAtoC0pS110WKxwDc/42n47m9+DnYqEWfxVAPngMozOQ4MDv5InjLCDWBJnoIKKHnZwj/pu018MOqXXXsNBt4XCgXWzoy0ma1cD7TAgOd93dfiKY95TOCK4jZVHjgxDCTqddjdW+L/+/V34ed/893YW25Dxre0BaQtbamLiAhnr78Otz72ZpzaqQMSnAturAogBdDKXV9WfUCEJmVZ9OYFtEXG6SkA1CaIiHD2umtx9rprdb0k6/c0EEGe0Xppdxfv/O1r0YONW7o8aAtIW9pSN2UmQ27diJiAXnE/BQ6+vPKA01qeelnSL5jvIaW865zarPJbZ+RlnkLXDijf0mVIW0Da0pZmUO5mo0z+R1CaYYVIV1pZYRH4ZqaT16QlJMvhLw4EEqA0mXcGNUEt3ytz2eeWLnvaAtKWttRJ/pGb7PRrZ8ciTLnVgMy1FgS5lY9gewCnAK/q0kOIosvuz3HpTQGW2ScMrdOxH1u6TGkLSFvaUic5N2JcjhiFZTGI/R1p6bQAqYh4M67L364CevP5F/Vmh3OrqLiesuYlj5lG5ysmIozbh2q3lNEWkLZUJSJgMVQO35xBy2PyegKCj6aztP/TOztYDIN+P5CL8W6ZdaPvaYtgSgJ7yyXPK7FKeeJUcX3S3bR+4tEM+qSGIpnYI4oeuMgPA7K5RZXCxokDQPzrMU6dOlWEhE+2AX5ejcdgXm2pn7aAtKUq3XDddfiWr386zl5/nb+QS5mWOyr8s1yO+N8f/AP81u9/+MgLjy+77lp889O+Djdcd23hVloMhKffcgsGELAUmyEsn6UQjnsj2YVohghAE/mreYtuzh5qlb8m4sFr+1UkojFkaLY2hSj7LViwpobtt4u0oAHPfOITMNCQ5oaJSiVYjeOI//MHH8Z7P7x97cVJoi0gbalKN1zv34PzlMc9NiGMoobLJcjq3b09LMcR93z4IzjieIQbrr0WL37ON+LJNz8mWCmAfOBnMQwYRKAdH2bgSOzzRLyRwJODS3p4VEbQpaoqeU1pnQNMv3AuQCkEO8ganXCrpXf5aT6KoIvJiv3HAMIznvB4PO3xt8Tw9pqZRIEBvr27t8RydHj/R/4II7bPMJ0U2gLSlqpEAHYWC//cTcNtlx7IzwQcUbAuhiLPUSQi8u3lB1+dfgCV+Hu0alx8VYND+s73jBqQi2tXSZ9OPMhD0/R3ojIgotq+KW5yX5vLU9vJUjucTl7xDMpjxBdEWEA8d9XhHuY0i+1rL04cbQFpS02Spw9UhUXlugsPiR4fh4p4aLWT6fwEhJVqXfMh1QRG5TgQvBVWzVvhJ4117dMmub9W7AttED+28RAnk7aAtKVJYo1YC870KuxadFj41dxrOkrEwQjah+appbkfxEuXe47+8UaJvcFjst9skyxVf8/rrrbfCfuuALhalgkrL4Lv8ZhTW5pHW0DaUps4YizzHFVsokJMHD+xcfCqd+9DtOqh1exZKGa6dMvNi16TOX1d8vtmTJx1SonuyY1wsqWjRltA2lKT3JgZODkwxd18IcfVDvcxEx2HxG4LlGoWKImzeGzX2KpgJHjC5oBoXX6Y4gG2x2xqbWmatoB0GRPBR9LdcO21pdAh4JYvfzSuPHO6ABwWnibu6KhmEBFuvP56fM1XPW6FE5210NEOwyJl5UfOYJ0ed+4crjxzuvrgairKVe+ZlNdtPHPjH37VsWrygVibfWfyk5e+CqCw0cWRhFNF9GADCV5iH3MciNFAu0oficeH3T7lcY815pUAbP7V4J+KL+lHHj3onMOffu4C7vvchS0e7gOROwgH+IbpgQcewDXXXHPYbBx72lks8N23PQff+dxvwo44wdovYMJVV5zBo7/skbjyzBklRGVE1JSg4nfefPbC57Wm76VTkd4HHsvgAhej2KQJVu5jBM7FHlDaYBfBFQY4MF15+jQedf31HoSNtha8zgWkrPng/rOU/bj/wn1RFuuN0xI8JV9rWzfCZZf/TM3qeNyXKP5B8F19SNcABHndOYfP3n8/Pvv5z+dxi5BmPAHqVRixP/gQQkrp4neC4pViWIh/ZcZ//tXfxP/3a+/avjJD0P3334+HP/zha5eztZAuYyIi3HD9tXjyYx+TQp15ZUrAkOYPhxkH4JjaESAQzl53Hc5edx2iWJB1QF5KF8ZxjIDkFMgEYWE8CxP5HIWwC2DmlmO6lvVBLEOewpCRsgiLfukgCZhchoiMy8ElXfPZemBl3dO6zbLE/lTiW/LH9yp90REMYoe8l1a52isj/9zYDdddm5daVBsf5aJswpEzwZuIMIRHFfL+vLS7i9+859rtKzP2ibaAdLmTywQCy8iw+IldJC7PloRJSwimW/YmfNqMggKduEdgWjyWZVW+tI6bQQ7xMNG57wKy2pf3RUcphby2nh2aOveuq6a57sRGGeZzZc2ISk4oPuJtbUW1wL+PSQBkW44FLy5Mmdg3iS8/DiLhRCRjMJ9W53tLTdoC0mVO7BcvIriIguB1yRoRC5kzO3KFENRWRyjDWsMWMHGmAERR/25FVgSBn7MnWZb31gGlWaJooo7WA63rCOt1QKlVb/frNIwh5bHm+VYrM+5PGqHlxYsHGwa62KIKYJTSxjkp0noDTNj9lb6jepVb2gBtAelyJ3Zr8aKM7qHw3hx1Lcsqdg94KeegICCjSuUzTik3Od7cjzZQWba0ihzfKfc1SFzPXySXcpXMUtao2vNXFlVfAdGzl7JiHXnZcx/cXXdbOfav0ZkMBulW7g6M6FBMuoIvSwMRruCkRNh7XFxVC9VycGKjfUv7Q1tAutzJARjDHwta6aKLcjstxbRAR0TThGGM0hYw+HmRtPlis5CSi2tJrY1bACvqphTzipfTyfrFl8EAM8o+a4r5lPutpnWvaw3lgQ2rlDfFey+1wM9fGoUHM/UkAeH15oQBpVdMAkHPaRAyKMFfzsecykz8y8HvQ8YAiFRv6/X0W1qftoB0wokw9UoFEV0nXHRhrafoNS5PCDztRGNLSWrIhmutQQ5yOxuZFLLSN8qrqLJRZ5ZCXGTJvDvxhuo+V+6H5N+nXFH7Fdwq3YAWOPW8fyn/bsKoFdjRCYam+zVYRbqfi5xibkiTPgMU83vm7iuI0p6XUMLE1lPMvRgGnN45tZKCdFxexXJYtAWkE07xlQrXXhs006ieYrEY8PTHf9XKwtLBIb6zGxXtXADT9AJOFlE8HuYIK6M9QHQYlINST3rr+woV+8992fR30RhvKSIkkq/Dho4kTTQQ4euf/ETQQBhHV0SHlsyke+O49K9i+dCHt6/MqNAWkE44yVcquHH0LodABGAQL+ArNo6noqwYjLI9FZlOa6imb06koFTmERDsNTqqQCQpVzCm3IUb5X8FYLLmXrEXxtch9BRRhdwXjPt+a4JSTkSEZzzp8XjaE26JzysB/DxeVhlB9cHu3i6Wo8M9f/CHGMftM0wWbQHphJN8pYKjAf6FPipFd1nFg63SxxXrK4GJ3XelK68sl4I7rSUgW6DpAyFU4f1tMsqvpVtZgM8U1qvuCen9E/0pr6/SiiLarUaZO0/mnwriqKfxXFutk947+RyVA5Qlz9nYG60UqGJ6lr20GAbsLCjy2TwFP/P9DttXZjRpC0gnnlwm4Id4fV9qq+w59WzoSz4tK6Sp8Ys9I3MPaqLuXpqbZ7/Fz1R4tOSjPB7KBxDke4Itntd5vil3b1kg3y4/h1ZLcQC4JekttOWYuYyXshwnUibwUdx0zOlCeTpahvSRoy0gnXBySiiTUPjqi6lH6MRYNaV1GqstrGe9yW6U7+RXBqVwQ5YR2uBcGXjA/BfsZGxNYUrtvquUpxOlr6kbCYW0r5VBeq8tGaGZa1PGqeUWaFZVL02lJwUEeadOFOSZM2q05wzHQ+ZFm+SMH2ypqyo0k/xSxcINKFOHf1qK1dSzW1ubqJ+2gHTCKbi4N1xm0BiRL/HcaiGVyAiIQiGhI1g6+zuFcntJAl3hiunIpNK7at3m1So+S1dOpnVn30iK5pYJI8OfzZDrtousznvGq7juHMeh1dmSPGvlCOKZMa6GxJypoVr+Tcy7dhZ9KYCVi8cHVcAvzl9xlFLuFmyR1L+21tEkbQHpsqH90dMmxbNhndhrWKxaE5SydFPNYYsBrT2YyUKyr61dl7ysmqAnEUuos1G4r4pyVNYa96Eqtcv9F+fCs2H97sYURDDkJSsWnEaFalrFsyIJZl7YE4NRpTuLfcwh650aC4pfp0Ei4pExt5KJ6m/FaTkjklEM19ZaatMWkI4AEfxrIM5ef12/j17usRRfwg8HfNWjz+GqM2cKgZWKWU1tM59x6Vxu7WdjyjR2kEQdGmJ6l9eVWSO5QWcESMR7XGF3d9WA0BXtSHeSwDOylbzl7qCqMF7vNfLRddaaK0JI25VZ7jrJIveLFPpGKfm8U8EyomjVr9a4ysQ13oTVrqwiqz0ln1uaT1tAOgK0WCzw/Gc+Dd/5zc/BziI9qFqXL2GhxFOtWZC7eA3OP1V+5ZkzOPeIR1Trbkes2enlmXUuA8Zc8ZTXatQKPa5d6wqSgDOV3bn8TdXD1CuEapvetXLrVCBq2jtZkeZaUftBU1ZHM/Kw2xjm07z9TWtu1Phi0Ozdb91SP20B6QiQfw3Edbj1sTfj9CljSPLFF7RRjPxqhuQXj0ebuDIfO2JkvakKod22vSsF7+Z1I9tcIdaKwrKEQW5VZY9JWY6/brAMv0y+LP56ac5GeUpXUSJyy0DemrQG2zz25m1Zv731dLnCWtGFLtXrDCtH55VWcLCX8j6t8NrznNeW5tEWkI4IEfQ6yTX74kfc9JXuKatU8YtSmvz0auupdKv+dSyD/STLxXfY1Dr5wjoZfW2K1dTHssZPdxUH2Ld5uH+LptKwy7WmxJju5g1P623U9zQN00nm0V133YVnPvOZuPrqq3HDDTfgO77jO/CRj3xEpXHO4Y477sC5c+dw5ZVX4rbbbsOHPvShTbNyDEm8VdNaYE58Op9ebwxDWEfyavpLT5drK4HgDxatetSV5n20lpUJRptmcQ1pkrs59wWMBHmr2d7LOQ5gZFlkZt0cg7BqP+ZzOh/jmrcg421WhUds7Rw12jggvfOd78T3fd/34X//7/+Nu+++G3t7e3jhC1+Iv/iLv4hpXve61+H1r3893vjGN+K9730vbrzxRrzgBS/AF77whU2zc2ypCkr+rhZwuX4XUaUUgqbaF7edxN6G8Vcu4PQ9/+ulVl7mW/5ZeRVPolEuCACrjlq9TUtrQgCqZ4AM3lt/rbJ6+ioxmPvmxGdUYsRvS3mZEMSrjPNcqo1N/G0oCLI/UzoEHMh9mf6vbAuXPcNvbfCwpdVo4y67//7f/7v6/ZM/+ZO44YYbcM899+A5z3kOnHN4wxvegNe85jV48YtfDAB461vfirNnz+Jtb3sbXv7yl2+apWNH+XM+tU3cOPEH+DdBiLTy2YqewIUp4cKlOV7czsENBKKN6zQrkcl/LogC9Z4a0aJ8TCwwyolfiz1F+V7K6lTbAMk2m/iacTnnab+tpNoeVCsQJOaFvWfpQpi3cgFqP3TKv6jNjS3QHATt+x7S/fffDwC4/vrrAQD33nsvzp8/jxe+8IUxzZkzZ/Dc5z4X73nPe0xAunjxIi5evBh/P/DAA/vM9Wq0GAYMwzDb9Xzq1A4WFWFVCiUK/7OmGzeFVB4WMLlvvODNiY1f2AtfLcRcMzZ50/W5UE+xL6bKEcytKvSKfKuBr+32475o721MXatZPnKc8++9fFfJIc2PWEbDJRzDvLWRfhiuWgugXGCMcghy5c6ZT+uy+aVSqO++aJGQ92qFYVlbQz2AtVgstq+uaNC+ApJzDq985Svxjd/4jbj11lsBAOfPnwcAnD17VqU9e/YsPvGJT5jl3HXXXXjta1+7n6yuTcMw4Ouf/EQ886ufgMVCgItDFnwMJTgdPJA940lPwGKg1YVxoEmt2sV/xO9KUmcvMg1QSK4sVV46+qWQAy5tu5O8OLvpcv/MFU3b9D5SdHqubbl01HUAdfRQyzLqEcCbjkCL5Tkx3qTrcCJt5DXc6GEl1YESfQowozCJSec1aLFY4P+69UlYDMNsYFkul/g/H/owfuv3T/arK/YVkP7xP/7H+N3f/V28+93vLu5Z+wG1gXz1q1+NV77ylfH3Aw88gJtuummzzK5Ji2HAM7/6CXj5i78Np3ZEtzpv7msK4dpidi8W9ddAzKeaq6bmG59RsuVCMZRuimYRFelixBM0SM0ntg5RlrcuGmXZ547GJgTxUQOldfLvDygBcS0R0lwjyXOyjggJO2otktZqU0apiRvWBNqnNyyGAV//1U/E05/4+FrtpVIVaHdvz7+64sMn+9UV+wZI3//9349f+qVfwrve9S58+Zd/ebx+4403AvCW0qMe9ah4/b777iusJqYzZ87gzJkz+8XqxmgxDDi1s4PTAZDk5Cq9STz5tGsmd9/EguK68m6EwjmRb8yGVZe7EmrCpRoOW1lgiUf7tRLWtbx+i5eevZsyk7gvvq16PgHxP+timiHcVt3DO2iyIt0krfK81ap5e0m7h6MNHu5F1Eppg0vbamsat5A6s8x4aluu1tr+IhFhsSAsFsMK88B5D8oJp43vSDvn8I//8T/GL/zCL+DXf/3XcfPNN6v7N998M2688Ubcfffd8dqlS5fwzne+E89+9rM3zc4BEzX+BMU9Ci2cyz/AjWzYBIAZjbRjJVoIebX1KC1XSTeOY/ybS3ab6hFam47e2s9N6FUEsvW3at8eJB11EFWh9OJvAPk/Cr/IXpPNsQzKILn0Hcb4uXGEW47pJZjjfBd0qz+PSFfvO23cQvq+7/s+vO1tb8N/+S//BVdffXXcM7rmmmtw5ZVXgohw++23484778Qtt9yCW265BXfeeSeuuuoqvPSlL900OwdPTkx2axY1J13+igYHeepxwprC3CqrCKqi0gCl0RXr8tpebUn2aPdT93qopqX2UC1QgO+tZImFf7rOcWtQTwDFJl1zuQXaM3ZMvXxMhb23yuiJcJxKW0vTjL6bKCpZ835B5G7BZBIheh5k3jjfQgJnBF30zkO7/y4PRNo4IL3pTW8CANx2223q+k/+5E/i7/29vwcAeNWrXoUHH3wQr3jFK3DhwgU861nPwjve8Q5cffXVm2bnyNB8oSNcc9p80amcE5pbdjtbOEUNUWDJ1RoWlMp28IthStDMsVAOai9miqccZPOAgXUtuil3aIukW2ld99xRozzKu0msyDWCGlwWtZcDfwS3GcpALL5mjeIwVuHB08YBqVfDuuOOO3DHHXdsuvoTQ441MxkQYQmcAozKfZuUV2h6k3Vbv/f/zK5NAlGebz9BqcVXL1CsA0y1OnoszYMCnE3XYz6WUCRKH1pX06CiyHH51i2nQUnUn+8ZeoPK2QVZ1bbmp3O4HBBpe5bdxql/D2RygboOl0+MmggfCqgyTTds9UIJZ78qZVJbS9b8RsBcgWpAU9v47rE8puqqucbmuormgppK7xqSLsvTAuO5lpAsb44bdNVAhFqAjLyXW4cWWQBtWW85EGTcyBLTR5aM8wvDJvvOY5e8eCn6RbdN1udqCuJsavjVTxBtAWmD1DSrnf2a5LXqy/aG9GIthRaBMAxDJtBSWgsE5KcWJptX1yyh0gKmqc32PO+hbsJbwMR0ABbK3D251jis4g6sAck6VMs/1xJL6dld7d3Ymectz2V+6nUCODd28TR9/7LAoy0gbZwMy6SaTgn1iUifLKWr3PPXXAWkRBlCIFjCioT21wxCqgBaum9rx1Mb463vebmtazbToj4YXdg5LL1kWkmAVsXjpf0VO71WzzoBJXPSrQtMpZssm4shEMFleXwik6Pyu7SolHU11XYXEW3ais/vXw7wU9IWkDZIeXhAAo18Uwb139HnTfGnyxO6cN8JX7gLaQvlO3uJXlUgyUMs0zWvJRKInLpeb0ydakBkac9TANT6rSzHWEz2MHIGSqvQOlaDZ6UO5K1yey3FSR5mWE1z6plruWwimMMCJV846lPUZZ+Cl/iZp43l+XWXeDeOLUI64He6jRPKwTEPLOmlLSDtJ5nBBZXv8ZpYCE4viiRnnQKluBicvf5SSGsShC2gyptguy7ySLw+soRH72b+lIuOvxfp5rqYWvc6BENzX6SRfhXBbO0rtdJZdc9p05SFNbnnORMEe6lqKbVGM18srAxGUOLCUS7CeENkRAAh5gEOfDxJX7vL+wUwnnDaAtImSeyttDT4BCRlcAHAk9lfI1cKHHLs605rSq4tEhugSljDpeN7ZmyM1wICBM6pdDpN+0n4OVQLR7ZcNclKqmjrxrc5lNdTa09vulY9c4ML1glIaFHNTTq3/N5Akql0LQWlBdTJnQelZUlriOTC4rQxVebyc/65o3SJYvJ5e3eZUX8Z0haQNkgMR9MCXrrXErjkYEbFGXhIC6NiDU0x2BNlZvPcjvzi0wasiC5LiPRo2vk+V8uSMPebwl7apoMZasES9UivCdCcqKcFYlN7hPu9J8U87EfQyJRrcl8CVZyHE6/UScsn/ZvzRAJJ9Gsq5lhHni5nMAK2gDSLCPoQVEnxFRKZxZCTcyHarnICg+WqznnQBZZpLJILKil2Mxdz6berJNuMILTAa5XyewEgTz91Td5rgWXPvXXJAn0LpNexcubudU3lsfL3BlpMpe+1wnQmTiguOBKPArbOR/RppUWljKqMJ6ls+O/T/dR6dcXoHJbL5T7Evh4sbQFpBt1w/XV4/jOfirOPuC5MuOSzGsIrJIYhdxnFf9IeUM1KydIaYrHKW3PfYpNaZOk2X7neOcKkR5AelEVw0LRxK2BLDRLvRAoYMyMrICGB5o5bvbJhGPB/3fok7CwW/tUVTkPj+T//HH7tve/Hn37u8zPrPFq0BaQZdMP11+K7nv8c3Pq4m4MriN1tfnIshgGDdCMIoInafvxHEF90Io+4RVLtWlXgOlfWO4NMyyzcmOuy2URkV63OtJmNtdq7XzTHSjpIIDqpYL4quegNyCyfagYAFPZ8pTYprKN6/05bSEN4dcUzv/qJiDInyA3ngN/76Mfxux/9+BaQLiciEHZ2Fv59RwJzahvoEXys27mwEWCUBFE8qlHzUXG/6MCJWhvKcnJqCcIEjdKqA2LUXyrEzC2r1G5JwwIyy6Lwv7W/FtIRIcsxi/Z7L6R1P48WW4WvHuXAch9NBQNsitbd9+oJyJl2L4Z51OWGDunzaw4psoctKhjn4MV0fC1Dq8R1NaiBANDgH2wHoE6Id85hZ7FoRxQeE9oC0prk5xcVJnROzol9BiuhsXkPrC6UUiDQfMuIElRMlj8vjQORfuMJuYk2yXuUPqQF5PJ0eXn7FGac01wLY53nmGp1rhrNd5RoCow30i4nRH9UZOKiKZNDzzkzRT7+MS2JyFelEhalTEKjs1/Rsuq7v44abQFpLkVtXmwYozZP5fQyBBjfmbH/03JTmVUF70GtCiq+JevM3LeptGOWkOhNarSLDOuoAz43Sj3hxrV0PWHxtfJaZZnP4KwBkHaYfx+Azg1kyOtbJaqwVn+TF6lE8iTKvXPBY1dVOF0I+Q5yIeedjaP4g+uKYEjC0KqP20FYrkeBtoC0DkVXXN8i2cRkWmWh7sckXiWUe11eWlFjx9kiqPWVBV6tNBYoyet5mp76a0Jy0/tNm9rDWrkMy53GYGTXVORV8095r0UfxrUSfpPTiWvsHdO5PZe2gDSL+CgQ/11aEc0JE7QvOSFbFH3QocYp3/C+RNHNICIq3npaEzA9oFWrw8rTq1kfdbJApGWR1J7xqu3D5PtEU6C0qpW1DrX476H1eU1gJD161Y0dcZsDGVJQjd4s1fu70qYP42K45y9H2gLSChTxyAIjc39If2VftJyifEG94RVpYk8K2nzjv7hdyx9rMNPX3E69G+AtodpyCVm/OU+tzDnW4yqLf9PA1xOy3hLQNXBu8ZeXV7M6LYBchVbtp15Q6rUuO2sFK5lSKQS5Yg2XFYobxIAWtcpibHRfhwJCcMTUujjJtAWkNUltMGZnz/lrZTpT4WLfgEtzuztqxqUFMzV3c83X3CfqFCI1t5Asfz9oHZ6naMpqYEtwEwEJeb01q2VqP6dV3ty6puo9SpRbkftCziVlT9aVV+uMG8ZCNxWGEaDBaMeMpp2ECDtgC0ibIzabHJUaVG5BSa9fIFK/Z0yv6CJI5VO2Jiw+nLNdgVMWx5Sga5VnpcstsZ69pxoPU9FZVr01QZxfq/HX0uRXDSrosYbmUqsdc9rbot6xtu71Umu81gZPXpRqfnE/ANGPFywmqzZK2iSS1aPniemaDNYR+B5SOV17ficDj7aAtO/EC1sCEaBns5t0U2+QH//Bc3o/6pxrPeT7T1OC6qADOFq0aStiHeDpcV8eJvW4FA+dck0REN400sl6qDKcvXt5/UQnApSG6SRb6qZ8MkdXnv9OgHoGid14LphNrUnemqgU/5km4qRuM/NXuiJbLhTl2qzck3+r8rFq/l7alPWyaSvoKIORnBctK3BumftGTvzx7xDoYOFVm+p8HrVxOgq0tZBmURTn9i0ARZxormwFk54tIj3Bk7/N3DfInmvKnHWT+0dy53UqSqvGQ4tq0V2tYIZe19tcslx1lstoypUyFYjRQ01lorOdVnssvmsu0HWEX4+LthYE0+J1U6DS07Y5wTVZTvCDfDHQIS0jlUz/FImMMWi2newqLH4Z7E9K3MMWkOaSk6Bk7VlMF0Hymysto8kN66Ic5iZN5PwePyk+paGuCkqtxVYTBpZgGMdxJS16HTdQbe9pvzfMpyxK63utnFr6ue1YxXVcAyPJX+vaqhbxVB0996brNnok26edU5+sd539uTLvyQhr2ALSChTdbsonHi+lBYoMfGQZKG2cQpCDLSinrlmqk8vTlCninblRVHMFs2kpIds2i/6P7Fr2WdTtSmnQ3JugyuZzVr4T1zx2i7KEVctp59BcId8FRitKn5rFKjfXe9u3qrW4H66qTQRMNAqPa92XDT0Johao94KiI975ACJC6/UVsj6kLaGGpb7vEYaHQFtA2idSEyjfVhK/W9YEAP0IRJSIUmDJm9nGJvsDR5evF9MisPZgalr83IiqmCZyKhank+nD4g+WkssAqNALG9ZUdemTzEvxmhO35ZupSDNeR7gG1cVQbSzDNzlm/G8EyNUsEsuNtwmQqIHNpl2gU3Xm87dVR9Ol2Snw9aHClFx7ADB6BYeVHCKK6YkoXlc8GPPdZoVngIPDOFtROoq0BaT9JCc173ZS0xLgeyy3+ZqrLWTbvaDSNhaZfOsrE58uPLVfMMu9FjkN+x6jBCMUWroqeSIiSV9zut9JJaz2hSt+JdDyryJwVsJ5RKw9d2rNQHPsai7WKVfWQW2s14BqHcot/RbATrrBsz2uWI6RNulIakIFXYr8KyhIr1caEhjlSp4TgsI5pxWPJtMhd1UeHD/aAtLGqDIhXAZGrkOYVdJY7rpelxsvtJq10wIZy5qq1ZOnSQusJCVA4FL7KF5Ui3IlF4WRpRVmO9mf0kKi/MZ86gWjom84/4Slmv8+SME1u28n8s8tY53ox5TXHiFtuLcVhRrYcVYCwVFSKIoyshqid7XZkuNJW0DaAG1ikasyRkOIG1VIoW9FV8k/tnRiFcIamgKhXPPs1T7tvbR4U/Or7kUfR7yzKX+5BOWahXWktU1X6c8K9VoGwObcdgdNU6Dcw1MdxJMGsk7QTB5daO6zVvg8+B49PNoC0irkIxf0NYculcXJf6QnLU9nbuinezKd/G4tmhyMrPSrWkYqjbVgBSipy/lV0R1qr6tRX1NABDArFNKsbVZ5c4R4D60TRUbiX9lfRX92jN8UzQXjmmKS9+mqwQ+t63MUo96ya/eji3k22Nrt1kEkMCa5yVW1vJOEWFtAmkkbG/vaFhCgrAcS9ywgqmlbnKa2n2ABUS1NXqaV1iTeC6r5PBx/unRNczPLZWctdI9LtiZqaahHzTrqsYY2yfNR6IOjFT22mVffTUZLuuC25oCIuV1wlLpsDdoC0lxadR9DzUfDuorfndKOHbQ1VrNSrEgm/lwul8p917MHlNNsbTTfB8vbL8CIZPmh/cNi0b3GakBNhG4wkvcPWyCXVH8JyX7weph9sB9gtGqI9H69hVUpdRxtKmTELF5JfRx72gLSpihqOnJm8TUrsUIhrxRJDxYHIYiUNaumKN0QKLXfPRvgk/XFVsSMsqboztSYlCyjHIwk//79ZY3lloFRr1++Xly9rZt2EVXrUiDOYMSh+/3tsfhdJUClp+z9oHWDGvJ8U+VZIeB+6q4w7tH/3ObDORfL18EPOrNV5UkBIUlbQJpLDQsl34Bfde/AEiStAAaZLt/MbaVv5eVr+cGnfL3RgLId7J4T91NyDSh8UoN0vcmHVPM9Kxk4wWXIUPXaWBwFK6hprSoXbRYG3wEWVn9NCeSoBM0A2qPQj5si00Ut+r4ZLWeVwdbLlDt9SNeGYThiLsuDpS0gzSTvaSr3PEjYznxZOlnSqQzEar+YvPaGpXN146C2WTwVJbdxchOOjcwdWS+mfI6EiI/hb78MUAsB2f4SnPebJgM/Mn4KR1wGsHMpb2dPoEausKw7d3rz9AreVcqby3ctfRwN0kqR5SKX9/hB69orXmJe4TrQ/Ou1r9kT45T04BNBW0CaQSwcW4K1RnKiFtKG4B+mM2LRrKqmhEuuFedRdi2h3rPRr4ItKtRsbyW9ZdHRRHe7DBCPw9qMSgNWBx5ZVg/oADCFqKUIjPKUjEr+Wvk9fOwH7V+AiiuUomrKvD6tE/XV5jKwUdE5/Ltgcf2JdERoC0izyCkB2D3XguSpLZJYDu8ZBReXpSu3tDP5u+aqWTdv/J7zbtAmhIIDQK50mzA/sfx9FoKbsq6skGJVzybKbIBJDj4td651z1J4avkOCpj2K0Alt/179qFi22cjEVKUnS8o3MjUllaxJwCUtoC0ChlulXkT0E+ycvLlSZKFZO0NtVwUtcXTo1G3QEte46XSchMSERyF37JuwQ+y73qfCOm0HrL5qdNR92esZyO1xmhKGE/1o2U5yXLnBGrUAk16eGhdawHjXFA0+ys3eOKEnwZitu6BzLjJsqkoO4NiX3vN7OhP6TVpC0hHkGoaLt/jT7mwa9qszDOHavXPAYRCI/cXCwCWbbLOzovW4sjSoM3Dge2fHRGyhLF0gcrr8tOi2t5kXrYFSjUQM8d0g7SpclvzZqUapCutUQCD0uUczMC0BaRVyBCq1hKuPz2CTuW4TCSFTY1qWuTUPSvNJGUbsZVE0eLL8ygO8nZFCxJIwSK2+yJ311sBEevQHE17XsHYuKulpb0XglaAy34FMJib/vtM64xXYenEG35KWiVbbk0Hlx5biBZOVgCpDy5AuahVf4nsJ1HZ2gLSLBIC0wAlAFG4qMlio9VETeqfcrO/trfTcN2tOoF7QKzMBBT4kS2u3G1HzsHF6CNNXbVWgHpqM/7wyKmGrmKFTlEP4ExFja1LhxnssArJfphycU+5KFmJqkbEMVClxFER0+OgauhvzDEj+5CzDdJdd90FIsLtt98erznncMcdd+DcuXO48sorcdttt+FDH/rQfrOyNpH49FgxYWG4cmM03uiqrTyqnssfxzH+MVjVBM6UG4brmHLBdJMLa0vIW+VqzOoWP6p9Ood6BcehUqZE9IBRy9ptUQ8Q5K7gKSu8t4/l3Nw00O4nyfarvhD7vk0wSmbMRNuTrKCQPv5B9t/aTToWtK+A9N73vhdvfvOb8TVf8zXq+ute9zq8/vWvxxvf+Ea8973vxY033ogXvOAF+MIXvrCf7GyECGLxqjteAus9ExeEczkp1UJNF3VeTAupfMFP/eV5zTYawQWEutBiTh10Pc5pC0BU4Mtit5px3xnCV/VVhe8a8OXU20d5W6eE9NSfbIdz2iqaqlvyPodyi6dWbq1tvX1gXV8HOGo81hSnnvleu19rW/F7gtf4nT0b0GtermkGGr6ez4WS/7Idxc1jTvsGSF/84hfxPd/zPfiJn/gJXHfddfG6cw5veMMb8JrXvAYvfvGLceutt+Ktb30rvvSlL+Ftb3vbfrGzOWossHzCALaFZM0dh1IwudFhuVxGK2gucVnL5RLL5bKqwUpLi4kX2DAM/unxYYiglO/X1Oru5lP8xforaVsCQX73v/uE4SY0+FUE7zr1TllU65TdAp8pwI3zpQPA5/K0X7Tpsi0FwgIb+VfzdqTxS6CVK7Z8t8/zcrRp3wDp+77v+/DX/tpfw7d8y7eo6/feey/Onz+PF77whfHamTNn8NznPhfvec97zLIuXryIBx54QP0dOerxzLFanDaaxF+W3LQGKPvU6fVPQ9tqaIxFTZZQt6wOl31vrAm1SI2/ValHywfqluoc6tGqe/JGrVjw1ZPfFlbT6XvbOdcCalnZ+yXoa+VOeSKs8qbq66nXzowioClZxSjXjeDX+p4vFLmeT4hxBGCfghp+5md+Bu9///vx3ve+t7h3/vx5AMDZs2fV9bNnz+ITn/iEWd5dd92F1772tZtndAVSkzv4ffkniQlDMbKMN42TFcTpkqvOqCgKf4oJ8omnlCcrATR0OfgX86n9LyncghXUtAKtHwb/vHhbgnAdIZGfExZeDh0XbexrEZa0jgW0av4W+LmooJQ01X+rtmUOMPWWxZ+mq7dTWWiVP8VXC6DngKu8J9vUAt3WdUcEkjq/g19bDhqwiAUFpyORgQtVNZSVusr1Y0Ybt5A++clP4p/+03+Kn/7pn8YVV1xRTWf5gWsD/OpXvxr3339//PvkJz+5UZ57ycXdeihhTPI3UtADgTAEf/LAACPTOZiP1LAPOmlmA3iyJbdgqn/KviABPi64BpKqJrRI5babcHk1wKhoS8Xn30pf+4tpQBho0P0U/nOjA/hM2DlKbacQ7hXqU/sZPXy09kvm8LOuS7JWXsti43FZLBb7dmhoq39r93r3zabS5OnZZRmvsZIk/+K68WBFNOjPHMCEB8WkKI6OPxgB+2Ah3XPPPbjvvvvw9Kc/PV5bLpd417vehTe+8Y34yEc+AsBbSo961KNimvvuu6+wmpjOnDmDM2fObJrV1SkDpcK0Vj/qm6Kuca1GrLFFzY01rmLztMxXK6uggm1jsgvTULkmKtZIrnXW0kzxbN2LlhFB903+zMdEOXOppURNUd73uXXRa2Fa6WaNdZa+NXd6edkUWW2yLM5a2/J2yTKmeJ0D3tV6xA6ymvtyfZUiQpSbMwWx3oVRdIJcdhu3kJ7//Ofj937v9/CBD3wg/j3jGc/A93zP9+ADH/gAHvvYx+LGG2/E3XffHfNcunQJ73znO/HsZz970+zsO9XBKN1XWuS6dQjK3Ve91OsPn1qUc33rm9r07hEmm7YIrDrk5yoUh89yQ1Xz9O/j9ORdh/Yz0CCn3OJhwT9lTa9azzoUAxTGdrBCqqdtLae2JJf0RjZfjyBt3EK6+uqrceutt6prD3vYw/CIRzwiXr/99ttx55134pZbbsEtt9yCO++8E1dddRVe+tKXbpqdfaFokLQ2IOP3oMI0cMtaAC7LI0lbG4iWQM9C6gIi6ZqMHJf7A/EyWyW+MZP1KgVR5M0tRkt51CBMKp3LcpAofz9IWmOr1UFKC9Z9Ww9xn6MASF7n5JU0x93I91sWWYu/VclybVp8cVprzFZVMmp1FSMovAfSimKBQlk6uy5ZXvvRhuNIh3JSw6te9So8+OCDeMUrXoELFy7gWc96Ft7xjnfg6quvPgx2+skxDgmwkO67msYiXXsuFlKvZsLqAiQo9dvs1qZznTrK5KoVgnAdqYmUrbRwqIpIVwK2VArVlxrrh7wy54JSatbxEintII22C41pDqDuh5WbA+YmgTEvo1CofIUiMRAPTc3LERdVX4g94VTWyTCVDgSQfvM3f1P9JiLccccduOOOOw6i+o1SEp7+00lAQrafEk0p8Z6fXBuyyhfltWjOgu3dj5F8dAkOiYfZvhPxPlNRjs9EkA/GinZTDkpTG0GGNUX5hf2hqb2J5hh16BL76XacSy0wmroOrGadHRQobbLc8A08uNpmD9+ilYZy8sp+hvA+cIkK+IOCF2XN8abtWXZziU1xYeVETctZR9hTOcGcvXBzlwG5UrjlaQVboXzMNuUlnniFzYOI1iClNZaVzlaR1Z6WEKIMwJG0wuSam7EfUNnMt74rHtekOZvrKRPfRNNaXpefnnRT1+cCSW8f9AQitPKuO3a5AtFTntAxFTCUlM5q0Gls5axw0ZLPG9dHuB+njQC0kxJhB2wBaTYlS6c0s3PXU7gIfq4gBTaUU2gV/7UMlKjlkpuiuYZbEzQG5EzSlNDIhYsFFOM4FtemhGGrvBO0TvedatFrh0k9+0KboP3aZ+yduyZ50wfOiTf4+kxlsgBex98+2gLSbJImc3nDuBZUqmTJO/b2leUUe0fT0KAXaW5RyTsUJ7jMK3NP1ZbK0z66KXdgLxBa7q6p8mvpiCg1xjJQVhS6LTfPXIF5VPCyxxWX06rW5hyrbb8BcSUXItqOsVSm4cc2qmuWJxZk2i4W3gui6K4jEE4tdnB6pxTpDl7ZWwqF76jSFpA2RR37AU2asXcESJPdjhiSstg/WCvKjmvFds1Y1oa9eBPQWvdXiUDL61sFjPyF7iqbNHtf6BCo1vf7VfbceuYF09hUKFKdwLXqvRYRaddZd75sf5n8xYrooOy7qVXF6zdcdy1e8vzn4L6nfU2RfRxH/J8PfRi/9fsfwTgenXlr0RaQ1qF1QYipCUZ1uyUHJckWT38iQm2fRhY9F4yUMVexNqouwQlhLt2MvQLF5HFDToyjDEr7CUar1iv7qzZGq7im+ftcS2yj/SG9wd3lZunYzRa1OYQAn6jdiXpo2nXhHG649hp81/O+KQUDifS7e3tYjiPu+fAfYRyXnTwfDm0BaSaR/FetCyH+in0kiV0EUHqTZNz4d/GuQX5GyvkvLZOahVScoJDUurBJSvJxnhmWkU01wd1K09J01wGl/fCoW3txK5PTcmZdd1ePJdNbRy1d71zotXJ7gx/mgv8UGPbyUildfeRlp3JsJY73e6z7KwEnu+6IsMOvik8njfkkcOpIo6NMW0CaSwwErpxSUuZb01IsDxVNtqqAkwuviIxiX4CkwWtb5IAxbmSF1AKZYkwAlRFurf2THBwtgSCDHKyAh5YwW9UaiO53WGKgj9bJO1n2AVlamwClqXyt76sE7uQ8TSkFU/NmVSttUxQj42JbpBJVn6dTc68V6elGZ+97H0HaAtIcssCotjAQJomTDjSYQOQn4ZT/T0/T3FrqEtYMGlI9z0CnXwuuz/GpwIUel13OS6t9VYsL8hHcNQElqbdNnnSWRjvDcMsUvf1Sq6vtYq2XbfWfJfh7Ldtenls0ZSmtopz08tJuWwkXrUc4uuplMcHzgdcWpbBvF/ecsklTBWo1s9r1HyHaAtIGyTnEsZ+liRKB3KpOJsrl5HR92Xf+PbtmIhOY5rif+vesSkG0X+G6U3RU9o/m0pxxWXWPp9eibtXdC3C9ZU+la90v5l3DVO7v34l0AYxSpC1nLpPx4nN5GpHXeyMmWTsStAWkDZG1yd+DMAmUgka/zzMn33i23HL95ZAAJfvwyJaQWaXuueHaarN4g3RcQamXVmlfruzMGds5e5brBkdY+XtBKwKKOEm+P1Q+ftMeDv6HxBXpv4s88CWn8wqtkDhT5kE5LlbSFpAEEYAbrr8ON1x3bbEwCMDjvvwcrrriDNSYx8XX56atbfLzpJkroHXy1VxItlZrq4JzNs8twJnrapl6RmZScJJwlx4wgEyPpSvcdquXZZS+hguwtwzLOrIiP1etv5d6LTNzj6WxL1rNaxg6VvppEhYOFy2tHNJJ+fAWGTsx5bIjAs5efx2e8ribsbeUUXZ+ZXzp4kV86r7P4sGLlzr43V/aApKgxWKBb3761+E7n/cc7Ows0o0APleeOY1HPeIRXtACSStZQ1umCUBbxYXSqqus1z7JgX/XFhUDqMUXR/TwZ02jzctvpQPSSQ6Sd36KPc9/PMhLtan5M3dT3lIl9gOMa4K9FoCwX+Oz1l7eDIoniRCBQ2wPes657NnWtOeUWXAxgcOCCM972tfgyY/9SvA+sp8g/gWXf/SpT+NNv/DL+NinPnMwjWjQFpAEERFuuP46PPmxj8HpU6FrDPdb0pIkipQqU3plOZUSolK/WjwGgGyCpACX62kKHLvLDlZJXKxC45NBFa2ghby9xXe2UokDF7RrTr263Aok2QDQb0QQys42On4lsM32I2v9uGoQRD8bfRa5TDu33tlgvZIVk+dLLjvnxHlzqmD+oOxiblaJL8U+lVYtCtebaUk5XWZIeMP11+KG66/1v6IS6v9G53DlmdNGqw+etoCUESF3g2lSE5PVk/RDp+N9FSA7KLWyd0KyPF+mnINTQQi2S0sVHsuVmlSZryNQonaf0mcEAvHshnR5tNwsUUAJf7gEM1lHiqaT6Jo+5d7cOsBe0/RrgrDlHtJh+WEsHMKAiQYKl+MUiMo9vHWp12o7CDfoKsE3rQCeOXkrKSb1yyjuizXtx9cu3qV5EZQukw+l4KXfiidXXFEFOA7rgwMw9vmND4C2gJRTMYFQAgLLjjIjlJB3IWGmsVJ8cs3QUDVu+Lq6F1OZTirfsgKtjFsLvlMjt5Jllokul5PYVmNVqAqNk8st3heT78EZ1l/+fRXKXZ2KTcNNZdWlADTOOZ5fGVgJUJI8WL83uW8zBTo5ELfK3tQe2Bz33ybHXJbZvB8/03+SXEzlyqtS++QkVnXFms7GosFZyT+vt6OBSFtAyklMCm0N6WvkSCa1qen7yiZINNdtQVNlt3ORJYExbWX1BhmYZpQAo5oeyS63rpdkmK4PWyDLvYtW/ftNU4EYk5Qr1LnqYwDFOkEEmwATy/237v5KrU2HsVfYE5wzeS/qs9Y4BU8KkdJLSvdbqsO5AGKqOirgLuk2fZb2YdIWkDLiISp8xsW1NsXFlM+OLE2Tlw3Pl97opykBJVKix5KyrB55rWZt1GjO3s2mhVdLqFtA1FP/fgqG1fZI6td669pUv+fztRWEswnqKbPWTouvYt4DXc4Hdq4Yd1R9vAJra1YpvJRdg3hJ4CEpbzlddoBE8NF0gzF4p3Z2sBiGckM4nxnssnNZulyL4X+zqvqFlFMiv3/fiMz7c9wWk5aS+Meqr7U/ZPE6tf/R4x7qbeumBFlP+a1+nMWHsCitPp4CwB5hOclCZ329QnoKwOaAel7HnHu1NL1WkLQOm+Mtv1BxNfFg5m9otqK86OnL+UtCJOObgCMCRsBlCEg3XH8dvvmZX4ez11+HuMQDwCyGAc944uMjWNUDGDRVJztPVMzzX6f9AP9PPsGOGs1y803c2yRYbGrfwCq3RfsxVoflfpxLBz1Pe0Br3TlgWWnye/57Pyy33IqJ9QY8IcqA0eDVKBVEQ3U/9zDosgOkL7vuGnznNz8Htz72MWHLcQBv7DkHDJROHgBQ3yNiwymm05aU9AXr/ZJ+N9emqd8VN6dQmM3J62pp9Xz9MMBj1XKBgxO+R1gXUXSYSlOP1TyXpiw4CUa9HoFGbdACJCwrVa5fbBF8YprMNYcsb3NYCKDhqODR5QdIRIRTiwVO7+wEkNAuI+k6SqBEBTB5y2pib4nng5PPyMwZ+v31kffsxVibuc6Jo2BXnMm9UWI1QdDjLpu70T/HkmvtbbTyTfFijY/EfNXnrl1+b9ta+VZJ02Ot7JcCsimacjvuBx9qvPyF4rraQ7K2A7K86Wq9vu0e0qESeYDJfKcJfBwwOm39cD5BfIr0pMAT0XS1yLCcjmL0i6TkKy/91ZLmWij7KaBafv39XIpzBW9tH+KgZsRRdg0fFLWCFmprWCpUc/aianUTUTwmiE88cW5srinLZddT31Ea88sQkAI5ID9Agd12EoyiRmflV3tMDRefsMabQtJVvgv+LIslT1OrYyOam9RwMe1Oqrm31l0EcwV9NQrJ4KkWKNIbrLAqWWCUrKSSJ3XI5gbAfBNj0ktz+m+OVT+XWmVPBWxYZchr5nyi/IsXDtqgke64vD5pRTnjFBjDZYf1vBkHSZclIDmUoKPcdVKoV/eQ5H1XTyfKaAoNlz7Tw5+ZX/mIkdwms2i/9nBaNNe9skrZFvXW1xMQ0RcRBqUUrSu0D2uc5tJhzKkaTbmNe/ca/f3e+eqV5rhHHbKG3aUq6ES3HMlr8giho0GXISB5wIlgBA1IgN5HAuRwhW8SjCZAJh5t05i8VNaQ7vsIC53+KCxIsV+6X6C0Tjv3K9ppXerZ/J7ivTZPN8XTftIm6trvYJhVqGf/0ba44reqt6HmDvRtTzaRcj/nFld2TVvhVdYPnC4/QMoNn8pEMie6ctHl5VYmpKs8bR7KqE0GGTyQJ1pFyK9jOdh50iS3OKn50VvuRNnnUxFOresWH3Nchuvse9X6txocUgGo1r6c/7T5WaeveupdpUxOawZsNPZbNmF1ruPW7bNUp92ms0HYeWjxJzVMr3W9D1pxSxMKOXIkFNuMLj9AQglGeiJlL8+aI8ClxcSF8OSqgZJBq+77bGxBdFA+yaei0PLrcjN1rh+fSS/EUsj15JVl5OVZvMf8ci9tJsirzefOfpN1zqWDcDX2lmHtkbXm7ToBAqvQHODtAaOV+RCzcRNBEgqyjiAQMV2WgFQj74PVAEJE2UndyPaP1I0yjeHUUqU5FPdV2u49hdUXRGvB7YdAsCJ7+vzsGXg10vb67+GyVzXM4McCpdp4VYMqKtZvjwuoVpZlXbYsklZdmxJebbdV39jn13rmfK9y1wKiKY/EZsBInAAe9of04cGaJ8Xn1B6Q4ao7qqB0eQNS2J+Jk5sAOBaW3k+vseLwfdUWrbIgjvrEPIo0x5po7hluqs+jmbr6vDwK+y9z6fKes+LBWACg4NExlLxIU6b/EaLhsBk4cMr3PIRgTi+VC0dq0ODvm5skK1ffRb2CYhV30UbBaEK7ntq72qRA3M+y8kjMqbqsvrUi4lYmBqPoNp1veazShoOmg+ZhU4EiM2u1rxhsMBjJPwVG2VQ4bgrH5W0hAVqgCgtJuRjC7OCUkwER1jW1McXZ1/Pf13zYPYDTChrochHyP9nG6ypA2u1ea/DYU/+cey3Xm3V/naCRFjWj8AgpgjPKo+m5In9P9f0qY3KQQnDOvmmPclSzYHvdmtNBGqTWTEou5Y1TinBaz1UWEt8sW8h7d9K+HcBbEcXcPkKYtQWkjNhbV5u86ff+C57EU/tYmlU31fPv8lptL2OOyynvw1ZU2brU4qvmsZgCqDm8zvGK9Pbf1JwowbHPIuq1jFaxTo6bRm7ROm7VOft/afzqINZSRtPWQjlPiwepXaOsI4RIlzcghW2iKe3SJ80mkuM8oqzyayQDTnR5G6bezdyUgRPHApruOASt3DUmuk6+3t6JtZDzMk1rAmlc426L3DCuNZHs8iRQK8HR0Yae9tcE2lTwg3c5Z7wak7I5E2Qd0gXUzNs5d0M5q8yD3gAGmd6iunJpUy+vtTlYjFlRAQDiB12zMsGHk3FZ+rMsR6yLYB3xtWiJVZTMo0SXHyC57A8AxkygRIE3hkU0wo1Cu1QDKhcuQb8kqc6EM7/XBdumIqGcYszWsDQzQiKFb9Fd5AAYwjnnWe678Llc6+5jrbqoxFpt4m2rzlUElfzdcuu0rk3ed3p0dQZOg0KqsTuHP2Pa/LOln+T1NNJsEpQ2PX+mrOLamPbwUyoMgN8i4LwhPy85XmdhfxsinfpiTQUkl12tLZHfI4RPlx8gARkgSUsgWT4MPA4Obmyd3iCIQSmaT+VgK01/AzOh19/tzO9eNFMXKEEIPJbqpLSu2mKWfTeOo96QneB7iiy3YGKddLOEVcvbLg2dQeVdh7dV8tVcpq06orLQzGDnLXglQ1UxgKm3V3KoPAhLqcrLhiyE1r5btQ6Snpg0IRmM4nxGkD/OYVgsQrmcllR5em07Y+BCXeqtA4nPI4RHlx8gPfjQRfzhJz+NcXRp8ODHbyDCDddeiy+79tqkhYjRKjay60/CFFeKCcq/XfwHSc73WQ89G9GqXrFRqliBlDWN6Wm48Wa7Bhu8rlpGXl65YVt31dQ8IJPlNuqfojlBHOsEevSUZSo0vjDfZrOgPDF/nTF2mSDtbaUFoqsGsrTKnkPWGqhadCB7jk5UTSLdyu7v1Zp3oHTZAdKn/+zP8P/+4n/FlWfOhCtpYpxa7OC7bvsmfOdzvwmLIUXEmwtZZ518OE37810p9WoKVacFdFCUC4SmiyIH8DX2kFp8TNUraZ2+q1mCgHADor3u90M7XyVSrmefZZVAkVo5sU5bJzqRNAz1p2pqAUN8r5dasSybXG8HRZcdID148RI+9unPmPdO7ezgOV/7FIzOYZHdK4RRPpng0okOLZkjwaghNKcE7hRtas8pTy95Y0BaRTNvUQ5iso6eQAbAVhDmRplxSSG3sl7L+vSnVa91fRU3lLVv0ZozPYC0CoC7Srrad1F5WYDB19Se0cr7iGu4/uZGX3J9Vjn6t+gW5wrRIINwFP+504LdesVM7PO6HDZddoDURY0Nz+rkcxkoHTLN2YdYpdypa1NUi1Zr1TuOo1mOTCPupH+dnf4o0LrRh0zrKjCrzpc5gQabFobrzPFNrIt1x07zkKs0maUKsbeUCpg0VY86AOW0Lyc1fPrTn8bf/tt/G494xCNw1VVX4eu+7utwzz33xPvOOdxxxx04d+4crrzyStx222340Ic+tB+szCYjgl+RpR05l/ajNr1FuK6LKX5W9o9WLdf66+FF0qY2qJuWzzpgdEDYlQfMrENzxyXPKz9b1MvzKnzMoTk81/LOpUkLcB4TyTSCD8+2p7GQMdz3ziFuPE/WsR6bB0Ubt5AuXLiAb/iGb8Dznvc8/Lf/9t9www034GMf+xiuvfbamOZ1r3sdXv/61+Mtb3kLHv/4x+NHfuRH8IIXvAAf+chHcPXVV2+apbWo0LnVZPQplJa+AVBad7M7CmjPXmn+Z77qfF9oHVeIVcdc33gvDzkQmZvFRjlT7swp16yVbr+iv1YBlN6ya2VsyrKe3qcSaynYAFaNPS7sGs9TitCq4zcZvNDZj92jyx677AQGhOcvmnvYMZ3mj+mqK87g8V/xaAyD1VfAn37uAu773IUD0c82Dkg/9mM/hptuugk/+ZM/Ga895jGPid+dc3jDG96A17zmNXjxi18MAHjrW9+Ks2fP4m1vexte/vKXb5qlzRD7frK1xKDUpal0UK8AYktdWuyW9S7Zm1P3Km6bCe9BM39tXyRPM2uvwxn90dkuWwja4LafbpFV+3Qd6tqjm2ERS6EvxzGHepDxcG+2d1jr7/1yUa9LqwQqWGWkPmuDXy1vix79ZY/E9774RXjw4sXiUYndvSX+86++Ez/36+/C3nK5cht6aeMuu1/6pV/CM57xDHz3d383brjhBjz1qU/FT/zET8T79957L86fP48XvvCF8dqZM2fw3Oc+F+95z3vMMi9evIgHHnhA/e0f8eIJf2xGAxkYEbSoIMgkHVU03StTrghzE126r6AtNYf2oaAWIEy5WvLyVG808lr3rIVraa9xYRpuuug+jQPGRlLZdnktLy//nv4gFJENum0aNEeMzQLrWn0ruPl65nHtd8Er2A01z7I9LGr1eWsuAcKVXsiSSnlC6W3Ov5lemquuOINbbno0vuarHounfNXNeMrj5N9jcPb6azFjSqxFGwekj3/843jTm96EW265Bf/jf/wPfO/3fi/+yT/5J/gP/+E/AADOnz8PADh79qzKd/bs2Xgvp7vuugvXXHNN/Lvppps2zXZGRoSKCUL7s2m4jl88UeZvtlIcwgKv7sFNgIZF+2mdbHJf57BoP9ogQWcYhiog8d/UGNqMz+eruY94yDTHKndS67HSYKIvBRhtxI3c5GbztHFAGscRT3va03DnnXfiqU99Kl7+8pfjH/2jf4Q3velNKp0lmGrC5dWvfjXuv//++PfJT35y02xnJLQWJ6/p+8wuGa6GriqsyxsAI9bmD+IZ7FUm/Spty+s5KMCIAnXfa9oMrQQAnSTnZguMViW2bJ383ZtvRvrDoHkucONax5aAcultqivcdL2bpI3vIT3qUY/CV3/1V6trT3rSk/DzP//zAIAbb7wRgLeUHvWoR8U09913X2E1MZ05cwZn4oOs+00GuKj9InF5zkAZwLYJ5V6xwAEMjT2j1kbzulFHUmBZbrapMlblzarPZ+xiv4+c3JCa109TezJz+73H7brq3s/UOLVccHMBobknCBTzuBZ8s4n9o/3cB2yV75voChBug3vdxecPAuO5Ou0KrK45zwzyYIj9po1bSN/wDd+Aj3zkI+raH/7hH+Irv/IrAQA333wzbrzxRtx9993x/qVLl/DOd74Tz372szfNzmyKezMN4ThHA+3zEM8nq/a4iOXnnDJX0KxreWobz7Uy5GdvPZZmvt+CZRWa6lGXfa5czz5aR5um7vGKCyilt/Juevw3YfnNzdseN+6IIZRX3z4gDH3panzJPj/gV7hu3EL6Z//sn+HZz3427rzzTrzkJS/Bb/3Wb+HNb34z3vzmNwPwnXD77bfjzjvvxC233IJbbrkFd955J6666iq89KUv3TQ7BRGAxWJhDsbpnR1/ZJDU+oxvrcLlYd/a1nIFRrQE+aSGy24ka1KRN5WqlkODh6nFI/nrASIrAmiONdTrqqvzvZqlUKd+oE0sJA3YHF9xP09nF7e6m3Se68gOLJhjFeVp540dZd/svt+kpST5mZqz3Uppa34QoA5krpIDiDKZUln72X1npGyCUfZ9sRhweudU9fST3Q1G320ckJ75zGfi7W9/O1796lfjh3/4h3HzzTfjDW94A77ne74npnnVq16FBx98EK94xStw4cIFPOtZz8I73vGOA3kG6cuuuxbf/LSn4obrr0Xs8WDhLoYBz3ji4zFYg3VISuccV5oUOlMWynHQonNaiecNNjOFxBqvajggWnXcNhkAcjhzh+RyrafaECgdBMX1OjFJYzuEsdMzlnHMLUTqpMVigWc9+UkYhkGclELRI3hxdxf/5j//l9UKN4jcUR81gx544AFcc801K+W99ebH4If+/t/Bkx/7mNCtA0h0wUCkAMlvtKaItSo5YQHF+UPqfpllnoVkmtrq+3T5tXu9Lo+ahVRzT7RcSLW2TllhLcotj00Bkuyf2MYOAVkrZ+5eTU+eOfX30FzreSqdFUU5tzzTUmqsrZqV11PflAK3Sjn5PQAYQzCCLG8YUtBUvD6Qt5Lk/IsAFcokcUK7AC8a/G8OSLEZFm0Tl5fjiOVyFDpBUsi+8KUH8dTv+b9x//334+EPf3irO7rosjvLjoiws7PA6cUO5IhGUHJCY5klAIgzR3LsplMycn2hEo75tKxzzdE+WEQ9IGf59i0AYw2u1xWyioBcRfBXN6CN/QsHlIJjDX5atAmt/yCiIqdcsnOu5y7fADNR2fNysQT5mquY7/W2Q5ZX47PVpxYfeZkEHxXbGl/nwjmZspjo31UJxe96O03ZwJM5q2YxDPHtB3k7Tp/Kj6Fejy47QFLE1g8EZlhatTFHhHLSSqbnxyZpAoxatGoE1mETgxoDw6Rw27Dxb4Ene0T4/n47HFatY50xZ4+P9PxY16bqW6dvVnE5HrbbbkqBkkEIhLGar7cNm3TLKv4OsB8vT0By/E9uo1pgJLQksRxzyyeW4cobTuWdYG1KcFD8J5RbdxD3CgXLopnFk5F2IwtDuEFdgw9zIc501/W6KrtJ8lrNun+HjmpW2lZtzZIuAmigwRfIlfPOvZAZpKwjxesaGyMrUI8VZOYT1pz83iqjal0iKAGNdFUuc3FXbQ97XyzwZDdoTzmr0WUJSCaYtNJalOV3UQBWBKHw57ZoeoBJ8e8DdDazt5BbAC1A62nHFNDNIucwkD/GiQToJ2NI8joPjMqqDKEcyi02oGtmsaIkvOWdgzBI17KMqv2wXt0tfrqtAZ945fo2QVNBRAWIA3H+OAfAjep+njfONT70lNa0gsK6caPzc69RTvJEyGuqIOP7+nRZAlJVgDf6NnfTpu/C/7qmIJwicyJafmTYwmSudZRrfnNdBxsDpWB5qvOg3WoCj/mr3Suqjm0IO3cOBSip/IaFLHoA+qXg0wrAOjQ13nPy9eZt5e+hbmCKQQvtug/CAq3XEc4/pDh71L3lWDlUmOEoZLH2WFdqV1TeRiAGOlgyxZnXiWT/5p+boRMHSATghuuvww3XXWsICuBxjz7nX18eO5Z0ghoZmnihlc/ltbEZK+uY0sS4+qnw0ZproQYam9hr6gVGk0+/Arrr6qXVFrjnJb4U2HFZFRaTbytzl4gMXS6UPgG/kWCZxnj3WvabAtWuOWZax4dLeo4Tm/OTwTNqjbPaQrZcyMcjevNV4MeKFP2C8qdTc3WfliWAEwhIi8UC3/z0p+I7b/sm7CwWyqXj4HDV6dM4d/318RoTdXTwKtbCKpQLbjkRN71xmde5bpq5lOuNsq5VLSBV/grjVNt8BqKXRZSfRTv6HOV3jpDKdRiq8yjHP3eVrjpec/u0Vt9BrYVjSyQdtcbtihKYlLH0m+/LcG29pzxPJkymZdcez78htWI/LXrgBAISEeGG667Dkx97M04tfEgi7+/4DvQ+1GR5hk6P/xhlZtaHPRC8cPt5nTug0hVmVC0S1u+1hG2Np17Btsr+WJ5Dymz/XUvx1uavtVjWAdEyL/OS91nd2mUvLqlmsGIxLdgjGAWL0WvQXOaEu6XiejH5NNrdA369c3i2IDPmMIE27SFKVaxo9Vfvxb7rq1eta9legz81LpTNRwqO7UmDn4Los+eB5IWcPd/2Q0E9cYAEIIZkm8LbY5IyOaetI3fg7gGpFfcSYT1T+qhourIdUvjuD8isl65FuWWbX/eufNHnmWyJAsPxu5gCiIm4LZUufrC7COWEaGleBq3aDy03cN4fU2DVsjSOM1nAPx/gS7egIytdTtIn1+hboYzvl3dG0okEJBkaHckB5Pid9XLxTpBL25GTex/zOTWqq7tvqi474ffNvUItOogN3zkUuXFalk65Kucu4imLr9Uvc12Jedkqr2XBOF1HfO2A2MSPBpDcj8rKqDtD+16lsQnQz/c6mnNYs+jzpxJLJ8DR0J3a1NGFa7nKKX2R+BQ/Oqw0P1Uaaysq4yUobS2kXnL5dy+mtTCYKCLbXyoEiVmteFJpxRVTE15yIZuRRNLig2i2TNNZb0697pZV3DcpsxahpkXRaSFNtWWqPdaiy3nIecnL6e4n/ircNCwEpGZqWVv1uUaFO9Ak0jJTH3UFW6Bm1hhll9g1GbtYGGue11JpMu8J5I2ytqIMbMKluHHt32UNn5XXZ9VDkHot8mqMUbSdp+plPQeuOod14jTA0m28acXgRAJS9HSMyU8ajaIVejAeAWRWlKfMrkzUN2dzuKZdWtfifKX1H76syaZNlJeMuyCEOwT7JqylPE8N7Ky252NmjUcr6iwBCsUZkwRJ+fCkc8ZUU3N6hHN8/hnFPE0Knp4IvKJOts38GppWAuIeg2YvfiFDMBelGUBlz+v9OzVg8y6p+StHeW8IcI7AgTPSNZvmK+csz1hs1UFiU7M1//PWIByw6gbq8hrNpRMJSIAfxEhWnwkXl6ISUQrtXabrGZBuUBJasWJVaDA1/7taTJlmWaNey2fjhrnkX+wQ1F69bFmEa1ljTda09ikDWvJ9vZrFykEITv426vFfQnsEMBlqjRBQOZyH7pRKrL5b1B1lUfL9aWsaqaxaG40GJS2ITSTtX0yg0ypqptrduxfVo+z1pJtNlltW3TYUGiC4YxHHJWcrjgvs9SlddqY6w+aodR01L4YoR4DjJulEAhI5BxJWTdLCRUezwOE0SkiKjDMoacWCl66Mle+bd9Gmojs1z4PUUHPS/cl1pgi1xlL03+T46oLTtQAeMBZitBpc3erhha2VFRfLjnWU1avyiIZ4r9hWclByPi8yChFHqE2aCHgxuop7wHbvzbHcCz4qQRy19Na1vKx1LJeDmq/r0kp8CkVllT6SCpC5FWB8Dxf2RT6dSECK5DJQUpM7LMYsPRO54tJEVS7INdscK8au8E9knzIdtKa6rlthE/k3r0lCtZ37E8I1lRICsgOt9vj1IjZ7EwrAJf+HryfPm1XlRqdciqrtVA5lrMcUuEC0hLP2ynkp26vBRwNW6qeQc0AhKKxHFhIwpfpyYGoJqBbVgKl2La+r5hKda/X0pjksWm1Nl8+9ReN0whqzykJYJ7W+9S5/xO8y63707MkFpJo2y0QeJNRgsEBwgLCpgKhB5HUgu14bIsOwNsDI0g7tptm+dfkZm5Dd30/qdqNBuhps66GXtEWT/k0WcBC8seDkJPSbswxOJO4KBcKlPw9eLgEKhAsq1BXdaq6YHJpvYfVwQcxPmo+Jh3gwJ033UeFZKSrnukI/IHvaKwNAIHngjNrMChK4JbDz5dnaeKpLoGvgVX0P9+SBpevSUYg2tTw0Onyb77RlQ+y+zDeaW9ZWdltZ4FdjpDRcDdHm++5EAlI0NipulpxUp7JW7u8gB6Wirk0bCmsUqE3sZBUCJiR21bv5jd5pcplCUHoLDIvIKIccAY4PoxUvJYvyXkFYAvWAJzx/xnFM/SPACA5wFNCKANCQQNbJT1GpqJHrAQgYfVsdlyX4iyBIcp8QAVhSy8eRx0v2keFaGR1iK2jkxpeb4p1TMdPz4jVtyakc7XXDSsAMHlalowBGkiIoWFaJ+G0FMMjgB+mi9ffkeFgehVRujwzil5hWXvW3Mp1IQMr1JguU8sgfPRAGAMn33jvjthKiOU1P+k0BUbhQ1LoKGK1z39yTyzZZ/SKpczbrHoNMhVV+yt8cHV7b6gVoLgKSGzPtnVO4NBFyfd22zDPlxmm/hx3oIASK3TRE/0lulfA/KgZY9n1SOLh9+SMEqdyy/bozUjqlzAu56ar9YpTFFqEUrpYgtQBX3m8I2HyPZJPuvdhdwVKZBXyUXhEuLgorBdkXUS8rSWo+II6x8qDIMVfV5+Wm95DtN51MQBLabd1CcoATZy93TEZqJKPo08gGd4rViXql9r4f0+FAfexGVT0TfXLBWG0QukPqOUppeY5AjlEqZ3SjAUhCcRdgBHLBQErmQWYQKKDTaq3/x0Ww1ELSF0cxTUySWXmaOWjVNRNsMlgkCaqyG6MdNaE4yHoLxV1q5sGV6USbU1vL8kotv18oque1MrCpbdYfZMBOiwodYgWSe5Ryn0r3oYuAbz0e0tpXsgK4NkEnEpBYEzPBKPtKuVvF6mC54NAaBAJRpQyr2A53oi+1x8aaT0dh8QGoTu6W4FD5+V8pkEWv+XEewsSgKBTH0Yn82pIZxwBGolyZTqaN7tHRmYI95hZSWloi7B5EZJuMMnosJUEjdELhSlMQXAOlAvMrYCBBJfyWsRkk0jiHcI5k2UFpb6MuFBVgdHRCDkr5vfy6FNobo1JHnSYJ6jOtkjhfpZ5igpFOX1tfrUCS/bCYTiQgtREhF35hYlZcCYbipqgYvDXnckubyydnXUgLQesmylyDuqKe1PrQAFDjp/W7yzoS9Wr7iITF40EnWjMKFNlikWWTACIGK6/QRE/fAHir25gHmeXg4j92M6SlkRcVBYsCDyuleKapY17mbjs1WgXS1udQBAFRP3sQWkpYb1RebHvGQkuQWulaoFQroxusWAFAmoFzPQFsJWkLMSkRWjuRdr4N+lP191qgEuA2rdSeUECaIF6jo8PoxqCU7o9LbBWK2oz4baVZlVZR2g6LantF8YezrotrI+BAYROWgKXDOHrraG93D6NzcOOIMRd6XDcRFsPgrZalw3JcpkXIAiEEGww0IG1iCThkwMpN3SBXgycr1stl05DylqCUrqfwdooFrDM/xpEDHbgNGeVuuchTW0GRAizWIUi+XqGbKAn8lYyRA9gXWWn/pTKOm1Us075U196ewccWkLqoMlDSty8HAN5Candtf8dPaVk9xMJQXUs3Vbo5mk/T2phBk+4NV/6s1VaWUdco4zFOQu6XApuPNckFt3Abjd5CGscx/OkSBvJv1CSi9CojB7il01YHBa2VHNwgLSN+kt6p+qWN5G2tqTGYstEFK5xDjjGMMaLUR3mxTv8QxleogQCod0D51lWngeiPYFzGOvI9pF7riKPQOERf8mvYBTCvNua+S4nSaFX2o1qFRAszSf2yDosXQjEruBVOFSfHxOCpNbUqC9J0cfIkOAAX/4kEJJ6mavJIxTV3yTXAyFq0kgrNojFotYlsuiREnQ5IGj4vRMNUz7mm2u0NkCksxPfm1FU8ZcKMEve5cPQ/KQo2OGAIu/c7ww6GYQEHh3HPBySMS/+H0WF3uQScw3I5YtzzlvFyb4zvxpIuXAJhGfQBIodx4fync3DO34jDQXL8Zcu9NTAM4jxFOJAjEAWLK16XnUJifCkTssk00eDmq5XPnuSgVCbUYxDTsuKSla2+ZzI+tZgVCavsINC47pF5kSxpMzGe6xf6msPevTfDkNoGRcuxQvn6rcqBLLBiyiVW7FtLJGnwoMcNmTzxnaWrzpCFMqWiUVdnF6r0XdfWoBMJSACMwXdpYoSfXX718I/V76UPtT0Rqhu0KCelDM/07+CiJCR6LZtc8doH90R1cYbPwvaJmyMyRHoU9wjqpWNhzJxDEGLwb20dyb9OBIQBAxanTuPUcAbjOGJ33MO4HIG9PYx7exiXDrsXl3AjA1KIoFv68p1LHBOGBOTMzjD6Ph+Q3GgL+FMRZKi4W/p2CWCKfv9QkUs1+Ps5cBADHtWFo+rhWFKUTbmWqw5OFRZLXiKIATOBo8JYwz8ar1SnVhLkCpSiUpEQN+kETgx/AIDBuzCdc1iEF29ugtQa7EifR6zxtUrpSYDEDaE2L+XWgSv+zflW/BkoUwNTH39lvfG4rP+g6EQCkp8DzgAMQTWJ2VuHKFvtKUgFZMJt12X+V4RMKsNkTt2wNLAet8N8ACttJFOpIj6pIQ+PdqGtfpEQRD87fx1wcCOFhzu5yx3G5YgledAZl6P/2wt/yxHL3aV30e2NWC5HX95SaJsuKALsYiMXHnr130HAsPB/NAA0DIAjsWUU+lxL8NgDJP/htgkrN4GHABJjrOou12C2SCx3st5iFHS5qRtEaSVYWMvGZfMz1svluPRZmFdZ+8RV3T4nuliNWQ1kRUuN9hf7W4XIj7mrymg35QVQ+6TstHwz+TKxHEs3W2u+xNpi4uZ6r02kDSu5JxOQRi90hmxCr0pUrqFUrJhU4+g3yIkIwzA0gagWbjoJGK4PKFrW16Y3Ii2q8SgFLy+FIfDEigQbJwzEy+XoxcIIbxUtHcYlokvDARiXu9i7tIQbgeUlD0y7l5bYu7SH5d6Iiw/tRutoXPrXNXjDjJJCToTFsACIMLoRI5YY3Yi95R4cHE6dWeD0mQWGxYAzdArDghey5zVaeBh929i9FFx8RZfQAAzCiqFgoRVKRylUbPcQg1J2CnSHzHDORTeaiwc5lkCEoRxbP3Z6TsVAi2yqOZHHf5rcxDRlXSIk3jnz9RhlntXl5iqRdrlbLA4+fxd81gJB2LJW5WVyg8vnuZYuUbQsZV0tfg8iuKOHTiQgAdALJN9HCpQW7MRgRE2sMRFzX7QxyKsOugYq/4/6zUyqyuzFvi4Yzc1vtll4L5LyF3Ty6N0IgjUan0688RdRY07h1yMcfEj3uPR7Q+PeiOWuV06Wu8sISN5CSmUNoXaiARi8IFi6EcsASLt7e77+AVjshH4fg+AePC/CDlI6tQSkYSBbWMm08VJ9rkhQKpUYlmKIwsqaCOXep0jndLroPmSzruF18NGhbAKmZlaMIFEPRGJuZ154al5046LsB6uSvH4retPJH/JWZR1NB0aQNhWN9JbrPgFRyQsrTrIeZRgRFe/UspQYn9dlssSwD9X8LNu5aSA7sYC0yW5iTS+f+P5yEKQgDEOCwTyEtaUJWZ+6/tJfrReEIXCMuvZLC5KRT9mdVq7wb+g/8hq6Bx6kvZVwHh3YonHwmnz4Hp8lWobvIzBeGuFG4NJDe9h9aA/L5YhLD/m9JDc6uKVHNAakcLQbQEsQ7QEARoxw4d9lqHiP9kBwWOwswh8wMKARgQb2xw8ARg1SNERgiuMxDHCD7iO2spSy5PL7+ntzfJ0xpyLuuCCIhTTmecgpHEB8hp7jptX3HWoHwDq1b5S0eIEw6aNwRYo2R+BMALWKht8bKdfK21vvVJqW16JwyxZKbmJT7hmylVsDI0n7LR/m0IkFpGLF5ONtaGRmMdDpIiiJvQCExeUAuKF0udQic2og1J7oLCTke4GMponFmtd3IBNvqv99opDUSzCHMWqqyTKCByQGofBHI/kHXAPILPdG7O16IHKXPOhcenAPFx/axbjnsHdx6YHIuViH/6QYAu7/C2/EFIemusF/7mEJ50YsdkbsnNqBGwkL+LDwYQEs3BDaPYKys3s8GA2xaxwcMAzpuCHocdf7ARTnXtnNE4KGrZ/8Ouy5oTf5E3BHN/OI+ACwGMIEWBBwKoFJGYYkAEqCUpbQACPfvS6tW3X+4IbmdkMezHbXddKkK52oLE8OAWXjIayzuS7+wwSmkwlI0fXBmnuYvcZ4y4Ez/cUIt/N5RoiLYUpTkpNNL79gY5F+N00qqv7uE4uKxdChBLZ43ghFYVq7n/qPLQjV18FCitq8AzBStJBcACi3dHB74fmivWAx7YVr/LcMARIqIILic0j+CXfv+vMTyPk9kx3mK9Xr63bBamPhyuHIA/gUbXWOXubnj3sLsMEojoGwGoqN/mhZcCdnc11aSKJf03x0uixpPeWuK3ZEjaVbKM5rMX7J6OJyKS/SIBL/cgH5YaMyAlHzYZfXtxBS8fP2WVtRpnm6KTkRUsZCtMGo50CVw0Z36Prbz15Ouev2g04kIMkpncBgdQlteqNkfTMmMBXfmE9ZHl/3QsGaxKu4C3pBZlNglAQr2lZosByGwZ8F6JwPWvBRbOkhV36mCEv4P7aGRmB50WF5cQm3BJYX/R7S8sElxocAtwTcRWBcIkTgLQGH8FyRPzVgGQBp6fY8swMBAzDsEE5fsQNahACEwX+6vWBNLRbBhTXA/0cByIaIN0TwltCQFCUEy6o2scpxy0EqOLwCMPprnIziNQZsf5utQwOgLIVNya5QHgFLGkO7hpiODSRp8UVrd0zHLM0xG1KwSc6QFtz7sSnfu6Z767YCl6ppFSOICvYciytmX7FfavMvUamwbIJOJCABKPqPzVodQik0UElOaw4sEBvFt6kYN4ZMoxQSdWY18aJmFwoMvmpc9vixa9emzPlVAyV0pJiwBjM3z4DBH+3jXLSOyMGD04i4L+SWHrRGfuCVLaNRf457owKk5ThiOXrLaDku4eBACwIWvnYX3FTsxfOWkktrMpssFNwrCZBE2wRK8RRMgQOltq/AqDHrpCNAXkvuySS8VR/Lr8rAToNh2Uo8Q+WQsdtOnz4hTmigMH9TV0FfCdd1guxHBnhSwDNIs3sx1r+6Mro+yTk+4/BWgpoPEspzT4i/p/tl0o1JAIx+sQOx8geR84dzN0cnF5Aq+zMK+a1OzYRhrfOjiy16TOxnnkgIEzm56nzHjKp+3mexXDw2pQl0GD5hLSisFFLAJJcYkcNIwBBCp73VscBAANEYvGMs5BywHIGlA3Z9MMO457B8aIlxb8TexRHLh3yY924Iahj3ljHsm0FubxyxF4BodEsAwHCKMJwavHBdOvArXgfAHzPlfIi/c4MXhGNw940BjIKLKgU6VLog/BXzdELliUI+/oV5IucjXAJOzlNTwkCldtMyaPzgmENLWbIo+Jy+H96PC26tyxhL816wzfOKLb3RxTkBsvqarW5xZcpC2Zi0paL/avu49naBVgStvFFciX6Z9GBGwSDGRIC4/KSoQOWF7A8inUhAigEGFkAUmzLxn3SBhV28XUEkp+uoAVKhdUBPNnNolSUntavg+miZ/yu46faDOPjDWiPJLckaGKLWNrCAdh6QFuSfzCcMcOR8/JsLp3UvHbAHuD3AXfLWz95Dez6Q4aEl9hiQHtxND8yG8+jYlbS33MNuACQOathxi2QDLD0SUbDM2DrjM/FYGRnDZvsQmkXk4I904A4JWq/yz8oO40vyYt0ijUZjdNmVc5LNm3JqZhq1/CwqFF8I6V1L2SsufGg8mW2yWsKgLXV8x1kcz3E/V6LbnOdGxDinFLU8yCHWddDrYAXQq4FSFbxqYF3lKePLwQQh/mQwoizf5gC7pBMJSCaRsFakK8qwpFrRb+KHso7kZZUnHMdSK6dmwTEcSq2Io+qsbdwk4FN7a4vCcsGZ2lfnommRQzpcVDNnadL+L50vFwS9c8k1N/rz6ZZ74Uy6vTG66fzf0t/b9WfVLYNFtNwVYd8uMURcb3ytt4sMJZs2/SuvcRcrlxy3MNwkIv/8kbCG2KUHgvaaxDIspUnPLdk/MU2czl6Cyz5V+a0hjOCgL2oPH6X+qlF2z/IKyGbKiNX4HU4dqQRRhjWjbTdTnVpzvPX4xRQV9TJQTKTP17jM32yLAOYpAJTyIJVpv5ZGeZFkQw6ALh9AQtnZgDEBJyZkvC5eNJbSltaQYy0uK2MyBDsKgnLC5L/tIvom0SY2hFt95fdGWly5KAzZ2vCAwxbICBp3QwADgBHYfXCJ3Yf2/OsgHhp9iPeXLuHSly5hubvEpb/YDZbS0rvt9pa4+KVLGJdLDLQAPxM0cIj+CLglvyHWuwWxdMEaYmfrAKIBA/nXTCwC0PjfDEyikeQDHRY7C3/MUAgd93qDF7vhUd6s/2la4EfQ5qjBdD2lC5JqZHCiqIA5AHx+INMACopTsjAc+MyJJJhcsBRj1DejBP8xH0KYJlBiRkVrLVdUvhk2g3qmcg3Yam73/aA8aKDogwGxD+esz1rbavXmcrGwkPLy97l/TiggGUhvaoUGGPX0t0swUWpYJScWIMnvlmbSctMq8WXMvqiB14so+Dkol4ZU5hyE9Rj3ZZJ1hPB6CFoG0BgJWALL5RLLXf9c0RjCuf2pDEtlJS1DRJ0/185/YvBAgrQWkxBlCyObB8kq4t8BgMDujNQmtpg4IdGQ3FgStNjCQtb/jvSgOvnFCSsou+yEtZfllZZRYVkFXqJKJeZdtLAiRrq47VC1fJz6VZIhMfM9EXZJlxlTuQTuqlyA6rUk3ZuxSJevSN0nqzyTY6cjie/VfD3rrzcYol5KNoeJ+yQHqJKW4+gfDndekfHzwru3L+3uTvI0h04kIHmBYXeuAoPsd38FFN+fxBPFxdUrKwNGcup055yPmkZCICzhw5P5nvbrHpwZvUkqLEggAgADkg/tDsf/7Dq4vRHjElg+6K2h3S/tYfdL3kIaL/rouksPXsLug5fCyd7+tO9x1x+0mqyfAGZLf96gf0kchcXmwWVn8Hs+8aSNkMeRw2IMaisI3qYYEFVZlAKRglXCp7UbvRHcVS6Xt8kEYXUm4VHqOMcZktDVoMXPSSHscY1woq8TF2E7KCAKt10BF4nAA2ER6WZRW0Vn/o0lJzA8uOtq6zJT4KhcH/bacIUA7nHTT9Eq67DLxaj6eCYoCmVLeVEKK2i6zOU44v986MP4rd//MJbjGAeQ1+3Fow5Ie3t7uOOOO/Af/+N/xPnz5/GoRz0Kf+/v/T38P//P/6Mm+mtf+1q8+c1vxoULF/CsZz0L/+bf/Bs8+clP3hgfcmJW90JW9BPzpioLnLxceW1whFFoSS1Npwx+EDsWQgOca8YfFcpdOJGEReTGMZy+4D+Xe0vsXdzDuDdi90s+WOHSX+xh98E9YAmMFx2wBHYf2sXuQ7twS4e9i/7Ehmg9jeG3dHOBsFwGlyKbzzRgsRjCaybCXEUIBV86jOMOEvh4Fx5JyREsJq3x+7Dj9EaNfIzDv5Rr5lCAE/FHgAmFc+VGeb5ctIDE93Ak03IZTqEI4fKyLuVyFACXWEomBg3BqhuMOehk21OZyQuRgU1eRJSpIhw8CljDciHepxsMgOS65fdyvdbu8bU5e1KbSNcNRhWjLK+vbQXVwd/PmSV+60N/gH/3C7+M3b09M80maeOA9GM/9mP4d//u3+Gtb30rnvzkJ+N973sf/v7f//u45ppr8E//6T8FALzuda/D61//erzlLW/B4x//ePzIj/wIXvCCF+AjH/kIrr766vWZIH1SA/Hqnuo7ka4FZlWK60c/WyHByMxWnfSl9VQIPCEwVEBES1PNa+mYuNWNV+Oa1ZaiDqXq87cAGMw6j2P41zmoh0Cdc9764QdeRx/gsAzWlVsiBkIgCK3lchmi0ly0kGhB3pUHAg0DhoGwGNIeE5/AbWriFe08uk0ZQFxSYPReCUq3XaV/RG8qKeurCZZ6eDV4BCTpAnUB2lx9PAnp9RHOSicsMwZ2KoA2n58S4PL2OO0+CoOvnGrReswmdbYWknIwn1rrfBWhywFIcg0z1ay0dDFmmwBEUh/+a3kt3jHWeY+gWC79AcO7e8tmuk3QxgHpf/2v/4W//tf/Ov7aX/trAIDHPOYx+E//6T/hfe97HwDfwW94wxvwmte8Bi9+8YsBAG9961tx9uxZvO1tb8PLX/7ytXlQS4PSwikWN6XoKBmY0EKuqnWTfbooJhIftfI8j8A4pmsA/EkBw1AIQKMUVdYc6tOitOCqgdKcOiRF5Zmtl6Ba++YOGMLL/Cgc0UMs3EeHvb0lxt0Ru5d2sXtxN72Mb4kASD4fa9DL5dLnGUdcunQJoxtx+swZnL7iNGggnNrZweLUIjyH5J8jGhYL/zksMAwDhsUCi2GBxcKD18AgtlhgWFB6eR+RD95bOn/IQz51iNLrJ6Q7KyJCva9UMSHxOIp3PXE6PnyWwdyJfkaaa4NnGI4cBjd6gAthFzIdAo9+LMNpFCAMC8DJUMIMiBgM82AKEOKbYOMccfzks2p55KPL5ZXzvA80Va/at5rIU5TBp8ljev3wPeWyy66RuNbL/2HQMJ1kHn3jN34jfu3Xfg1/+Id/CAD4nd/5Hbz73e/GX/2rfxUAcO+99+L8+fN44QtfGPOcOXMGz33uc/Ge97zHLPPixYt44IEH1N8kKc2ptCzYGab2cKx0pg9A/Kk6k4bCmn3LWlBFOqcEhVALUx6Ky71J8b6r/GV89EzSqTZYWKldi4YmK907DERZah6jWIyLPet/hsCHMRyQys8aeUsoPHfknBhrivspEpyiYB4GLIZFAJ9FBKP4x8qB/I4U3u0VCP/nGUT8VMBbdmjZ+AolQ8WV1x2/al08IxVASYFRNieUFRXTye86n2HoJOYdgyyJ9E6UyZawvlbtmwrlrl+nGYnlAbpes6zMwq3W2ZmOOeoV7rKPa0FQqihhZKupQ7w68jVdBjWYBXDZqxuba9HGLaQf+IEfwP33348nPvGJWCwWWC6X+NEf/VH8rb/1twAA58+fBwCcPXtW5Tt79iw+8YlPmGXeddddeO1rX7sR/uQekBykmsbvXPnUD7s9pIvOrENl0upSOaG99ti0pBiRkM+VdDGffObydgmAo9uoQ1uyLTANnDYZ7Y7Cmb8S2P2VcEr0WXC5uZ3wTqJTPqhgb7H0oeC0RIqHCMEMI4AlQORAA4d6L3DmjH/V+bCzwDg6nDqzg53TOz5Ee2cA7Qw4fcUpnLrqlAeeUwAG4PQVO9i5wltGtOMtoWFnwOLUgGEx+DoG7wIkGf/gjYlskWsTKAod7hSRLE41l8YzCtdRvIIjPqiLEO6NCEb+mijaEG6SX7baY/LwZUHSlRkD4qPVSnqaK169sBWvq3epfUA4OYOnuLCQk/DUFgPYLRrmTDEzlSCvA9GUu3lV8ljorc0hPC0trUHJo02UfXdxreRcKlwR8ywqnfGWS/nFUpRg7kT61nmL+0EbB6Sf/dmfxU//9E/jbW97G5785CfjAx/4AG6//XacO3cOL3vZy2I6a4+iNhle/epX45WvfGX8/cADD+Cmm26az1yQAcRO63CtCE4QsiIBE6cb1SotwCr4XlQdqZHlatUJUj+00skZU4BR3mTiklXzSN5tgJG1CZzqyc1Eq5x8UQmoZE1baNy+7RmMsla6WGBwBOw40KkB5AiLnYX38JBfah6QxvgQrAckYIDDMACLxQKLnR0457Bwp+Gc868lXwCLHW8RDYsFTl15BlddfaX3sy0cQA47Vw7YOTNgWBCGHQ88ww6FfIRhMYRXnFMK9WZDyZ85pLrCASFaU2vAUX4SZMfEV2K4AEzKEuJXaPCjPkt20zFgwZ8BWBsjQnQRDQsOPpJ//t5iQeFZrqSHezDyVuggrV5KhTg3ltq/FMwQShe/xYN8nyYLWQA4XKnJqz4N6ToslCkX4MourLh+fOBJXNeTfimKwFzoD76BAEKfkAQjW+mN6cBdJQQIg1K+zmc2dVO0cUD6l//yX+IHf/AH8Tf/5t8EADzlKU/BJz7xCdx111142ctehhtvvBEAYgQe03333VdYTUxnzpzBmTNn1mcuauVRJ4/uhHjbobZkq4OUW1N6Q1ZoHQxS+YRHWWeONyotZTfEpKqBunm1ApDWHkMsR1lUuSWYBKsGrTq4EutsoU2WRZf0wpJdH4Tg/L7Ojj9cbbFYeEm89DkHfkCVBla/4eCwE15rQYMHJG/lQAjE8FqMADLDYvDWgdg38p+DcOkhuXTCBGPt3RV9rVurdJh8wmX97CJSIH6PQl+9wDCFenPacuNb6N08Rfk3Sisia4Ia3rQGIFxybGolC0fud8SHbKM2r/uRlRSpzJCTlnTJUo0s9/Qct1qtLOt6rdzuvV7S6oMDYD9Q6fua1KTRimBRW1j7DsCXHnoIf3z+PnzpoYu6egC7yyXO//mF0kW7T7RxQPrSl75UvC11sViEiCbg5ptvxo033oi7774bT33qUwEAly5dwjvf+U782I/92KbZKUgLWz++uY9cbt77hJkGxf9mC4nLj9/TxYIPvZ9VuWeUv2ny569p8LHASG+QCpU0qHvxPLVAsp/5ZIS8TC6CBq/aikdvolvUJdEWAMInGF14NujUDmgYcDpEzi13R2AkLPdGIAQ2DDTg1M4ZDIM/NXx04RA2PmIhHB9OC3+gKi0ADA6ORgzDgFOndzwYnfaBDsOCcOqMt4oWpxfYOb1IrzcfgvAcUvvUJwSoUrrA/cvvWJIRh9wn5MIxSr4j43l643LpX7cRzunjlxh660gAkrCQJNiwVWLpDTxuvKajW46TE8IG/KjmyOj8G3cd0vNPxA8lI80nR0B8iwX3w+CvaUDy/SpUSZQWeiILDGp7pS3ArSlmfG0q0IDTbGIND3G+Ch7gT9NIrtIUazjFH8+vT/3pZ/Gmn/uv+OgnPy2YT2nu+9znsVzuf4QdsA+A9KIXvQg/+qM/iq/4iq/Ak5/8ZPz2b/82Xv/61+Mf/IN/AMAP0u23344777wTt9xyC2655RbceeeduOqqq/DSl7500+wAkMqZAAsXnjoXVlPSJOUx8UHfy5+vQCdQuOSGk5bZlLVVNyocitPhXMrb0vYku9w2LiqKvsyKnCJZZ+wvU7Bl5cb+rKu5TvryQhkJnrzlgYFAzj8/5C0j70ID0vlx3kLyezwYRzg+DmiRDj515IKVAz7SG2wuD4MvnxYUXHPCQloI6yjmDZZGtAhQHMCQN1uCPPl3uIsxYfNG9KHsn+ygVwaf5A5NFpJvUrAM5VzTXY00PXTaYs4731e8T5O8DeI/w7LQVmSoK17P+kWgX5xH5SowyfOrzbhecFjFVZcrXqQb0yxb7/dQkScvRtrXuV2Uu9bZGSItcP7+pYcu4qOf+jR+72P3Tjdwn2njgPTjP/7j+KEf+iG84hWvwH333Ydz587h5S9/Of7Vv/pXMc2rXvUqPPjgg3jFK14RH4x9xzvesZlnkDJKA5+sn+TiSLdEjpjGa4UJjLT7oazHcnVFOZCBkZJNhs9aBjDMbWs9QIHr09f1Asi5q9fD3+3oJRZgLGgGZZmyuymOg0OKCkPaHxlF+dyXI0Ys3dIPQ/DCLU4vcBqn/TNIIH980C6/+4gwhjf6jUOIuiMfqswuuWHhQef0FacwLAbsXDGAdhzolMPiDGGx4y0kOuXTDjseoDiAgQYBOuGPAP8yP9nnEZiBNDvSCMSuiS45sU8UwAfxVRfaiiIePjlWgIp2aw9sHFSAOKjBCdlIxVhz8AOLxzTvR4zIQrwhhK7Y38hddqA0b3TmkmVeJ3MskJq1k/No8d17/SCIIB7qnkvTy/xQaOOAdPXVV+MNb3gD3vCGN1TTEBHuuOMO3HHHHZuu3qZsAkpQYZedTCpBJe5xQAON9Mrmi1TmL+6hPg+kiT/ZnglTnMurZff3lYKqvxXWVFl27brXZLVrRmmOEoScg1vGQuKHc6M6WSG5sPx/S/hMtPAbPovT4fkgPhZoOWL34hJ7l/Z8OHh4ad9ILgKSt2gIw+kFdk57C+v0Vaf880WnyAdP7ACL0yGS7jRhOAVvDe14Sym6l/KoOgodnLatMjwQio2Tr7RLVpEEovh9HIvXXkhFieT4Ojb0pHXemFvReuV/XAzSGYYU7TaODkQOi8WCYQjRxSrGKN8PjHiTu6TFzXnyncD7fKvSKlZQrL2jXjPNKmAQrcTsGhIoT5EUG6u3en/pWJ9l9+TH3oyF3K9ywKmdBc5ef50GDP6nMvkkEBSb6uzOEJec443q0rKp+ZxrE1/VbYERpUDN2A4hdaZ8xHldZRqepMm8R6yPhZyYxTz3XeyasFZ03xVtcum6cg9KrTy6d7JRYCtrCPsXIaLNMyAhlV1x4XMHaT/FBeFK4WRrLm8gLHYIi1PerbdzKgRAhAdjd04tsDi1wM6pBbDgAIgU1l0AEfLfqcOSy8SldKJfuJ+i1ZNQW1uX3I/SOqKkLZOol0JvyjFAdH1ZUk5Y6DxIMi8PPkgpbHxPXksuy6oKVrmeM6STxnmt5q1xf6rYbK1ORdvNKXNfyJu7Yc1SGBo57kKtpJQpvo25UIqgtdIjQMcakF7zsr+Nq86cKRb1Ddde488kM6g2YdJhmg7LMWn2VQqLxDkXAzZaG6A9PJR7QElg5Ff3lQz2kqwlIawoYsJASVgyjfHoCSD6ksTRP7JcIBe2flMcYZ/GkYM7PYCWDqfcjq936TBeChv7/GrzpX8uBktehM67uAZvWSx2drBYLIIB431Dp6/YwekrTmGxs4MrHnbah3GfWmDYGbBzaoEr/tJp7OwsMNISIy39vtWpAEYL+Denxsi88LcIrSv0C3tPhds9ujGeORctxtg/matOWkUACEMCAQZoGkEUygseaF/foOqWJN1uXvoBNIQJPzofwh7GN0bAMfjFvC5p8Lm/spO4jXVrPPZgcS//rtP3r9WDplVA0HKD+k8GL7/jFu6KxcxXjg4iHWtAetJjvhJXX3mV/5GkmXD9NCYbr6NiAlCmabB1QCE6K1Fr8k/Vn1sQuZamAEhsTvq8enEVTatsnuYWWKo7r9HgvVUf0sa3M/JKTV4XFfKlIZO5onLuZWewShx8dBuD1HIMFhQACro5xyoEC4nCnxsQnhsKB3EGS2E4NWBx2oeNL04tAiCl74sATiGeKVpGMYhBvs7C8oOSbhPghYRHkQRGqt8ziyj1pb7mEMqQQpo3s2JdUqAnJaec+8kU0WPIICebkTwK/AxSui1N38SDtsSVgShTIvYTLz1hUecb+RIE4/VizvP3ojKTpvaTevLV8vrxaqepWy0yOIGfV9TlcBCHtJCkUqvcpkcHhyIda0BahdTiNDQEuefB+yHy3vy68npLgDCBInCWlViUX+fNXn3lhvR0Ol2/8t2U92I2nc6pdDpvCVeh7z0GpGi5BT+Rv4PF4E9ZGHbG+BZZ/zmAdvxhq3RmwM7uAs7B33d+32Ox0OcD+pMaFlgsFv7B14Gwc2aBU2d8uDedcv7hWABDyDOcCs8jhQdkPXD6Re7IxYdYdSt5MgiBm+M+QQiTZPtwGPkQgiTGkcFHi2ieY8RmDJIlxT7fQqiBhbVghvJxKcm5MXjNpHBLpq8MOCi19/Tbeg6pa2/IlTzOtXgs5a2m0G2ClPez2r5WncJlV5StQalWx2EGYkzR8QakuXMlaJLR/wrWkrVgj89cyIm5Sn2iTD2v61bLjFIBlFqnpimBMuc+BRdAepU6kE9uBiUt2FJZqW+jAHQEYFSaP0flgUbxnIoDLQDHL7w7Rf7Z11MMSGN8HodO+Y33nb0Flkue4mlMhyGNMxEFy8ifP7fY8Q+6nrpigTNXnvJzZgHwM1C897Q4NQBh/2lYUBTKDgjRZUlUJkUk65caKA2hL+JzQw481o5YyCO6CLkm/a9/1iryoKwzmKAkx7w5rbjEhD2A4Z5UYCSAdjKoYbrycDuzKpHP2bT25iyxqaCglclor7pt1pcUuykFQRcrwucta+iIYtKxBqToGlByM0pAcSlp7/EqATKce2rjlYByQpCoRrlNktaZLueWRRIyfL1Xm8l9xlY67aJxGQ/ziQEFsF2NFk0taOZJ8sbA5AX/EMO+kQkxln/DgsKxPB65nHNYEDCMwLgYMfA7gAJasCCXgDSEc+n4xAb+5NeOs9UjnzdKxwPxYnfRnZcaaHVK3gk6T+xbBhPijhJzKwOk9OnClBZzSQGWtlO5n13YJwo5NeuE2PcS8Ar5JrTyWA6JuRrdhK3OiJypdDJgJrm0Q12ijzdtzaxaHmnmYbfTSAujfYkb28UZlqV0v+fLLokYKvM12nEYdKwBCQDEWipIbhbn16cmWw0IcqvJEeDijn5thJ3iRW8qAxKYtHujBCnrnu1ikNeYWxjpVtcEOWihxWedZDhzeqMrj+diMQSWl1jC7zON/FgYHMi5YKGEkyLcEF+vcIoVD34XEtKrPcZxCeeW3jJa7Pi5EOKjifxpC8MA0GkHtxMyhTFanFoES8qDpUfEtMmf+rh3mRt9JPqSQ65j6QRg4cOvF4PDMMKf0ODG4CIMuzljKDv0nzdaXWGkWcTu0ajFB7B3lCK1Mg3Q/x/2+WQEXOH+Dnlrc0OD1/onHORuwl7aCBCtkL6dv2xLDsp8qn1KJ/uvLDuJrKMDS8cbkILmaPpUhcXSKIDtlIaAlnphKlu6QMJFs3wuL3cD5NZN1Hjltay0HstIg22uU/nfUyHp05aNHRzR0gRzzS1W6fiByixDaD/3TTTQZFPA1gF54Tx4PTJq4+L9P2M4joeWLjxH4y2jgSg62IgQz63DgOxkZuefKVqI0wQoKCSGNqusBUtLju0plSbi+RUsA1laBAp4S22EfybIxb6iGE0X10VdJumx1BMQ6ujuaClp68XfMpQ3cU3xUHRC9BVUeaxT4JEx0FA01V5VHjiyj+QVHf5V1lf0j75ppBfXLSuRUC6ySnkqbL5DSTlIOt6ABMTOLNxujcmnrrlcoOT5ktXj2Oez5oS2rRxflwem/CC0djmS6ouNVB0xbNjnMsuwgC/xTObcZ9Jn2yWlQbr61FZT3q1BAJIbsADgBv+SO2/scd7Eg6NkDUUKghkOoHDY6LDwZRLCd/JbRI4IA/nnkIbBn8Qw7FCwpBYBwIYQbZfmzGgAfFJEeC4ZHURA7XRQJ9LEZ3qChRPnBlE6U24YMGCEw+BfAsimO/eNS8AchTfSeMbPMD/4vDkZPZjOp0xKTrw2ASLsgszPTMzbHMPIFyxf+/ZXLYVPt61MJ3nbNG1872ldcoB6fukI0/EGJCcUTfDEF7d5somFWMvL16xKwlRHkIEq7ZwJXVpFpdstWhqpUUrrsaykguOGxaM0fvjnWmp5WCDkYCSFk8J2dsE5FNf5M5YXOjMqd3kjQp0+qiyAwMAuPopWDrfFsWJBDuHR19hMAuJrGYYIptpN6oWufxB2CO80wsJfO3V6x7d5SBgyLtPrFEbRWLmXkim08G9UVbaOarwTHSf7JbeQvHD3fwQXnhEaMDAf4V1IEYQA9bK+upWu56S0EqXrhx+0lJbP9B5lps2H7y6/z19dUpzqPvnUgTnY9LjrNglGPevSqn+/ASLuv4Z+37eAjQ3R8QakJHM0TsiFrSVjszhlKRWGkJ7s+QK0NllTtaWwn3a/iSfgswCCdSeTto5SfYWwzHiW+RM/lKzMjraHi0Gy1605BuKCy+CSGrI+IGtxR4NWvGKbRpCIuIvuUj5dWgQs8OnUNKQ17Yu1+bY8XwVDqYXRSpJ7RdwthPTSubxdjsr3cHGhsVwJtoEnH7EYHm3O518AGEII1uBr6nRuBtVQYLDgSLRNgQIM93E27E7eYiUozg2xwAEo95zoi7zeWL9aWzrNQbjtlGcl4ykPCqq7NUVRUUvJOqGSLwJeAPWYTSibmKj3oOl4A1KFWNNUgje3ksJiGqL7KDPlQ5pc9lhm/yQvGVna6CogY+3ltKwj51zlGHm2FlhQlwtIlhE/XZrl3krInJ9isUWrqNJ3FHlILqpxHEGuFL18wnas1wWrKABjXHjBSvDBcN7t5vi9DEIA84O2sr3+NROLCEje/TfG8h2/cAgJgKKrC7rP5adoMMCWDvOt7lME3dE5UDwNhBOMSCHh4o+QGh0MRn/Jw7BzwBAsyNwaiiAmQYv0HPAvoA2vmghRivFEB0FuTC2Kc1zWwYI5pCWi6LIbncMQHi/gSEhZfrQ4sz7OSc/d6ajQKepxkavfxpK2rCIePbNOlUqDSs5b8lyUwMu6o0yf6jg6iHTsASl2pWvEilSFYPgkvbfRVW9mQcnQ1Ha+hmVEenJIrahm3k/tkeWAlApOnJcfXtBZeVUfyZXEYEj1xcXyM5alVgjAJoE/7UfbI0qrH4TmPopQZ4MnH3wWLB3y7qb42PHAgOTPr3MhD7cz1jMkPpxouNNdF/PlfdYVGs/MO2lhJeuGMmuRLXR2VbqoEGTzJOZ14VUdbNUk0GHrCXF7SgZukBonSj2t21q0jNsiwsozDd1X4OLaje5OR2q+++++0VGxoVRNtU+bRKH/esCsXmZtTUYvSsvqcdrtnCeeaoYdTHK86dgDEiDi801XFDBnmKSzoI1NyY+eLzhZGOUb1+TfzxO1z+hnMfKyoIBtqfQIP5mu2SaJVXEfI0/sYrsZgrl9aS8KAtySKpv2MsbIS/zkaAWWR0B8aZvpBiQkV02+r+60+GSPBAVA8q/fXsRxAMLrJOJruwMgDf7BV0cEfpIp/Sd4nnIDN+4PQ4jycyEsXSFOajxb8oDfHuJ5PjoO5HBRaeF9LfC8GkL0IB84GFh24SWF/p1Q5G8p941QCJy4RmmfNo557keL3eKilaM8cHwN8rJL8y54M6JbnPnPxjL2T0VytwJ8ampTS/GbAjrzfgRenUZ9EvMkuKM6jyq/vFYDQKK8iiNLxxqQCFqwxcM8a+lZuwIgdV3WvJLmDkSMsTQw/Y/K64b2xGUffTUN6e++Gj2Ja9Zcj3XXnuZARISsvDwijygcYsqdxBaq6heRI3OhcjLidhGEV1W0L+smX4cyTVV7lHEQ938SMA3hRX7KXboIL+9DEurKpcT8x/oF8yOaoNTa9yPyrkIa/duailKci/NwGAbvLwv95A9hXaZMEZDkGkiPE/j6+e2+4c2yA/wJ5qTnZIzGY3dodiBsaor1yK24JwCGLQYlGHn68CV+k69z8SsHr3gBzVGRlMZiBsU9T4vbbK7PBSXl/ozlOSVfJAhZLjMd+u55zXtWywOkNcQTQyi42vqWysbRpWMNSBGR+PnFmsuNNawic63QoNUoy0dG/ZBcRWIelJqQWQM1AEnkrep3BkDx79xSsvzV2hyyybK48npc7xzvcYMKOaE2XY1kIFIR0xx1VoxwOPg0gR7FTy6MlFqT6i+akPFY8C3BNyurS1EQbAmdQDCgFQIokawVAP1DtF8oUByoIS5rXoOGLlhS7SwaW3SZWEfwojl1lTyNggFP9jspZYUDPGQfK2CrUNtViljnXHe9XZ4G9Px7FYxMqwoFqETOSJdR5BZKXApqsBIWxtuRoGMNSHln8kDxS8yAMhpLZaqaP/JHGM1MWPItlyWz/OuWmW654OZQa1LnIGKCi/xWqXoqKklaDC4TQC1NMvYf5xNyqOjnLC8ADzJWPTlQi3cVsWBLB6AS/Hl59fbV+I/t5xW9YOGTmpGnt/b1OHDDrjsFBcTPOJbyL9VIBAzxxAR/ZyCKrkkGpWQ1pUCMiNG55h78QAPrMMKKTQ2lci0RkJ6nS3nZchqG8AZhcQitHNMhMDiEMWI3bd/+0Dyqub57lMbWmgYIi0Gnn0uMJayIyajHlCLLU5nLVdfmbFtz/+hYA5KkHoFiagQVQQsA0bIK6lhhiUiNOWgiWj7WQUl+r0XeWGESrc3WXOhZUXdadtTBSPFiuAYtzc3wsJnEVopD7DbFn8VTcj9U+tTQPB2lY31YYBDXy3XxWLqyb2uAaFmfuZJS6DUhjbLjCjcmCRgKSUKBUoEwx5VLIHmemYiUQ+ofD0KyrxDTpX4QPKnxzkAQaT5onghUTAat4CiZWqTVkX5FIueStbySQNX8zVEIp8CIiF/LEbhugFFuTQXW/JhTGnt2O8t683JU3szt7cepbIPQMI4EHWtAYmWxC4zCvyop/5iwBJhaAOITyA87mNLMW52vqwVkrut+6KG55XelF0p/FQQzrSIKg6g9ZkIs7DflJ7jXFrVl0eRUs94KC5TB1gWgCYJiiAKHRNg6EhgHGRG1ddk9LoMsZY7B94EoUrp41PyVGQmIr3tQIOEZksEpA9I7FmP54bkhfxJ8Ot9QT14BKCT7v1x7KtKUeZVDmrd7ZdKgvFIJHRlb+4ibqc+pr/mzWV7R8TdL2UOrN34f6FgDEmsC6pLToBOFRFykPEgxQZm2oKQ9AjYwqWg2rXptTAPpmdAHAUaSplwbFi9Vv3kjT62uKGiH9FyM1OZHjBV3yoSmmX3Px7bmgiuaRAmMwuv9wJtvNVeqAiMnr/unnyAEnHNADK8aAIxBkxZpCg2e06rOEOUgffCJCZLBwXA1sIE4hlMi8iAJyWfMWps2QsmU1lr0QLjA50blKI/vfGWrRnkp1X1d00PSMLWbdYoJE40gbYGnudxb6sHRsQak/HSA1kQqJofPAMAeECVw+F9p5sIGplJwlaAZ13q26aAUzwnwqW3ETmnu6hov9gnMnAK53JVZWAvSLUWZC0hpD6haSCpvfk4bDFsyLjZtTVllqvribxGHLVwwSjMxNU7xvdJl8XLVJTiKdIXKlTb4nfhk/vQURTIpMgsFbNXI+m1+Y3qeLtFKoegKisYrP5AbQTA9R9bsFMFubJbLuoiKL4FvWyGYS8kAt8uPLFoAYtZtu9xrLt/kRkOwrl3sSxc6w/KZyPJioEiFF87vy7PcqodLxxuQxjEIivqETMKwlPq9Y1EoKhm13EBKfgWKmjIMQTqDrD2jGn+ToISSz6kyevmz9jxMUHKIEZNWXenlfqN4I2qg0YHdc72WZNqXilcrA+3EvxzSWQfM2u9wUZ+pWginep9FXnlChgddY6g3pdk0DAwQQHQdYkz4lLVzGCqAFIIkODjIGzqE5HaTSo3DMGYC0fmAiHiCRrH+hMLAisbon7ci4v2yFBXoz9HrBLfZlA6W5f7PXZ2S8jlc3Bf9Oenuz8mwcOCc8WhLefp6s9jC8lx1D25/6FgDUiSttPpLVG7qW9qDHMtuoavcH9btXOuuFyUBVV3v1sJKvnNrRPJk3o+qIbTAyNoxxwduuaPydhU8uzBGHS471QZ/RavT/NXSEUzFIdeKDXHHWqtVrph3qk2iTlVvMAEsjdwqVw1OQJRkf/hr0eOmjT3oQdXKmao64rFhNkXsyTbXuaO43kGPYTw+KFg+WoEMxQsgTftVPqX0DhqeQuXpWJcoIrWwOCpjUwMWZWlnoNLtNjbcbrHsUr+ZAXK6A72CUJZ5mHQyAKlBaaBYH9NgopVV+4DOMuWqPPRdn0u9gRjy2ib3mSwLsea+syhfaLU81UAEfzdei68xIERXk+KRKAFObiQBsADdIrlZnBfCPMmy0lljKxLznpvsgzx1XTeIhLCXChJxeRDpKu5Hf9mljNmakqBFIYCDxkyBAAA3BqCx9kwoRf/1LgtvrnUmnkNaM2u5BOUcL9z8oq9qa8SuvW616HWcMKYblIzy8q2Pw6QTCUhxucSJlASEWJ1qsUoqFpL6MpOXirush1adZDU+uMwaX6uW2wLcqfrU/hLIzCv5R3QTZUPC2l5WvwlGQ8lv0sLtsaqOoQv/RJnM10v/fM16mh5nijIyGCkCH0gcMyO1copC0SyZJB6lZ5M8P1YabmzNt5cq8wJ1LEDJlz3GtN66TXzO8j0hdf0aumJGVPkerjTmcK28fH2st54d9HuuSlCa1xe+vA3qpmvT8QekvDN5gOSluECFcGlMDO3vRZgEK0ykMFumLKSegIG593tBgstI7juoPnVGWTUXXmvzN36PCkGZh8T+QCGkKRuDifHwlhMhB4ESFOwzAWtllu10NqAQomSXgn81JSAIIl1YPN1c80TiX7aQ5MGs4Wy7XHOHHpvoWhMKnOPqc+ASJHHa8YWw3igbQ48lttPawpmqe6vRpXPdzFPpe/cn/adtGU2V09zTMbIVRTmoV5poZW66vMOkYw1IU6Y0p6Hgn2F/fbrmL04KdSKgOHpoGixS3nlCqAeopqjXujLBRsp9dTPl6XET6kKE4BOX1V6TgzoGihM5tmSzhWVZZ5P7XW5EeO+419Yd/OkNQ3K75JvZefnOidciiOs5UOm/xLN15mLqz/aYqzpCnfHUA8gu4v72Fg1FcyIISn8znuKg2je4aAxxgS7UV7av4BDRLEuo6D8cYcAQwY2xhOdBVIyKPqm0fx+o3POsp52yfFreg9VoWomeLEHxpJWXo0DHGpDyrkyC0nD1iORKkEzWIBYYWgKowl3QDntNfWsfZlXq2UjN93nqghyZ1t8HdlVNN7di2W8u5a2/oTR1S9uj4LJihSPlz3VvdmuFPo1giDgRasEY1jUrsioVlP0uCouNU0qROdwCTHwu314Y46b6VGjqLuZLVk6c0kFpUixbwxuRTNpbOV/ifhiXVGY6KUO7MVKFKRiiY46JPbE51HKdWuks17E21mtnLzasoIl1pKzTvDg1942yJdLrEhXPceyPECIdb0BiLawhs5XW5fQCmrKQysrErw1YMdWa9rFsq66u4APu58bklX0tDJwCFhTAcN6W66UBRlUenH9eqQoY2bWEUUlQTG1iN4s00va5ZnsspMpAiD4l6VtD2WVFX8piGxaorKfsgnpfUyiXgjVngbmyzsN0yPcXo+CfmIsHRZZLTo6lbGK3FQOKpy2069af3RlETVzfUehL4LgDUiflcoAjs1wApHXoIMFjv2g2KDXIy4lgmwitPdcgo6Kdu9ysTUG0LCOZOVkNHhhdMCQE7OVzQfwzFWiQA0sUjLE9riodcsAr70vJFYRSbSxEewpBjRJInLKw7DPRnDAeSb6fCimtBAw28HJQ4r27aAILs4uI65duSzkmLgIRKLNtfeGKj8NacYVb1HLtyi8RwDu9C1FHENF2FYWCMou1l2cuc/NuxfXo2AOSHLS0gHPJGSZ69CSQOYSWyR43jTvMb/5ebMb3CHu0J2pNOG6C5pQlU1KlVyzltbmJ23Cb5K7SWUtHgICsXuJGnCm5/IQeS7OPghSnLE9OPPZK8FrsOod8rzL+zDuVESHuC1EhxHMXtjWHau4r0wAL60a56Yx5nR8PO0Xm1AguxGQh+X8LC2lNWSrH13JdTwfwaAUp9oULZ3uI4AKZpl6epZTBXFSmYtEJ0+xB8MB+dJTpYw9IgDV5AKLkGvA3AZ7QcWOaWjCTC0pxaOREehOUoL0iU21pfe+yZiq85eX1uJNaNMdC1P0pvDMtHqLmvkoIfBLGlvRi7dA5//ZVjsrz46SXaVFzVG56+8BBhTxnpcq56l02iOHdFh8y9DvNLypft9JJqn4DpAbxAsOuMhoqnL33lgtWXb+fLwfjjTAtHufEc2QWEiZria0/a+/Jqmc/LZS2vBrhRvKv6jkimHT8AYk1aFcu29Y+wCyKLo++hzyrk4ByPvlyv2XUqjfPYwnKVcCszhuUBegvxn9yBovv+pIrQECmj22R9Zcc6Wzhn5qvvXAh2pwXxnb8UhFc0yT9OGwZ1arTKowqvdbXPRx0zAN29RXQ4jIrKecrcqrN0lZdPfO8rZRkXK4o4y3LJV9b5nyaqG+WQlXTWi0r2bJksz0otZ9YyMnqqjsUOuaAlDraG0BULJZklhD0foJRWs19MUHm5mw9cdLZVwCbubzl+aJ1WDk1oKbJWZv9REN0FTUNf2WlZvs4ycNR5pfrCB0yxnJhOHkttzjz1S36loQ1EssymBT+v7gv4phfKZBhvLU4FM6npQqw4z0Tq1NJfMmnwlgyKFjV32suSfUdADvqeH/OGuloo7FV55JFqOZUZe6qOmUDa8TrehTJSN+ul+HEv9Okl0R9JsZ1PdjRpSqtsZ66SCjHPaCr+17eyC8cDVA61oCkZYoQH/k6lj5npydBbeKkhdrmIXc/5D5pmU6Vb6SZqmfOPWu/QPLaU7fc8LT863pDNElHxY8EI3U9ux1kXvFqcugsDXVC8abQJE6UXKVNidI+j4t1F8EQLoFOLmR13wL8DqQibcwjkNaltsZowwoYKfaFkeacARNOGFEupcs/a5vyCnrIA5MTef3lXPR7Qenf2hz6aiifdcoFsZ7DSdimOZYrE4G/hJUqa9sZz4DRaxuwVSRnYMNcEVsBvet21j6QBCX+lk3tycg5xf7RACPgmAOSp0yPTStU/xZJZK4uOIgLWkoAO2mv5qOmdgMcegMhLCuqVuaUFSTTtPiSgCSFjBXUIetI8jGcKcd5fUHNemv8EdcVGUSJQRn/vb8lmFtWhfz0VlTNotQCzDnSc1JY+FTMY5VVlZcL+Fy4S1EXNCG7U3QPCF3PqDy1olS2A28OmdLiXLyWeA51yflHvs68v4CsL6NJYrW1p4XMVqYsNtrL6c31bVQ+NY/NstjKnAj99nn5+3weJPAdFUg6AYDkabZAJ1Lyqi74DRQL+aULcB032qb2dKyyJUnhIF12ufDkdJQJhR53p90WoaKL9MV6rgh6q678DbBSK5VqPRWvE0gJal2eA0xuBavfDLAuvRognCGq+BsyazPyl70pTwZa8G9fX964NBbcF+M4Gn222rxKD9GGdRIAXgpxaU0OxjoYxAsTebPfmmuy7eGLPz0Des4V8yK8WmMeDMXSCn5tKuduLZ+tePSDUut+Xp4E9E4ni9DCpeXf+xzmwdCxBiSlFTA4iBGKAy36e+UNPCHt4gKgtlBrCvC51U9YKvm1PO8UmMjFNAeIrHpzv7WL0kw/pJyGqyxfWU0Gv7VP7U4qSo3TY9JlpVxwrjXQ0Y0lXXYJr3Q7Eo8pms+i0vU7HZlW402mI4d0FFOCF1miLl/W4TzXPSdRqzrFZ2kxso3lCqs25as3MT+Jw4l5ZSQWKedQeVBuTk64POSc6l07RXlx66FuhXGVEpSq40PhHxK/YxjnFpAOhCxtXQla/rIPA7JJMDosWnUx6UKglPqerjbHiK93uvJS5nz8UzrW2C0t0drzm6rXnykH0DBtfalu6VQWauXVANXkmxiU0C2VcwE7ZKctDDRgiJaccGsalq7MC2ZBAGf+Re4fFc2ULo6pNvQlK9rbS5QLfPSvnx6Xmr5uL4Pkvk5RdtIaz4EeBBANoGE4MjJp9gta3vWud+FFL3oRzp07ByLCL/7iL6r7zjnccccdOHfuHK688krcdttt+NCHPqTSXLx4Ed///d+PRz7ykXjYwx6Gb//2b8enPvWptRpSkDlim62iXvXBg9FGwAO2hbSZgoNQ6Cw2dxsq908lvcrHr5hwDoD8K91A4ziaf8vlEsvlsr+J5N/pMwzehcV/Fr8pyL3uNpl09Qi30yy3C8umDoFe44vHYxiG0OYhuVFTwmpeeTgtb6WNcBi5X5yu2+siek5It6LmWXzHak7Lef0ZOnKDYGQnTp9xLVkgDQ9KygWa1yf6c+hQ9A6KZgPSX/zFX+Brv/Zr8cY3vtG8/7rXvQ6vf/3r8cY3vhHvfe97ceONN+IFL3gBvvCFL8Q0t99+O97+9rfjZ37mZ/Dud78bX/ziF/Ft3/ZtsxY/AHzw4x/H73z0Y/jd8Pc7H/0Yfvfj9+JPP3ehsuFo740wWXsGxSIgMhdxzdVV5i3/lMjMeNCLMl94rvjeu5Bqbe1JW/yBF4ho1z6RctC4tkCObimX/aUCijVtrm+X6apWWXm+TDjVBY8GR12N5jV9hj83U3Da1TbT1OZzF1XGpwtAKZ+PWuHggdOuMdmXoqsY/ifqzdeD5rnmBiSOwaj2jyUHWunmknYK8Br0v8KVyF+sJ7ghqVgBh0vk1tjRIiK8/e1vx3d8x3cA8AN47tw53H777fiBH/gBAN4aOnv2LH7sx34ML3/5y3H//ffjy77sy/BTP/VT+Bt/428AAD7zmc/gpptuwq/8yq/gr/yVvzJZ7wMPPIBrrrkGT3rMV2AxLNS9ncUC333bc/Di53wTdhaL4P+PHIshEgvDuRiiKsl6VidtZnMZ2fWsf2ZTpRy5p6B4t3hr8NECn9zKqJVd5LXa2QJLobb2zj5L28t5VoEOBIAcHPGzQS7mJ2ZhHFVknyzfBSspr6OLGC8qbVNulPyoIKPfLNdXfHYpvy7yOgG4Lbdexl385gMx6joruzyHIODY2oSrD24xZ4NVJO+ZljEHMPD4cMRgAVy6dJWWW2ish/x7DsTpO38J/0TZb6dnLkh8Ivue53PiP50gMZHmpAZDAD4gJJ+zYT1ol7Yv/3f+6ON4zZt+Er/30XuxKt1///14+MMfvnJ+po3uId177704f/48XvjCF8ZrZ86cwXOf+1y85z3vwctf/nLcc8892N3dVWnOnTuHW2+9Fe95z3tMQLp48SIuXrwYfz/wwAMAgD/4//1xkfbUzg6e+7Vfo4eSIBa+sTCzTztVuE4hOoyMDE77ny1ftLkYrIXb4KG2iOZQzU8+BUZF3lWtoaz/esA0JPQf4LGo9LeL/8RP51Bs+ebCRFRs1M1pG30ulJ88XSHkwosfi7Y7KHecLldMl2wesDuTr66i+2qjZDq3ByLNYAT5KUCKU0iPo5yD6ntWb8l7vrYkDLTnVww+EeBvzSs1d8RUo6y8vL2WjInjJEE2a2G5j5TNoRLVirbVJ8HEXD4Emu2ya9H58+cBAGfPnlXXz549G++dP38ep0+fxnXXXVdNk9Ndd92Fa665Jv7ddNNNbUYaZnHy3NuTQ6WtCntRAjn9u5lvsrRun/fsfYOMWhYSf69pnnPBqLAwZkhJbqcVgGABpfwbRwc3Oh+GPZZpJH/WX/4SPtEi9af+owGE8EfpbxDXB1pgQNoT0/tMLOXI86wmBltU1ARz8hf7O3kuOV++EP/m2NT+LLJc2zQMeVdnmYxrZcld0zQHwKrVVen3Sbd2y1Vo/DHvxZ/BFu/B5QeBaGWmJptWVCj3iTYKSEyWljDl7milefWrX437778//n3yk59s14+2QLUgqRcIiooiKGUAVxGaq9KcCd6iWr/MdkvNtIzmlF9b0BGUfKIiD3/6dGMEpXF0UWF3ToN5TRBJUBKtSIAgQMh/Z8AJzxaRvJbuDQxOEaRE3WD9hmoSKjS2bDdkn7hyb2wupcDw0nrznRh7BOwZyA8Vrc3Z3EpSfTDoPwQroGhLb+OiDtRh7c2Z07Gr20qRdS8vpqYkM+d5Y033qwAluT58fdrKPsqgtFFAuvHGGwGgsHTuu+++aDXdeOONuHTpEi5cuFBNk9OZM2fw8Ic/XP1NUu4PNrwvrYFIXhFnAo0qG3HdVFjZvLZa2xCdApze9FN115TWzhKquVt9pVwyRh6lsZo1UnkzyXA4BwVeOoqLdJ5gdfF698ImfDcY4GtJWPEUFeBj9kf5J28WOSr9ZwlHJguMozfH5XmFsG1YaT1WQpxFUgmANSep8Hoki7QyhymVm7fTarelmPStj/krQPW9VQzzruoOMzhT7PK9JukiTOuCdQhjbrQE1yHQRgHp5ptvxo033oi77747Xrt06RLe+c534tnPfjYA4OlPfzpOnTql0vzJn/wJPvjBD8Y065IEE8v/nJN0z0hNZXQOI1BdUDL/QVHLtdS6VsvbslykFWGVay16lT/7W7fdZh0ZGFljxBr4QIQhPN5Pwf3lHDAugXE5YrnHf0t/JD8I5AYMWGBBg0+/BNwSyfJaupAfGJcOy6W/xunSn8Ny9Pe5jnE5epeiA/JjhKx2qnko2jkgLeTWPO11m7Vorm7FltMogoZqczKFg5dz1+LT5LVTU5oPPGYpM9PXSmmX07tWa+7tlpu7p/6DpNlBDV/84hfx0Y9+NP6+99578YEPfADXX389vuIrvgK333477rzzTtxyyy245ZZbcOedd+Kqq67CS1/6UgDANddcg3/4D/8h/vk//+d4xCMegeuvvx7/4l/8CzzlKU/Bt3zLt2yoWbkuYJj9DuDzUHJtUWoZ5Eq9YhWLYmWqLEjLxRm1pswdNYcHLrfbqqsJv77cRd0WTbVD8hzv+6GNY67KcMIC8AVEDVL53V3Km1jLQpg1J4gFt8Cldj23gOQN+SlI9QdbaWm7PKUz6pZZLYEsi0ptdrGVqdq6sEOWrjYPC+ussGQyntm4EoNcjIUyP0qLUNYreeub+5kFN2PGk+74NE8r6zldyHo+tF8GwBRjqNqVqsjH8KjQbEB63/veh+c973nx9ytf+UoAwMte9jK85S1vwate9So8+OCDeMUrXoELFy7gWc96Ft7xjnfg6quvjnn+9b/+19jZ2cFLXvISPPjgg3j+85+Pt7zlLVgsFkV9K5G3V9tpCODH1aUwKwZ1jkoo5qWlzcwGJqrrLq2yVgFACWI9e34h09qWzxQ1+8/Fzo6rTVvFg1+AcayTa60QOsFllnqcBA64dD8Ix3QtuUX4Szo+ludAbEHG/ozQfRgiz2WCJZ/3rSEMeYfQQXE/TEgs7rsCcMS4Rw08f2zCaAdr70rjd3qtsOVNCpQ2MctyAGmkjO6w6aKkS622ZHKFt4fsdARkJzA4cgqUu9e+GMNxrtm7j7TWc0iHRfwckkWndnbwiu/4drz8r78Ip3c83mYu8PJ7y6w1/L11k5nL7AOjphkdher+UrPuinWm8s8oF7G9iBZIvgFeq2tyoTF4Gy4gWb5zY9gnyvhjbVt8Z5zTFqcuL5hWBv+5hm/x33avxc/MQnJOla7ymMJPWIp5dek5Hx9wUaPoBhpduV7ks0dgXCzTSYqgtBh83cOAxWLhgxkyV7DcmM8tJNkFemkni07UGstIFldpFSl+qT7H0zqpJOghEoPTWHeyrZS3O3++yOKTLcqsLpB/DumH3vST+L2P3btyM47kc0hHiZQ+FNVLUhpfkYfK51pYKrXAyK5VU7fV0SitVUY92KJccOuQ6p9Gul63n9nnVl1T/eccHCOIyK8BD3Au9Yu1uUxKEBZVIFlEElydkUdbnLoWkaZlETkBksEWcnB6PuclGv2k7exafTZotvacLFJWVKZsmHMyAPo4jl55GAEfpJjNh9wqIQk6LX5kPn09WroZqTmQ5eslPY/qdXT3rEN8OFjlp7JfZ/O6Uq79oRMLSEwtAZOna/pgZ4DBfpBc3Dkf+bH+TC2rbK19rU6qgRLpf0zifPlmOH/2WJzj6EDqVc4A0YDFYhCWj7A6BE9aEMtruWuKi3Dm/FLAFdO4WKpU9EVV2VdxWriw4mruvjnKj3Sf5YJNbo7z9xy4nQtvHza8DPzHR4LFwCHVtw7ksuACN4AMAAPBn1Q++BB6OH/6XS+tpBQ2LKRmXWgL+qn7LSrWePjZPFkme7dSnOrRTboiMxumkwlI0Q+d9XLULJnc5GxjMJpSk3owacoyK9ISmfOkBYD5oqu5ItYB0VUWtsoPsSBcaL8Q0lHJzrepG2Dq5bzI4QA+Oqj08yd/v6GAG4ym39qqoghImWEkvuoLAo8SD6IKKrgJbRZPPRblojKeruwruQmuQMBwMxflT60VAdz+M+XjgJFibjrAjR7U/P7SgIFGwGXvu8pcoLKNTv6AzWZT2aw3yG5f0feGeHA6Vdu6BzjOhvnK+YjjU+uHSvHKEite+HeU4us8nUxAClQHAC0YWmnt8rJhdIZkqeStTUzTmhAz3VpMef78ey/otIRQax/Jy/a6a8667vJfpG+kheMSIEQvkP+y3MsP4RVCNSrThPhTCkjo5zbyPUWSKMF/okzC4EsYXZZONMTpOqskNNOYjPLxk3aSYNUqX/FBqm9jXiHc+BuJ/DmY8LNW/kWCTmoLEVDG4HrzllQebsxlk392C2MsPzFHGOGt2YFGjDRgyDbvU7ADCelNhZLJ69p8NqcDlNTvUn6r/ivnd6HxdpATPBvFhdocfxPzI84fqVxJjBKDLq3/dJ/zHx1YOtGAZFKy/sX7qfotF08O5TkdfdW3gKlwZ0y4Cq38tfpadeb3avs4Kt0KAJjLTsWNOILJW4dZQqltjwIQAg3DwruEeC+EqFQIg0B1YwVo2eIJSUkqGhGE/Rgt3dJLgJGysSdgTKDEfDJ4q7oGght039GA+LbUmDcXGgF41DjBXyPuMKWeF60M5bJlREkgZqDEgMslAwA4KIRBy/koO3btcXvSXA52mXMelFzG3BDKJIeRgIEcRhqztwIT+PkkTRQ1f+bX2lsq52YJWPK3siyMNeuQy4cE8nrNFayYJOuJxTluG0cdQrurA8go7sXaYR59stydJ3jsY/FA6PIDpBmkJqrQshLlwqiR37jXCzRTadfdD5oDSnJPLWQq0k9XaF0qX9sd2XHiSNRaU4VryMsoB+eMF4+xvHbW8ToCJnNFxWX9zMaCs5UT5eJyQrbESwxazD7PryBAZF6hJVcpvnFP8kLi3/BNNtGx/OJni7RCFIMOQmKKefRa0HtC9lyQbi0pyL3y0H6wW/Va4J9i92XrstFRuqxOa8a0glhXnM5frF05haayq+eO0vf0jTIjMVlb3EFEhNE53Pe5C7jvwuejNRuzE/BHn/w0HnwoHV59mLQFpArZi2qG0F2DDiLgoFWnBUyWwGnxuUpf5YJKuqxYOFXdg3AY3RIAwb9xguLGuLSavPUyCldFLvCCFaVkMVs5wWXnHNwyBJI4KvqDLYGIRBBgKWhkS0r1wQA3MmK05kEJp9wGyYtO50K9XBdbNF4DJ9Jn0WF0pdQU8yEG02SApNtDZmBK3IBfhDeWEvmwbyIMOwOGhQYkP775UUkuKhd5nYldZwCbnU43c3r+1jwD+XU1p2Ud0QoSI1SUxYqZVxvGAD/++bGa1efU3N3dW+JXf+se/Nxv/E/s7e2Jwv3Hgw9dxKc/+2eT7T0IOqGA1Ke51HzNWcKqKtOpY/m0c91uEwvEWgwW/5uwrGoWmjP47CXpNuI6+HcJeBkQZd6rOA7BqnJRTRxiArbqXCxCC+lUILuaEl/R2glCQLmj2MqQYOlcsoAg+cmq4pvCQtXTjaIl58O9c0sszcDUB6l/4sOusuM4kcDC1BPGXFJsp2u8PyQtQQnczK/lMpafRBQBKb6FljLriGKlIbSfC9SALsGnrTTJh1jnzl9pteh2pd9pWDMjO+koiZVYhlpneVRcpn/E6Zi3wTlVvh+nEX/6uQv44Mc+jt1i//Vo0ckEJAe0NBzlYsgWUy8VWylK+BwPaoFZS+ONaTbIS26hJRCIV5WASjEE+iibws0abvAJAdLqssJkfT5Rp7iUzp1zGJfiwVggutU4sQSnyDTkJZeMFymIxizoQripIEHJUJQkKKkADwbXgEIx0k6m01UGXjKBylXy2DgkUMysOQZRABpYgqUaXXKLAbQYMBBhwVbRgoCFlr5cHTMUDYS4f1QqbC3LSVIOmubcJ+4/KoBQ/2CwnS8LpDUIsTemAHwo55Hn13EhYsmUr4s/6nQiAcmvmQQ6uWnu5ILCKmDkJUnukmb5d5xACZgGo1yjFQlXAqXa0igioKIAYFkWFiwBNIh+jqCArPP9U5bOOXFiQ2rfKIIb8rr5LajeSvGS2TkGpRRNBsdyI4gRIYmKfgSp+kHwD4Fm/eLGimuKE3EVudXIACPqy+8pIMrTxU4EGyRwefBEcDNKGWjvX4VfSosPYzlQdMkNAZDidwpgFHQFF61N4yQMcgEbpmdhj0CWc8GyyOMsc63ydD+Uc7pIUlpYoW1OyBjleuayoqUuXKI+sQemLSAdEXJpAlsaz+z9jSBktBZvTEpW6jvHvsXHVBHr7GfNybvJiVxz+1GWplAkOKghaH/stSElKGIBdY3AiT9hYQGkhZoDHLmoCbtgtXAINEf5KcWGpW+Q1ImFzELiuclXXLrHAi8q4LJjgrZDopyIa4wHmbwWBmKcmxZLkZkALAno01yR7klZd7wW2Uw3nGKK1JrJgximXMvJCmAhzb3VA0byF7dHX6+6+HjCqbblZecmplCe1CDZlOZyBkyZhWQKhWQOFesor+M40MkEJGgLqXadmpvGNlWtBSAIgaM19NIvzRvR+b2alXBQWlUuH9VijtYoYRhHOPJPAhH0WDoh6KXLjcuj8LpwvkkxYUI1B4jyRlC4uByXqkwPSGOwFuRGtRMfulU+YEALKQcfgMHTkE+WH0P72BIHxniI5jiMiCHYecdFohi30ZzijtJbWYW14y1CAUJIAMwvPvTtQGwPa+lpfgUAoXKt8O9h8AENVdcpBBhFmeyi22reUnPZZyitIicSCJBa12p+EIei+7JqeWcRZ6nImdxyo/DmYcvi4r47ajKpRScSkKReVh2MFcao1+zPJ29v3qwg/4FGG1Yky2LsDX7QC2L6Se85vBfWEvun2PAgSpGwRsUOXqhLIJKlRRkZLYKkZ0tgYiEc8SXsHSWjyrCQjHaTAMBci/blBbeM4J/zJo06gZwjf8wOWx6cLO9iim1zyU0n+0GmkxUj/VZBC9xm45q8p76H58rYzaRbqi0k/u2rdkFZyJWj0pJW1pxkv7B27EGanJuZkPdgW1pCMnouGSw83tlEbdVJ+lPN3+gOSHMj4iD50O7lchkiESkCG9GA3b29eHzTUacTCUgVeWVrQlHgTQvOfKIXPm3+VnETrmpxVDdaV0g3hwfp8jxcH3TypXuBpaVTwZ+hLRZRY9FQtIQGhFCOphN72zwXUTZl5UJbDsy7cmtFtxGByP+SRkIMBvANEOUHy4cEH/lwk5RZSSjWhk8GeXB5aX9MBHHEc+30+Xa+jCXGYCG5cYwuKBKHpBIRMJRuOjYCnejHOMZ50yqWfC/V1kY1+MGYGk0KOk/ir9QWLNkRDWHIPc2CS5tHeBn22QsX8GvvfT/+9HMXZCIQgOU44r2//2Es81eEHEE6kYAEQI3o2sLcABfOI64iqiXVYuYJ9lwjXKUdLTdcLwjLRbTfwOTlrM2XCmrIpEUET4DNSrOt6vSFoubMSlLH4ECBlDwpQs2CmE6Uy9pyMYbp3iiNIgqAsFiIgkhjnwI9yUiyHBiUiFIYu943CdlIP7cSgUa8amJcLn23hLe/SpAa3RLOLXU/D4QB2gpK9XG4N6vxCDyLBo5ByycSlnjDfWWQnLe9YDTHq2Hu7QR+Q2FmGXodZcCEfK/aVK3TvWA6fvbz9+PnfuNd+GDlFRLL0b925ajTiQWkuWKztt8kfnQWZE9AYBosNkEty0xaO1Pgsgr4mAAg3FYW2Ci5nV+XhpAQZmABKrwifMoARyhpEwpR4/eCPQeyQRSWrudabAKm+lyw9BHZ52Xf6NwxCk5aOmw1CM29OjWdi4I88R92nfL5F+v0+ZzgLbZfPPwKx3tnI0YGKecwZqduW/Mmyk5KQBNDzktDwnRmUvxet55S71Mzbb8ylsry+QzrhaeVWVtJ0d0IAC5ZibodokwFeOJPVO6cw97e8sg/ZzRFJxaQWJtqTTy5T1Dcm5iwtfvm8Sv7TL288kYygCK4wUo/F5TaC5IRxepzBiy10uoktGoMqbx8R8sL1GDRLNkKIDagCs61Np8ScJ8tx2XxZlQ+vcGXwnkc8kbmoKTKIK35e8Dx4OQCwCZAtBSnmCkJ8iEI/IE7LGsvdxufzhAK4gAGOAe3XGJc+tDCcRzh4LBcjhjDXsXe3p534WHECL/JH09bGAiLwb9wj6/xM0c0DP68vgHe+gkAJV+jIvtMj5P8TP1XtK/ye66SlUAJGIbG/GRQaq0Z0p/xZz7+EDMoXibvApXPISUmD0TOHASdTEDK5k0VmFwblHyaBqCpe3zemFhQhlBifqzf6nunBmd9nxt8sbKl5sSzN+J3I0OoXJcRr7FgzRa9V1IzoBCmCKl/HOJp0MxPtJASF3n3tiwbqxnJW5P2iMoAgmkqxl5MR2/QuQzD7fKTy43zkO7TtPGk2mbOIXZLBouI7/Hv+DmOwTpyPkxetyy+/TX/S1q+sbcVp5INRuV+j9kdSPOoojjWvAQTLraaCy49ilVfS8l61+lyQHLi39iSgk29HraAdMzIDkRAG4x8xi5wSPDj1DVRUEcZq1HvZMyFTw3EWj7swpoS39d2QRJQujyDryeuY+O8u4RISKcaC6EcXVg1XtlvJBa4es15mDtLp/hLDyqWgrW2US7r9Q8sDtn9rPmZXNX9nerKlaPWlLCEmHLVBdBZ7i2jW47dduM4Yhy9hRRt2oGAcNr6qVOn/OvITy2w2OEz6sKDrzvhVIZ4cCpE1zvwGy6S0HbBFTg1r1YTxpOWjPIZI+3ZxFqFpSmyWkCnAh1Ir7siLbhnS4UxL5vzt0LnjxOdeECy9m1W0ia6gKkfGDa1fzS3La0N3h6eirxGf5aabQ+Pwo8hwCeIe1NzTlp+4oVAwALwz9MAFB7IUXtPWb2S2zE+BKuDGSD2noj/C0BogbZlgZaCZED+SgX/fEsOFmn6RQMxYnQ5nu0poUO3Jc/86Zb+GatxOfrDOPkeEMAoWEnwygCfvLBYLAQg+T8pLNWpDPz8ExxyvInt4r5qNadC1p7ddKaYuVomIHUSitGFpru4Vr5QYKy54fdCQwbK8jrfMxLIkuW5f0rvQdGJAyTnHP70cxfwex/7OHYWi8JqufL0GTz6kY/AlWfOVOWk7aZxpvCtkvKYtN0AvVQLGljHXddLVcso48Msu8GS3KhP5oxKkNZi6XniJCkvICyjsEgjIPkRSfmDYGi82yppq7F0WxggjanlDrI04VhdRaPOrR7ltsq6KZVRnyM1i0hec6OLJ5nL07wtYp4Xgz+dm4+pWYjvyl03ZH2HsuvVhn+jf3xanSbl71sDOblQM6k0FRfpRJmxz7PZY7Fmjr3a9/JDcP5zn8N9Fz4fAGkI09u3948++Sk8+NBDldYeHzpxgLRcLvEb7/8APvjxe81J97hHn8P//aJvw+POPaoyycsFnd+fI8zjU/UGzQEla9KywKgJwBZZGnKrXYVAFVpzXk7L395LnHeQih9bBwDcMi8/WRoytDsGBYDgyG/K14VX2jvxintwg/C7ZYYUwGABEre/1p7crZJbKjVQknWNxrMkrXFzzqmHImtANIZwbgRXHZyDc0tdH1tFgRcOVlicGrDY8S6706dPeRfdYsCwo/uIFgxKNq/W2qrN7x6a2iOtuaOdc6YLLN23gbTIQz6xI4Q5mN+sk2SNyAfU/MY9H8DP/ca7sJc/5Ep0pF4hsQ6dOEByAO77/Odx3+c/X0lBeOjixfmWhFTNDcFs10Rhf73zGaJQnnJVUO4MsHmc2gNaZZ8pr2MqX811VcQp5L+RfitbhLQZkA+Bt5goaqHR2mHFltI+BZeltV5Rfuz3dC8WE5UKDbQtq0c1rSoQub/rYzRLCIeiiPfDDFWoahnxXwQmGfFWbpSwAObPYfB7RWwdFdZQtJS4ucoGUmXXNDi2kOdSfkqEIqnsZHX78dGWqaU0yM+85lRtYr5YJ8xfAXIiTfD8fPDj9x770O4WnThAmqQgucRSSya6sYjnubZITywnZaP1DEhYqBOlVjkIUnlT+1HV+g0tVbpdCp74ulpRuevLfyvz+8SyX5xa2ACIo7qEVTcAPqDBxVMYOPLLvxrb+QEegAFJk/Uu1TQbOMhA+Fu1YBagZAGw/MvJ0thJCiz1aZPq98CfeGzUMln1/lCeIMx5N47x1esD+VKHIc1lBvw4FoQU4h2sIeJQ7gF+H28R8ooQdMePfMUGFcyUqEMyYa7ZZP1SsVZ1uysKgli7qbxMe5LrNQOMnFzBd32dFuOimku+T/Z3mR8JuvwACQiDy895hKfa/Y34rznBZBFWsaAk0JAmGT8JT1LFRwOMLEus1ZZa/gpV93o689SsMQXu2XW9HSIEaLzGKePwwBTOBA8sNMbxi3niKwtCnfBCQW7AQ7iMHCeSdQ8UGeZb/IC7kqMVMEpH7JS88zuZrPypp9LcS6/MMNx6SrnJypKGjXOQx/3IciJQAentsM6F/g/PBw0cxRUr82fqEWEYFj5NeF0EDcItF58zQnp2ZghCWoBcCcTJFjXUN6BYMXW3XNHGeD20Q1pO8SNXNDwnaj6TbciVY05IVrmoW3HfsIpJZLgMwAi4XAEJmcVCUM9tOJ9gUrCzFdDShlPKfpCJWnuH9WQzZmuJ6XYZgDBrX6yljQoXYRKe2jrwUUSZxqeAYf3VR4Tk5+eFzc/nBCCKXho+qgf54k9Rdo4BqsGa1Zetvab02+ky2DclfVTW+EzsHdW+F+Mn6kluKsT9nuTuRBKwRBgWoU0DP7Q5xHu5IM4NHC30HdLy8GtFOdlUM+fNjzJAoCdvqCMmJTH2aY6oFphjEWdYwXN0pdcsYglGlxFddoCk5pRwfyhNKe4nSIRqlEkpoiZ/kr9FEnjiNaHJWtYGp5Gf8vvUvkbPBnwtn/yz+OHv+b5Vdz1h3c7ZS7EsPSnL3YB0enQAozDEGEYXLSlft/PuPiesZ0ihwacaEPzBqBrQLevI6jeZJ7+WhLAoRwLHBAhZQQG1e3ZARrKo4kkKAGiRrCYM/gWGi52dAEgAFv7asLPAwNfUkAlQm6C0e1e0MPvU7awFhVhWzixKepX6bddV47mReUuRLjtA8keeLLG7t6eFv/PLYBj865T9RUC+sliZ3vwlTsJS281ShuSZ26RIMU1Tlo23QDZHLZCbtg51jzTdhbGfNcDW6rH5k9ZoKAtJu4cL1jAcHPlwhWhNRfkvQ8PztnDflqHJLd5IMqALTCUJq03WkPd8ra4c6Kb6TPKn84TvzDIlMOLjazjfMAxx3yi2dQhaQGYg1bgxp4LIrE4/kYlJpzWDF4hDUkheMvqjHGllBhlgp9vg+4xfA+F4H0CczED8mTNACO+7SvWw5cm0u7t3LE7rXpcuO0D67Oc/j5/7zXfhXb/zu8IS8nNnMSzwzCc+Ac94whMw8OJkUKqa1vbrjoEyS82i0cXpyKRNkFXXlNXSqnteoMdcEvttDartGcAh+viVHBr0b3Lk1ztbTwgP2IYyFmz1hmPXHJtRjB0k3I5u2jIVXOpvzgtUG9h1XfzAbjTzivSlBcSNlgBFIgpuIP+AKgULnxwwugUAh4H3glg2soVECA/DBmtogQhIg3DbuQBKaU/EaQBG6IApF8QEyTVsWzHNhy8K16KVUhZXnXsAPnvhAn79/b+NP71wQWUk/pfKoZOuZdJfIvlXSHzkxIPS5QdIFz6Pt7/rf5oWxKmdHSyGAU97/OOxyDeU2Q+UUVxOFJVJdS9IuaqbrRYgsCpFTTfwUnPh5N9bPKzDV0vUFPsoAjBqQRQ1nuRGsHwFOIVPjLwHlGnK8U2yQWQtg7vPUXTxjWHox3B+W2IzadH5ZnjJd5odxHNJgpzoKNZ/+HUBXsC7wANfY+ycEubZqQDEgKRPUXD8fnY4DPy5GPw+kbIUAMSghgBswkLiExhSt0pXpT4VfF0gyimssNJKioznQJiZcFaW/NLEWviz++/Hz7/r3fjQvfdOcDtdV07H5RUS69BlB0gOKB8sYyLCchyTENP+E3sy1twnXEZQuaTVM7XpbYHIlFAugA5p+ZlRWo2yWul6yuqlMr8r5EQt36RbisQQSqtJjKcWsulaCqNO4BBka1kOfKCEC1YDOcC57Pk1wVNRtzgINiWrH9Ia9SJCCivOLPQIjiQuqjLIWzZs8YQOkDoXg3cEMaFxSXcd7yFR2G9K/Wef7ViO1/oWkjwbDkjPpUkwjvcsb4Yc0BkgZF13zsuX3WPyhtajRpcdIE0RDQSE0NVRuGj05EXY/EYBIvnSklqoTCfv91DNmsmFck8gQWu/46jQlNuyBaDp5GVpIQnXSFEYkksP/lOc7xnxgoiwiHtBKSuCq2tBgxevjl1TPqMYncBrysl4QsOgQSnMGw+8oS0BWUk0zqUCo9UUQSNDwGgpxT0ggI+gcS55BEaMvg8WPowbCP0DBDceMFA4Loj8HhKni+sBSwDy3DwOEUmnhxfDsJH519Zo4noJ4OkYmBvpu4nE35ZWoi0gWRRXdviewYx0YdT2gqy0Pt3EqbwK2Jyq2nLvWZFa7eI3Z+G0yhaVmGntuklpu1PuzJrlmBep9o6k3h5dew5qmEhnBclm8MDrKtIX8haTR6a6eGShyPezhMnA8n3C1guDGQORLJsI8VmsMtBDXg+gBAFgCmQpglriIaQL+0qFhSQtMjUNuL/TM2NTQRl9VAeeNFZq4IVySWVW45K8l0pMLkGnF2cn31tq0RaQcqIsTFcIDpFIJkc48LetGHXP1/TW0D52jdcxTKRnWiU4oceVt0r+VagbiKn0rEb3GwFuJG99AMBiiH3PQDHEaeCtA4cw5sKiYoHHxg/vY7kx45FBSikpSNZO8rNqOywENiQFJ1N0+J8I6KSFMAQYUbKWIvBEuS0sepIPFDPg+RMcGIgYqPL3ITkFQXnf1+eAHsuOOZUVZSox3LerTD3jPU9l9GPq6Ok9vS21aAtIGfn1lQApTi8TmHwOf2JNcIuIOxylx8fFK8qlUqgjHTfSD0pAAqMaKLX2oPY3aq6kqkBiC2Om4JBtNqPVuGwnrwRw4WGNJzRQTBdkrXcyOTAcAA5Y8sO00QtFEYgQf1IEQ3ZdSTceyb5g/AiWVW5Iu/CqawYLy6XpASCLwhI6FQmepAUUwYj3hhY+zej8C/j4yCUGZFpweLfO74RQdtDTd/4MW09ZKsBoFTLnYe6AzZO5UvvZUjdtAUmQcw7nP/c5/O7HPoadxeDfjSME3VVXXIEvv+HLcNWZMwB4IiZ9iViYutKdlH7zMy5eUuiQU6HKU64yy2TlSrGeb8oXRi7E5jzr00Pm/pjaRG5bVxGLJ8qutWNy/4yyLwxG6jrFOAMGiOjWCqDEz4yQI28phf0n55CeJwnls1tNCi/JnT4rLcyP8FU/XxPZSy61mA5i7miAiq2l1P1sJaWbTrjlfIP1fWlRpYLiXoxyg0qzMbHDoe1KiCvtDcka652Hsh3xGhnfna5rosxZ14FZHo0ttWkLSIKWyyV+/Z7fxu997ONBmALSCL/ly78c3/sdL8LjHv3osKC8ABji2iMQBp8jvOgthfdCHOVft1b05nzKa95vCOAhFxwd1OPy2zRtsr7uvQkp/9kajio9Ib2Izw/fGMaRLSQK1ooDfLAEn/gQDif1YeNslviShjgVyJ8Q4eqyk/mIQpvLJKTjfEQ7+EHuEWL8pAwe2BpDBCZVHxCAKIARh3HLMrjSgWI2F0w/fr1C6Oxk/OfTXKBxaWf0UwLLAVjklcwty6rfUPiQ2G/VeNDr56TRFpAEOQD3XbiA+/ihtoyGYcCDFy8JQZJbOSzISIAJW0X5RPVTW1pOMf8Mt9tk1F4eDp7tOeXlTO3xzAmKUFbipB9OBgAkIO0NZugWBEFSlgIZwQ6RHBiafCxGFkCpn/mEcQApGk70bRDg0SDJWcsrozKN2v/hLGEKxYdsLbCTYKSmnFPPDcnGx5B5SgXp58QTwuTxhOYRQAQFmtkXkyQoJkNN89mVv0o8ThCfdhnrwd+WpmgLSHOJn7fIKa6xzHyPWrhOV2bW4NATHr6KNtYVmbYh6gEjC3xbQKTKFWXYIC6sSuk5bOu44l82WEaRXYRPA/H0cBcEsmMLJxrDwt0WaBD8k8vbgmKORIsjlCdBQ56eHc0rGakYCvV4IoU4u8dkQn9dhmmPAlqA1NceWMR+FQkwzIhdeRX71byqSHagBA3i/NPjaRZrmahrL40tZK1DEzHIJb3rXe/Ci170Ipw7dw5EhF/8xV+M93Z3d/EDP/ADeMpTnoKHPexhOHfuHP7u3/27+MxnPqPKuHjxIr7/+78fj3zkI/Gwhz0M3/7t345PfepTazfmIChqlyQuyIXuKi4iThdfgWpNXJfAiAWb9OfLlGu4Bg7CrWCBUQ8QpmA0Z37O5gOD/6MhCGYRGlbYKEkQM7g45zCGEwbidUI44Tr/Q3hAFOm9QCz42Q02wL87aJGe6Sn/ZFkulkmxPF2m4/dDkaiPpxmXxa+I4HycdnCxTB/P4XRbue8FEKl2IuvCojeDgmUCw8SYxuERAGSZlsnPOXEtFCvWVIyoRVNv6qYD0vVOLM0GpL/4i7/A137t1+KNb3xjce9LX/oS3v/+9+OHfuiH8P73vx+/8Au/gD/8wz/Et3/7t6t0t99+O97+9rfjZ37mZ/Dud78bX/ziF/Ft3/Zt6lXLR5nk2kgXqfgqw8fVxIfAMZJZpcaGuA5z6hbOE+kY/OYIe8s6kd+LxQ5uL5npRUkmf/nnLF6zMvNnbeLvDDzlHo3at1FjBaTG8b0UfUbiWgyZLgShACGhp5B4rieVma4h8ka6XMULEgCxJUFIDwfLDSIJYMrySPXEJmfD5JAsqvxPp5X8TSBZDjhmMluhawGR55/HWn5PjTfXbMefmhxbUFqZZrvsvvVbvxXf+q3fat675pprcPfdd6trP/7jP46v//qvxx//8R/jK77iK3D//ffj3//7f4+f+qmfwrd8y7cAAH76p38aN910E371V38Vf+Wv/JUVmnFEKMOTThe5LkIufsMHX9vDKQR15x5UT9lWOVbaav5MG7V4agUk7EewRdXRI3iNhzdwfDioMqhe2A4LL/Gdg7dcOF2S7f6K3ITJtlOGII19YIwX+IRwCCrSPo1/FmhQQn8ZjqOTCkDZarEn5CsMvAUAzIBjCH2SG/XOpddtEBW9YY55EZIuyjoo0iC0yYL9h9uaSGvRvu8h3X///SAiXHvttQCAe+65B7u7u3jhC18Y05w7dw633nor3vOe95iAdPHiRVy8eDH+fuCBB/abbZOcc9jdW+Li3i7k8yqAn48D8dEyENIHGp0o/HBCYGW6fApygPLLt5atEtod+09W2/LfU6DUS10pY6L06od19rqiJWLsa9RAkFICYTzwQ7O5Vi83X/xgEoWQcBeAwaNZvMbZlAAP2QtjwnF4uQADl2YKW026XbINkrXs5fG5BSKbFa0k0W5hNbnQBnVcFVzGvz1u6bksebpI6I8GKG183zNak3XQrjPDh5yOKmUYauwu97qj1rdU0r4C0kMPPYQf/MEfxEtf+lI8/OEPBwCcP38ep0+fxnXXXafSnj17FufPnzfLueuuu/Da1752P1ntovsuXMDP/fo78a7f/h1/QUy8YRFeXfHEJ2DBDwzW1XBIzZkXeglKCMJRvHYgq7eX5pzg0JOn17JpcJR9l66fBLB8PI0VVaeEomURChdMs/0TwjAUlj4FuBTBAZxHCm0OjQ55FC+FRRzKdNCAw6+7EL8tUInR13F+Cat10P0oXbaWq9VFMA7jKZod07HyZIZPS7Itaum+k+NfLSXMiVCQub7MeSfeS6TAqIFJ1r7X6Eb81h98BO/78B8Wr4Jw4CjdzzfbsKU67Rsg7e7u4m/+zb+JcRzxb//tv51M3xJgr371q/HKV74y/n7ggQdw0003bYzXXvrshc/j53/zXdHIkXTq1A6IgKc+4RYMWPiLQr6UE98XkuRd+fS+fxKeXTijcI8fnArWG35ey6tdkEg+JZ8C+mFIF5/ViuekGfV17yVlQtYMkJilziZrpRLQh4A4/tmkhA4+iQMcpTb6YAtoTV1MFtXqAH4U9zrkjdh93rIKPEh+QISB95RA8Ta/TC4/AYINo3huvIiSY5dcfHUFxlBeaWWrLsqmTW4lxXYY87uQD8Y+FLdNtQOAPwJJK3kxq2IqKBLZuEnaG0e898MfwU/80q9gd2+v5BM4NnvhR5H2BZB2d3fxkpe8BPfeey9+/dd/PVpHAHDjjTfi0qVLuHDhgrKS7rvvPjz72c82yztz5gzOhNMRDpMc2q+uiO8qyYUw558j/Cgd42i506o8duwl9VDN+piyjOQ9CQL8PYZg8zlpRlmrumfKfGX5RV/K/L6QqouxKF78tiIr1TNBjDNO9EsBRokrBp5YtiGLE7ikAAJfTdkCe78xt1KTlcJbZhZZt8gCaZNIgE8tg6HxxXpIpLAHhIJ7Me1diVB9vlYd5GzcjPtLN2J3b2/7iol9oNlRdlPEYPRHf/RH+NVf/VU84hGPUPef/vSn49SpUyr44U/+5E/wwQ9+sApIx4VoICwWCywWC/8qdOFuqglZHaUDr30DIeR4jBvH/JkLV3ltU5vDrag2WWeLl546rLKkZQT40y2WyyWWyyXGMfVHTlY/O+dUPtmXZjnGGNXchb3E+QdxQvYwDHGOTM2PvG2taMW8/MViwGJngZ2dHSwWi8h7mlcjiABv6Dg4t8Q4LrFc7mFc7mGc6PNV55uVKyku/Kfb3NtXqU/09958KY+0oqBe5x6vb2njNNtC+uIXv4iPfvSj8fe9996LD3zgA7j++utx7tw5fNd3fRfe//7345d/+ZexXC7jvtD111+P06dP45prrsE//If/EP/8n/9zPOIRj8D111+Pf/Ev/gWe8pSnxKi740p+07buZtJpYQpAmZYfmkx7EeJDBDpYVlSVx4n9lB5wy90nPftIKlquZVk0qObWtSL3in2cCZoSVnOttiK9YysiP9mjPR6t9uYWqJEb0YtlgH+yrCQPyY2c+Cb5U1v9xt6QuJC1LU3gWFvF92luA2UoU567LUPNgw0V95koJotrprA69Xoj4td85PizRaP9otmA9L73vQ/Pe97z4m/e23nZy16GO+64A7/0S78EAPi6r/s6le83fuM3cNtttwEA/vW//tfY2dnBS17yEjz44IN4/vOfj7e85S1Rizu2xEYOZRf5W79fQxcbXQ/awVRsunYWvW4Yda6l18qztPgaL5Zb0KrLoqpL09VdWC1Spa0A9BYYxf3E4p7X3MexDIk2tXrpUhTfzfHM5mHYZlIKTU2xcOmiap8dkFDyLfmdmmu1vSZL0ZCfCVDy/SWkPaMMjMKvcIBujjSVNqnmyP27LW2aZgPSbbfdNm8Pw6ArrrgCP/7jP44f//Efn1v9kSYGI1seUdK4wtVcUHZFtcXcQcrNdB/J7y3LpsZPDSDy8nqAhCxQRSns5rjNFLgF9dZ8/YfRJqOwap5aOVPAoOpy7fHIN+GLABFxz7Nb4Zd8Hziau1/nACfskKBQuUa+gudYkhgTtlQm5nvTGpYfFArOQMkCI+atbiEZ5yS2rMAtbZS2Z9ltiJxzOP/nf47f/ejHsCMtPcdyzYWgBxdffw4grpeQBN5l4hKIgXDlmSvw6Ec+EledOVMGDJBXB4XHgRnyH0KI5Ely/qeotX9hacyWJSW6RXTCtNXW0sh1mW3+a3UUlkK+H9Zh7bV4LF22woUUhLRlWCvvXhC6RQ3CDerGrH1Zem1jly64/F4KrVFFNqkc53xqOvU9t/zZ9W0Bn1P1E9TBtXlFkv98gRiKIwc0fOmhi/jUfZ/Fly4+lCzKQHt7e/jTz11YxdGxpQ7aAtKGaLlc4tfe99v4vY/dW050lwnLycmsl/FXPfrR+N4XfTseF84PzInSulQXnfNxSOMGVk8LjPLvPeCRly33mKaEuhn1x2lUXop7IPHZFZTgYNYFW5jm9dZIAnUugHP3EgqxB8jXQejnBhoWmLE3Q1ndMj0DjiyXjLY5J5/9afC8Aql+Zr5EeLrV+bHWCNptBUHBnQJ4eY1i2z7953+ON739v+Kjn/q0ri+U+dkLn9+Gdu8TbQFpQ+TQfnXFOkQgPChOqlCCW1hHuRbau1fUYzWsem+dYIBe3pWbSFiNpjwLWvCsYApMg5LlZsyBU+/RSOsLAUwMsKKUo/yW85kDtis0ee6i6O2NwGW0NEPktCcj7FtlRCYQzrUyi2cnyo61k/5edw8yuBbIUifSdcj5QbGv/Vr76Kc+jd/72L3t8ra0cdoC0rEgPn264XPPf1Njkx3tfaJNkrYMk4buOjXs1p5Hsc+gBGIyLLycEXsYGclyWq5H3YZpoM0tv1b75u3tVOoD4htr5UkNTvLta4uf0T0ZZlCyN5O0pgI17Pp134nnzHIwFWmy0n19lf2jGmk3XicpS4myzy0dFm0B6ZjQKrhRjaA6IDDKKdaWuY7MtB0b3rngUto076s4CH+m5e4swScH8pbmX+PPKq/Wtt5xmAQtQgQj/mTAMUoD4DCOy5g5urfCPxyIU/IRExW8uKzf41zLGeU6Bbdmm1okQKWBk+38hrm0DVw4PNoC0rGhioWk/HRZDiP9piBoKsxbJLTrpZqgrJNyzRmWEQm+ooBSLLk8C2qirBb11gqNroWuzyVrI78nfR7wwi62tHfE/aQPsM2fFdKxHLpsUYxdn8Eb72VK60ju/ZExBtP9x9F/3hL0YKoVhrR/xJZYWU/aZxLBGwerp21J0BaQjgEZCul0HiEkD9oSKniR38X+Ro/MllaQPlQzCDQqXT5WdFxmkxgc2sxMRvbFEHNXAFTBS4OsPadm3RNBJtxXSyyjO04zbhaHpPg4AAOWywQ0RP6EcWe8RaJnT1EGGMRrghUrcGYlyt1vBNgLqA5OWzoc2gLSMaTCzZQkof+34ZLLBcAcsFpXUBR1CRywBDJ/WvtE8nuEOGsHP3xKIMyif1ciywUafsRQ+/y+3d85CGVMhb0wvffCMjd32XXsx4T9It2N3NfaHZf4zlxxKPOqa8y0YelpAAXyoPIaKPU8XJsHhKT6pPLjLcDl6N8EHBlB6tPdvb1DV+IuV9oC0jEgXiib8m3n+yRTi28/fOpRaEELoRYwAUiWCAt+g8epKD+ztZV9nalgBCsNuWkdu4iyy79LgU46CUcKqgyNSMl8Dyzu2xDCyfROdcowDMGyDpwySIlkrSAQ5ku5TAPalRZSCVwrBXRU3IXpM8215Tjivb//YfzWH3xEn5ARAP1PP7d9hcRh0RaQjgnV1mht6ZrP7KjypkFpvzZ3U7HlKcxTEW8uXGdQyvlsgVF9T80xN9V0eTnNh3jRtrzU80C5tcbuJWLA1haFSAnzyOrMOvOXUjoJSgCBFuncP4T+TkJatlNagdnpDVld0cojPZ6Fpy82eJW9twhtqV8oR257ro3jiPf+/kfw5v/yy/YrJNz2FRKHRVtAOgnEa5plES/0RshxfqVnDwDoD2awN8Ol9G3vIVUF/kSk2dznrnSUntFPLeBpCX6+ZqSXrrA8n1GLDbL+MLZkLWpGVD+ZygelV5uwBSEDHWptLBplcVwaPQUfupgSSHQB3G9GZRKMDP4SL/rMifgKib0t8Bwl2gLSMadiR6Lh5z9KfnGCwWigljss3yexw5LTW1DZ/WQdXhrTIz++RrrEbP5keS1ASdt7CYz4b5hww1oP2woGw4cLJ3GwJhKsEe4D2SaqR8NZARXjOJavfaDaqGmeGQjqLr0GScuxWlkAsfwFOrEq7pNk/7LlWX0X0pYOnbaAdJzIkuHROhLhurlrB4CQELOr9YKtw2coq2NGI8/J/cQunfK05X7QVIJa5scEoHVT7nhrimEUDRHp829zebKFulPfC25VpCGq7Ff3EMlwf0aLThZs8Bvi+vyUK116edoErka50eq3NK1QRpZ/nzzNWzoA2gLScSDSf1rwAPogO6flY7hlWU6rsRLcO6K+KC+kZEmmgdJaGYRkcqDDTRTrn+IPGBouxHnkSmHOivlglecq36EUBxoYmPsDVVr7VunZKxelM7upZP2m6zYHLiSB7gYAY9BjMBaBFCR/km9bMbCYsJIKhSa5D1W4uLmfmKwgtTDyuvJ5tkWsI0tbQDom5AYAA5DLmYQ40MDEe0pZslWtJCDXYB0c10cSlMJ946geFpLSMloJKDK3nWU0WtdXI5fJ1wComfGpxqFVjgNoSOVM1t45VokHYZmKqnO3JImyWakplAQgusR0EIMTwQv8GdxhcPG64g9G1+RgFF3L3CbXBCVHTvAVeGn0q3z2aUtHk7aAdExIKI9a4jLABBdYfF4k3Gc/fgQAJwSDBQZVAeiEwGgLSbaWXORL3iPzO7I0zTpkyLexxwQheBIOT4shFf2WCkx1KCBMfZG3t2iPZJPYytQW0rqnPOR6Rh6sQfl4BAskHdzDaJn4S+3LLY6cv9JlyVfSHWOcEOZscVR9rY2kP4FyPyj8fvDiRXzqvj/Dl+ShxCHv3nK5fYXEEaUtIB03Klwc8KtyTBpsfhSMwKxKmt56gz6qUK2RpTNyb859GfLtsvSyfYptrLCXpAII/PdBlD0VMt+KwLOutQIOekm+YsMCOnnf34z/hGenEkiAAIwOi6r7izjQL4FPbsGEzxF62uZzeE6bVZ8NA0zPKYBPf/bP8O/e/l/x0U99pmDfOYf7tq+QOJK0BaTjQpWFG18bkIX2pg30kM70cdmb2RVlVqv6U26RTiEzOwIwoKuVutTTy3pi2o7wdbMNoX5vXSB9z0Ls13m4szeUfQrk5O/aHgwJ+6XQdYzyHayElb63uiBe83OWXW1pH0zX62Q2pSTwR+miIyI8ePESPvqpz+CD21dIHCvaAtJxoOAbt4VcEgW5ti49ero8ZzylqIsrPCEsACoWQY8rroe6YInKmL9NP8RbBaPwuW4IfS2IwwKlXot2yiK1rDbL0ksusWQ1xTzxH6NOdpeSmEAE/T3LX5u7RgOyTwBUtqcseUvHibaAdEyoHqVUPpfDbq14hjEZWvaAJP2LwIPKtayOFo8rPbAKG5B6rZ5NUfNB33RhpeCQHjfmVPTd3FM1LAsuv2eWQXzMUJ1XThc/MzCi4OpVQIJ0X1r+OW+FHiX2B1MBGYjOtNC3dLRoC0jHiJpCJ3xabhj9jHqAKvlcUm4RVaykPJjCFFak686v59QLVLXnjloPec4VSlMgUA1Nr7ibemqXeWI7c2sgcxHWXGnxqrzP7k0SY64bVoJrp6URgSSCAGclAUaiPCrLjvet8HNkwSBZt/i6S362YHR8aQtIx4Wi5mn4zIWlwzojuXBdxh+MAJwXTHyCganpK0lg8SK+OA4BFsK6ozmu8r2XLOFTaNhrBgnk5cryYl3GflZvjdIizPM42ac1a0wCITQoRd0h5I3AVwE0VYdl/eTJxb1BuOUUz3lWy/KToDYMII6+YcsqsDQQQrh8gbdq/m1B6XjTFpCOATnnsLvcwyU+CDLTwhfDgAXxQ0r6RWTROspMFuXCUYvXRQuoa59ECS/96WDLMxHc1QSjelh45X7y4GS1SdOuZDvjTBehAkCyPTrn8kSqRlFbsfeSZ0vWUW7tZAVS+FIbo9zaypUOIbDzM+3UvOoV6AQsx7F4lUMOSAxgRISBCIvF4v/f3vkHV1Wcffx78hOkGkkYiJcQJL6OKESqwTpjmaqFgbFYx+lMqbYG+uMP6RQhBSm0dsZOpxZsZwpWixZfR2ZKWxxfCIOOUxsU+TF2CCZEA0iQtwEDkjc4BgINJDf3PO8f955zd/fs+XGTCznn5vkwl9zs7tnzPOfm7nefPXt2JX8l+w3N56SJjhKmiYHEQCo9L91XM3gLiajCghQBurrP4X/efQ97Dn7oaNTy8/Jx92234q5bp6am9VJyHENZKVq+KZSSLSKprRKLBen1UyqDxAL2cItLTxxqOTXdSKcL7+3hKgiyoYqpwwadwZlAyju1AvcKVVHRltQaaLWq4n0XEkSJpGOlKnTXTgon5PNKT1WJK3hbQ26WLfbfhPOPI2EmcKCtDR+0tSFhOh+ulZxNVTehrBSza+7E+NKxacOMtLuikIv+WH8DhpHcQqLx8FE0fnwUCdOUhisN8BYSUYUFKQKc7e7G1vf2aNv3woJC5Ofn4c6pt6SeybB60D6iZE1qILmdsxtPcjaijpoM8Zj0qtFSo+o3gCW02rrIR3oIklI9+ZSBYgOlDmfaNYhOOAMlF3QFMu9tq2us+SIabV9LIc8aztL55HL90hFXKnLyGsYk57VXh0TVJYwSCcKBtjb895tvabdy0FF9UxWq/6sK48uul9INQZFITUubmDyvaeLAx23YuJ23kMglWJAiAAEYcP1yJXuL1nYO6koNYkMmjT4Jx9uqJOVrlMrtcKgNmTNfc4i+gDDkI0YY1kkt0SNb95wRkp3mCNLcV1OQ0DT49koHHqa74h8opk9tkDLoqkaHlv2WULtfPzVJXYrH1Sbd/TmhIskuI7myeHxgAPGAApD8W3bZGkWYyCHakywn/y0mTN5CItdgQcoBDFhfUXEITvgCK2JDhpHassCZZ6dJopRsCLXPpEAf0bjaGmAYT4x0pDyrQZTCM4/qNI/xGwSQmVm04zVxwq/8YLCkxxQ6FNpo1Y5+7BOnc3UdAR8xUvPtvyB1Bp4gTHl5+arqB0QQTmvoVVNPepIEhI6VCUrO0BnEeZkww4KUk6SjALs3a2mLOORjBUeGEDlYBTTldEj3IQLOcHLLV3XG0QiLN+w9z6A/F6XCKjuS1JwjdVDwYTbo/Qn6MKvrDDqkoiG3KnTDc0qer1Do7Fbtsp5pU6Ij8YCMBViwzyB5K3p3xMhWjJaYXIIFKVdIhUlk96o1+TYkdUzFewf2QpxQ2koD6oPx9r2bQEIkNpKGmpiySWO2tqrUvY0ga8i522KHfoPGb+mezFYfEC/04M/vRoC+haNeXbOvznrLyxe2LM8EXTAnPL+gDBYyIwQWpByADKHxkNo2Z+/bHqK3thtQBCz5AKYsSroevD0Ty9A8WyIXlE9uiYGuqw2kFvn0qE4QP/WZoEDryVlRoKE4HrDd8xvu0qXrN8BTQljH+FvmNrhBmvduNXhfe6Q+87QNeXnpyRSZ4S68hiHawYI0kmBByhUMcehN6P27TJ22hAeAoyG01mBIb1mgH66RxEgZ5nI0I4bLe0c54bmYAAyqnF8EScG0wS9C8l0xwuocKL8HERzd/R77vC7pSgW+9aengVvFDflWjxouBaT3ch+OdXQkt4G3nt5W8PtYBxID6OQtJHIOFqQcQBwxMaRGghzl1O+vFI8YqciHACM1Z9k0TSlfrtCQGjZHI650xzPp2bveZxKiIfGneIy1zYLXLqtXikzub+nwigDV9x6VBDqHW5p9HY3kFhP234XwM+i5dJw++zle2rYDo4uLMj7WwiTCWd5CIudgQcoZlAZMvE8CCOIgP5mfLKFED4AdHWnXirOKGUIjBWsmnlzIXinCEI8X0nT3pVSb1JNb+cJ7T3s9GnHtnALNfk/qhAvVRnGtQDXikaoW3ll1BonELH+dzxiJhqYrs4Jj8XxynRoDhc9S24kYXEDk4FJfH46fOj20SpichAUpR/DrqDqH0IzUumFylCPe0jBSN6ckkQGEmVfwbJysxlIXhaW3P7d+aFpm0giTiyhIP9P3xtU3rpaqOK6nT126VMdVVdt/hyjIA2+OmYDitdLUl65Y2SZeb5SLwamehF2O1D8K1ZghCxTDWLAg5QJuyiD1/uXbxPbq0bojkyGUMIRHABn6pljXGBHSgiMc5CdChtilp7S46KIlUdTchrQM6xx+N4wUQ/XDhX6THzT3Qez6hPOKIqF8buLzY5JPgnB5TyBJiomREhZJlBxC7laHkOsYorW2NRGEyeUeEMMMhjz/IkzoIfdGQbf6snqfwvGC2vClhuak9jMlWFa9hngu+b3ai073/El+r23U3SISvYA4GmztcB1JgaFvdKlOiPB6KehWsJCEV7FJLSx3I6x36X/Oc8vXVOuDdYjhfEkFpDPJ52eYKwFHSDmCVxPhNvMr4xv+BpJ3PvLIYxcD/S6kDnuztDWE23lTJ3EtH3TywVAmRWjX5JN8FjsSqfQ84b3m1Jnu9aTdA0k+45CwNoNkmGzAgpQDJEwT/fG4tvG0l/oHYA3neDZq1pPz0uw1KduRpgpepqLkJU7q8V6z7wydoS44RqMCNvCDEVGvB4fTwmgJhyEMmQafAq9eJ901dVvLjohgEsE0TeUulrA8jzj1Xzg2Hh9IrqXIMFmABSniJEwT+w9/DNM07enOIuWlpZh9l7jUv090JIqRZgqa2utXGz1RYIYUjWXIlTqH74O2AY53O1a6e2VlK8OqfmIt1a1+duJPD1tMIjQe/hgHUls5yDaSaJYj2kqYJg4ccR7HMIMhY0Has2cPfv/736OpqQlnzpxBfX09Hn74YW3Zxx9/HBs3bsS6detQV1dnp/f19eHJJ5/E3//+d1y6dAmzZ8/Ghg0bUFFRMVg/RixmqkFoPtqmza++6SZU31yVFqRUoxVoWRtruMdDlPSHZleUgh57JUVpKMd5HS+KkdsQKKC5B+RWtxy6BrLFNE0c+Pgo/rz9jcBbSIgkTBNmhgvWMoyOjCc1/Oc//8GMGTPwwgsveJbbvn079u/fj1gs5sirq6tDfX09tmzZgn379uHixYt48MEH+SG3QWKaJuIDCe1rIKHZOVPohasvLS53vuUJE/qGURdRqecLshyPap+b3ZJN6cEw6W6N9fxOeqq4y+17wyqb+TwyL59sm4XJCH6+OdJ00anL+XXXWfo4DXkrh0xfLEZMtsg4QnrggQfwwAMPeJY5ffo0lixZgrfffhvz58+X8s6fP49XXnkFf/nLXzBnzhwAwObNmzFp0iTs3LkT8+bNy9Qkxg/vh2QG09pmVE4XuRhwNtpqI+q2Np3fJA37fZ4hPTsFqE/6pN+pU+DJEIepFL98rtdQ7kfp0nRDsW5m2CN/Lh2C5Bs12qLAHynDXEmyPu3bNE3U1tZi5cqVmDZtmiO/qakJ8Xgcc+fOtdNisRimT5+O999/X1tnX18fenp6pBcTHLL6+IY1TVjoGtvzuYOh9tIdQ0RC792rh2+4lFNOJh1rvVd/aiMt9R6KEuXJ0ZJ4rWC36iQeBwOkzO12RF7S+aA9l1zOPWJ0XBfNddcLmu4aKe+Vy8EwYSHrgvTss8+ioKAAS5cu1eZ3dnaiqKgIY8eOldInTJiAzs5O7TFr1qxBSUmJ/Zo0aVK2zWauIG5i5Huc5lgoDbdWeNInTpfT2KR77wchGT1Za7zZw3pWmpUPWaykNEMWPje7rN8Nw31/Jv31AYw82D+tPofYB1EqCew/w1xJsipITU1NeO6557Bp06aMvuSA92yin//85zh//rz96ujoyIa5I4iIPk2vRDWwGmY1SrjKouSFLTYuaUHFyPOeng7xMuWlxcdTiBgmZGR12vfevXvR1dWFyspKOy2RSGDFihVYv349Tpw4gfLycvT396O7u1uKkrq6unDPPfdo6y0uLkZxcXE2TR1R6Nsh50QHe3O/VPZQGulsNfDZrE+tQ+wEZbIwaxBbCJrAw0McoRNHpVzv5cs41XUWvX192nMmxdo5Rd3ht3JcfCDBWzkwoSCrglRbW2tPVLCYN28eamtr8YMf/AAAUFNTg8LCQjQ0NGDBggUAgDNnzuDQoUP43e9+l01zGAupQSLlp5H+zUAkA6mMEIa/dGKkClC2ppG7zShUJ1N43dg5ffZzvFS/I+srZROAri+6eZYrM+xkLEgXL17E8ePH7d/b29vR0tKC0tJSVFZWoqysTCpfWFiI8vJy3HLLLQCAkpIS/OhHP8KKFStQVlaG0tJSPPnkk6iurnaIGZM9dDPT0gtpasaZYOXZNThSHOcQ3vhN7HOcyScSGZIwiNFC6nedLV7CpKvLTTicgZFTjHQzD637P2LVJPzXezm5bUPr/7brbWOYiJOxIH3wwQe4//777d+XL18OAFi0aBE2bdoUqI5169ahoKAACxYssB+M3bRpE/Lz8zM1hxkEzsZQeG9o0kQCKVKIEe9DWUlIL+GTbPtT082tNN16SYFPpxcjuz7t9uaa58ZIk84wOUbGgnTfffdl1Fs9ceKEI23UqFF4/vnn8fzzz2d6eiZLaHvoANJrl8E7zHEGT1cUt5UKdHluqFOo7eMBGKk1/ES3rbTB4iZG9u8eC5/KkBDNMkzuwmvZjQRSW3lbjaF+eMwuCkmU0pUgPRZHSp7+Jrx0qB9KtOA3ccBNhMQHat3ytQ/YIh0N2dfIEijN0JovHjP+0r/D9jlpi/ioLsOMPFiQRgAkCBLgFR351mT/TDbgAaOHwEGGYQ+XDQWv490mF4j5qqDl5eUN7nrpxEgYCkz+bt3Xyrx6hsk1WJByHJMI8YEE+uNxGHl5yWVoUgIlNbGpyIeQighSjXJ+fj7yNLP03KeSWw2+l1XOTJf9aJG2Sj6/VE+muuiYdZAU1/TSQ8LZhNtHgTVJfebHUH4i/RCtkAIAGDBNxzYQFgMDCZg8N5vJYViQcpyuL7rx+ju7sfvgh9JwlWuP3xIqAiaUjU1uXTH2ejtbH12Jk5fVPI34aAREfAbKFiBh+JC02pNp42y4TAwgO1Kxtk13pruIrMt9NuuZoPQ24qQpnk4zkFzgtPHIURw40gZTs53D/33RjbPd53x8ZJjowoKU45ztPoetu/YManWY6puqcPvNN2FCausK/60kHE/VSGleNiQjEJLuqySP9hc4dzSz1ew3+tlttiiJhxseZ9VETkZKgNL3hXTXw2lpcm+hNmzc/qZ2Gwgi8LNCTE7DgpTjEICBQTZiA4mEdrdW/+3HSRjqMqQ09ea9F9rNsYPqkefQljy7zbZQo33OUuppXFbKdlltwQ9xGwiGGWlkfXFVJvfJ9rJAkcYSaU3aoMJShhnBcITE+KJ75mewM/UyOWbwswHhOQvBT1CDCq76/JJbHUHXyGOYkQ4LEhM6RCFS34tlLDyX+fHY3E93XsBnQFF3wyjDLd5dy3BExYxwWJCYUBJEiNQ0rTBpFlP1PXfqJ0EjfC4CpLM1U9TZ4gwz0oikIPFwx9UhYZrovXwZF3p7HXnWw7Z+BBYBTcTjt+CqpxAFPFaHm1eZrgSeqe/x+AD64nH++2YiR9ZWxacI/vWfOnWKd41lGIYJCR0dHaioqBhyPZEUJNM08dlnn4GIUFlZiY6ODlx33XXDbdag6enpwaRJkyLtRy74ALAfYYP9CBeqH0SECxcuIBaLJVeBGSKRHLLLy8tDRUUFenp6AADXXXddpD9ki1zwIxd8ANiPsMF+hAvRj5KSkqzVy88hMQzDMKGABYlhGIYJBZEWpOLiYjz99NMoLi4eblOGRC74kQs+AOxH2GA/wsWV9iOSkxoYhmGY3CPSERLDMAyTO7AgMQzDMKGABYlhGIYJBSxIDMMwTChgQWIYhmFCQWQFacOGDZgyZQpGjRqFmpoa7N27d7hN8mTNmjW46667cO2112L8+PF4+OGH0dbWJpUhIvzqV79CLBbD6NGjcd999+Hw4cPDZLE/a9asgWEYqKurs9Oi5MPp06fx2GOPoaysDNdccw2+/OUvo6mpyc6Pgi8DAwP45S9/iSlTpmD06NGoqqrCr3/9a5imaZcJox979uzBN7/5TcRiMRiGge3bt0v5QWzu6+vDE088gXHjxmHMmDF46KGHcOrUqavohbcf8Xgcq1atQnV1NcaMGYNYLIaFCxfis88+C5Uffp+FyOOPPw7DMLB+/XopPWs+UATZsmULFRYW0ssvv0xHjhyhZcuW0ZgxY+jkyZPDbZor8+bNo1dffZUOHTpELS0tNH/+fKqsrKSLFy/aZdauXUvXXnstbd26lVpbW+k73/kO3XDDDdTT0zOMlutpbGykG2+8kW6//XZatmyZnR4VH7744guaPHkyff/736f9+/dTe3s77dy5k44fP26XiYIvv/nNb6isrIzefPNNam9vp9dff52+9KUv0fr16+0yYfTjrbfeoqeeeoq2bt1KAKi+vl7KD2Lz4sWLaeLEidTQ0EDNzc10//3304wZM2hgYCAUfpw7d47mzJlDr732Gh09epT+9a9/0d133001NTVSHcPth99nYVFfX08zZsygWCxG69atk/Ky5UMkBekrX/kKLV68WEqbOnUqrV69epgsypyuri4CQLt37yYiItM0qby8nNauXWuXuXz5MpWUlNBLL700XGZquXDhAt18883U0NBA9957ry1IUfJh1apVNGvWLNf8qPgyf/58+uEPfyilfetb36LHHnuMiKLhh9oIBrH53LlzVFhYSFu2bLHLnD59mvLy8ugf//jHVbNdxKsxt2hsbCQAduc5bH64+XDq1CmaOHEiHTp0iCZPniwJUjZ9iNyQXX9/P5qamjB37lwpfe7cuXj//feHyarMOX/+PACgtLQUANDe3o7Ozk7Jr+LiYtx7772h8+snP/kJ5s+fjzlz5kjpUfJhx44dmDlzJr797W9j/PjxuOOOO/Dyyy/b+VHxZdasWXjnnXdw7NgxAMCHH36Iffv24Rvf+AaA6PghEsTmpqYmxONxqUwsFsP06dND6xeQ/N4bhoHrr78eQDT8ME0TtbW1WLlyJaZNm+bIz6YPkVvt+/PPP0cikcCECROk9AkTJqCzs3OYrMoMIsLy5csxa9YsTJ8+HQBs23V+nTx58qrb6MaWLVvQ3NyMAwcOOPKi4gMA/Pvf/8aLL76I5cuX4xe/+AUaGxuxdOlSFBcXY+HChZHxZdWqVTh//jymTp2K/Px8JBIJPPPMM3j00UcBROszsQhic2dnJ4qKijB27FhHmbC2A5cvX8bq1avx3e9+114pOwp+PPvssygoKMDSpUu1+dn0IXKCZKHuxklEQ9o++mqyZMkSfPTRR9i3b58jL8x+dXR0YNmyZfjnP/+JUaNGuZYLsw8Wpmli5syZ+O1vfwsAuOOOO3D48GG8+OKLWLhwoV0u7L689tpr2Lx5M/72t79h2rRpaGlpQV1dHWKxGBYtWmSXC7sfOgZjc1j9isfjeOSRR2CaJjZs2OBbPix+NDU14bnnnkNzc3PG9gzGh8gN2Y0bNw75+fkO5e3q6nL0qMLIE088gR07dmDXrl3SDovl5eUAEGq/mpqa0NXVhZqaGhQUFKCgoAC7d+/GH//4RxQUFNh2htkHixtuuAG33XablHbrrbfi008/BRCNzwMAVq5cidWrV+ORRx5BdXU1amtr8dOf/hRr1qwBEB0/RILYXF5ejv7+fnR3d7uWCQvxeBwLFixAe3s7GhoapP2Qwu7H3r170dXVhcrKSvs7f/LkSaxYsQI33ngjgOz6EDlBKioqQk1NDRoaGqT0hoYG3HPPPcNklT9EhCVLlmDbtm149913MWXKFCl/ypQpKC8vl/zq7+/H7t27Q+PX7Nmz0draipaWFvs1c+ZMfO9730NLSwuqqqpC74PFV7/6Vce0+2PHjmHy5MkAovF5AEBvb69jp878/Hx72ndU/BAJYnNNTQ0KCwulMmfOnMGhQ4dC5ZclRp988gl27tyJsrIyKT/sftTW1uKjjz6SvvOxWAwrV67E22+/DSDLPmQ0BSIkWNO+X3nlFTpy5AjV1dXRmDFj6MSJE8Ntmis//vGPqaSkhN577z06c+aM/ert7bXLrF27lkpKSmjbtm3U2tpKjz766LBPz/VDnGVHFB0fGhsbqaCggJ555hn65JNP6K9//Stdc801tHnzZrtMFHxZtGgRTZw40Z72vW3bNho3bhz97Gc/s8uE0Y8LFy7QwYMH6eDBgwSA/vCHP9DBgwft2WdBbF68eDFVVFTQzp07qbm5mb7+9a9f9WnfXn7E43F66KGHqKKiglpaWqTvfV9fX2j88PssVNRZdkTZ8yGSgkRE9Kc//YkmT55MRUVFdOedd9rTp8MKAO3r1VdftcuYpklPP/00lZeXU3FxMX3ta1+j1tbW4TM6AKogRcmHN954g6ZPn07FxcU0depU2rhxo5QfBV96enpo2bJlVFlZSaNGjaKqqip66qmnpAYvjH7s2rVL+31YtGhRYJsvXbpES5YsodLSUho9ejQ9+OCD9Omnn4bGj/b2dtfv/a5du0Ljh99noaITpGz5wPshMQzDMKEgcveQGIZhmNyEBYlhGIYJBSxIDMMwTChgQWIYhmFCAQsSwzAMEwpYkBiGYZhQwILEMAzDhAIWJIZhGCYUsCAxDMMwoYAFiWEYhgkFLEgMwzBMKPh/W78aekDe1CwAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "para_img = imread(para_cell)\n",
    "plt.imshow(para_img)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<matplotlib.image.AxesImage at 0x7f9a5f9316c0>"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAaQAAAGhCAYAAAAugcCGAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAEAAElEQVR4nOz9a6xlyXkXDv9qrbXv5366z+npmbFnHI9jx07AiYOJE/72X2C/f8iLApa4OUAIXxw5gRhLJLEMyI6SGdkSliUCRs6HxCgy5MMbRD5wsQUvTvIaCcckEGziEDIZOzPd093nfs6+rrXq/VC3p2pVrcs+e5++7ad1eu+9Vt1X1fN7blWLcc45VrSiFa1oRSu6zxTd7wasaEUrWtGKVgSsAGlFK1rRilb0gNAKkFa0ohWtaEUPBK0AaUUrWtGKVvRA0AqQVrSiFa1oRQ8ErQBpRSta0YpW9EDQCpBWtKIVrWhFDwStAGlFK1rRilb0QNAKkFa0ohWtaEUPBK0AaUUrWtGKVvRA0H0FpH/2z/4Znn32WXS7XXzXd30Xfv3Xf/1+NmdFK1rRilZ0H+m+AdIv//Iv44Mf/CA+8pGP4Ld+67fwp/7Un8Kf/bN/Ft/4xjfuV5NWtKIVrWhF95HY/Tpc9e1vfzu+8zu/E5/+9Kf1tTe96U34C3/hL+CFF14ozZvnOV555RWsr6+DMbbspq5oRSta0Yo8xDnH2dkZbt68iSi6vH6TLKBNjWk6neIrX/kKfuqnfsq6/p73vAdf+tKXCuknkwkmk4n+/fLLL+Pbvu3blt7OFa1oRStaUTV985vfxFNPPXXpcu4LIN27dw9ZlmF/f9+6vr+/j9u3bxfSv/DCC/jYxz52Vc1b0YpqU8QY4jjCzd1d/D9/8m3Y393G8fkFTs7OMZmlOD47xzRNcTYc4Xw0wnSW4uTiAuksRZpnyPIc3/r0U/jxv/JefOtrn0Q7aaHVaoEBIP8VybFr5Bz4nd//A3z1D17E+XiMW/cOMRyPcXJxgePzC4zGE9w6OMB4OlvugKzosaT19fWFlHNfAEmRa27jnHtNcB/+8IfxoQ99SP8+PT3F008/vfT2rWhFVZQkMdpJCzd2d/Bnv+dP4E3PPI3z4RjnIwFAL77yKs6HI9w6OMStg0Ocj0Z46faruBiPMZ2lmMxmWB/0cX1rA/vb2wDMurDXgvnuGtkZY+AAvvtNb8B3vP5ZnI/GePGVWzgfjvDirdt46faruHdyiuPz8xUgrWgptCjXyX0BpGvXriGO44I2dOfOnYLWBACdTgedTueqmrei+0RRFCGWf91OG3EUYTqbYZamyHOOWZZhGS7PJI6RxBHiKEa3LetNU8zSFFmeYzqbIQ/U20oS9Lsd9DpttJIESRyj3W6hx3MAwM7GOrrttk47mkzQbbUwmkwxmk4wnk7x9N51nQaQghkYuFSDxGLn8l5x4asxiaII7SRBt93G5mCAVhzj6GyAw34fo8kU8QJs/Cta0TLpvgBSu93Gd33Xd+ELX/gC/uJf/Iv6+he+8AX8wA/8wP1o0ooeAOq22xh0Oxj0unjNjX30Om3cPT7BvaMTTGZTHJ6eY5amC6930OticzDAWq+H197YR7/Twd3jY9w9PsFoMsHtwyOMp9NCPsaAjUEfT+zsYG97G60kAcDQabXQimMMOl2s9/rI8hyzNEWaZgbg8hwnF0OcDYdY7/ewu74OnhvQ40yAEmAASn13WqGVp4gxsDjGWreL197YQ5pmAIA854ijCO1Wa+Fjt6IVLZLum8nuQx/6EP7G3/gbeNvb3obv+Z7vwWc+8xl84xvfwI/8yI/cryat6D5TEkfotFvod7vY3dzAWq+HLMsxnkyRTGJcjCaaIdNPLr64bpVaxAC04gT9Tgfr/R72traw1u+Bc45ZmiKJYxydnSPLMnCnXsYYOq02Br0uep02oigC50DMIsRxhCQGOknLrgwA40LfOTk/x8n5BVqtBJ1Wy/iFpELEQYCI3qTpwPVvBqFNRTFDEnWRt3MMul30Oh10Wi1Eq4jUFT3gdN8A6a/8lb+Cg4MD/PRP/zRu3bqFt7zlLfi3//bf4rWvfe39atKK7iMxxrC5toan9q5hf2cL7/j2b8O1rU2cDYc4G460U340nuJ0eIGzixEms5kIGpjNcDoc4Ww4RJ5zpE1Me4xha22Ap/f3cH1rE9/5rc9hd30dp8MhzkcjrSGNJhOcyTqmsxRH5+dIsww3drZxY3cb+zvbaMdxeb30FufotFrYGAwQx8JMCQ4NRrUK4UAw6EFUgYvRGHeOjnB4eoZZltUZkRWt6L7RfQ1q+MAHPoAPfOAD97MJK3pAiAESGK7jNTf28D3f/m14cu+aZvDD8QR/dOcuLkZjvHL3Hl65d4Dz4Qh/eOtVnI9GuHXvELNZijQTZrG6gMQAbA4GeHrvOp68dg3f+dzrcWN3R2henGM6m+Hw7AyT6QyvHBxYgQnD8QS7mxvY3dzA9a1NtJJE1ss0TLhwwYkm12m3hWZkJWg6cko9YsVoB85xPhrhztExDk/PtAlvRSt6UOm+AtKKHj1a6/Ww1u+CsQhJHIExhuksxTSdIc9yTGYzZHmOLMuR5bnJyIB2K8Far4d+t4tWEltOeHGviziKMJluIM9zDPt9AMBwMsF6r4et9TXMZilOh0PM0hSzWYppmiLPVb3CDJdSTYExtFoJBt0u+p0OkiQWpi1mfDa9TgdJFGNrbQ1plmHQ7SLPc4ynM2wO+thYG2BrbQ1JHFeOjxWsIOsPkjTbCTdRhbnNA8Ccc2RZhsl0hlk6Q85zT8YVrejBoRUgrWhhFDGG1z31BN7yLc+i00qw3u8jjiPcPTrB3aNjDMcTvHz3HkbjCc5GI5wPRzovA8PGYCBMdttblgOec45WnODa1ibyPMf1rU1Mn7qJjADccDzBaDyRmtQ9DMdjERBxfILhZIJb9w4wnExweHqGw9MzUq/QkJ68fg3XNzfRiu0lEccxNvp95Jxjrd/DU9ev6cCELOcyOi9CEscYdHpADu3mYQA4c7SkSpOchzj1Idnk2zpBv48mUxyfn+N0OLIFgBWt6AGkFSCtaHHEGNb7fTyxu4Nup43t9TUkSYxWkoAB2gcTRxFSKbkr01gsAxoGvR56nQ6iyGa0UcS0eavbbhvGK5n1bJZhOktxMR6j02rhfDhCt91GEsc4lz6oJI4xnkxxnoyQcw4OjiSK0Wm1MOh20e20rXpFdBu05tNOisvFAgCYNmkUot8ryDUz1tnbQffu+cyUnHPkOQc418CpAzPAtWJ1n04QW9GKLFoB0ooWRgzA1voAr7mxh0Gvi73tLbTbLTx5/RrOLkQwwPHZOSazGe4dn+Dg5BST6QxHZ2fI8hxvfva1eHrvGjbWBjKEWjJKEUYHeUF8dRhpxBhaSYx+p4Mnru1iOpthd3MDz9zYx3Q2w/H56zCdzXDv5BSHp2c6ICLLc3z7657FU9evYdDtoh0nC2DOnAS/sVKNqKymsnZQsLLScRqPx/DckzfB/gRwejHEtz79lBAKRiJQZDpLcXyuTpIQ17hb3opWdIW0AqQVLYxUpNxrbuxhfdDHk9evodfpSFAhYdqc4/bBIW4fHOnTBEbjCd7wmqfw1N51dDtttBQwCA5pQrvlb3oNEIAUxWJjar/TEYoJR6He43NxlM75aIyXbr+K0WSK1z95E09eu4ZWEqOVVPuBgv0H8zBzGyBIYtvtM4cW5TXX6dscjAGvf/ImXnfzCVyMxnjx1m0RAHJwiFuHh3oMzkdj3GIMF+MJcp773FErWtGV0AqQVrQwYkyYtQY9GSAQR8IExiGcKZI4B3qdDjbWBkjiGPuTLYynM2ytDdBpt9BKYuLrVwydO+qE3xnD5EZRBhU0EMFoLFzsG+pmYCzC7uYGJtMZ1vs9tOIYSRSL/FQjUx3zURF7JOhI4LTxRwCG8ikV8hZNfzp7oP4C+LnthgRqxtBOEqz3e0jiSIR/M2A0niCOIgzHE2wMetheW8MsyzCeTpFlGTmtgmMiN/OqKMYVrWgZtAKkFS2EGGOIWITNQR83r+3K0woSW6uR6RgDNtcG6Hc7yLIcT+1dQy735XRaCRiLEDGGPM8Nk3W33wAG5LhHweD002guvU4b7aSFrbUcuxvr4Jyjk7TQabVkH/Su1EJhPoWG4CZVTuBm4FaCQjC4k47blj5OMImYKt2zV+k4uzfbrQQ3d3eQ5TmevHYNsyxDroMzcrGPazTEaDzFKwciAOTu8QnunpxgOJ7g1sEhRpMJTi+GOB0OsaIVLYNWgLSihRBjDFEkQqh7nY42fbmsXDnh1blvgDi6R91TwGHMW5wwYfObW8ydaBQultitRBzFiGU0ebfdtgAFnu+W0lFhVrN0tpDdyxPk4E1qoR8nGqYDi1a7iw3ngAZadV6eL1hiOBERihfjMTrtFs5HIxGMwhjORyNcjMeII4ZpmmI0nVrPiu6tWvmfVnQZWgHSii5NrSTB1voAg24Xa72exeR9hrU6TIuDixDqcoTxEvXVFLJqhGHWfR/WcEvbgAmmYIDUTwr56kR1u6fau3ta3TYx5RBzTHJeHCOaaKEfgfoBeXxSF1KQ2MM0TXFjZxtnT90Ur9E4FydiHJyc4kAGhZycX5iAiBEJkiAblFe0oia0AqQVXZpaSYzdjQ1srA20tmO5YMhmUJdM+Da3pG5aRqliUkhj6VaC8Vrn3BUZe/GXvw7a3ir/ThXZoODAGC/CmvZBkVDtsoEJvcqF3gcMcOmAjk4HG4OBSCOfGifP5u7xCe4en+BiPMZLr97B+WiM2yRIIs0yXLAxMMUKkFbUmFaAtCJNjDHN+JooJVEUodfpiLBpz16dSvIpQQQ0uPQDBTMX8hTTMl1OMWddSKF7n1SmKsYfonAOBUY2KFl116R59jWBkWOPHC1LB6MM+kiSGHuTLaz1xP6uXqeD4WSMXqeN0XiC8/EYF6Mx2UQsTjyfyleJlL3SY0WPL60AaUUAIP06MRhjwtyS1Zdu20mCvZ0t7G1vYWMwqL2hU39XiKT+RAIHMIgvCcR3X8QIf3AB94CS3iBK6mHOIT3caApuu0VyZgIMapIvLd3cqt9/5NGUlL5ptYVpdPTilb1xljlZAqDgqZoxYL3fQ6/TRp5zPHltF5k8zHaWZUI7Go0xS1PcOTrGnWNxOscrMiDi7vEJ7p2IkzNePTzCZPWywBU5tAKkFQEQTCuJxflxEWOYQZz3VnRc84KmoTWkXldvaK1NGoTEF0tDCykFBauezAemAcokqC+FcwCRF9mKZSkQUmZBC9TK2mCZ6YpVKYAzwBP2Sum8box5oXpZnhuRR5tDbzAWUjTRShL9jAfo6jYzGRU5TVOkWY6NQR+DXhfnozEgAyNyzjFNU8RRjJPWBfI8l1vKxPPOVya+x55WgLQiAELy/fZveRZb6wMkcYJWElsnK5wNh/YrH9JUg1UribG7uYH9nW2sKR8SIZ9T3b6uQsMrTFPa3URsfJaG5NEQLP+Pc93yc5Ev3PnKZdmeoAJqYIOVXvfMaY9k+OBg5KA7Rm+7fbA8ZKZlRZOjaXw5hFk1FlLp/VK0fVYQBtW4YF1P4hhRFGF3YwPtVgvTWYq9nS0Z/DDC+WgsX+lxiNFkijP5ksKTiyF+96Vv4PRiuIrUe4xpBUgrAiAA6a3f+no8tXcdG/0e1gZ9DEdj/XqHV+4e4Na9A5yNRhiOJ/rdOpxztJIEOxvr2NvewqDXbWS+EmUgaG4yiWQayfG5A0h28HdBhYK9c8ikLOzbkYDh7jOiJ0QUimV2EbQeHRxnFWbSUpOjSaKg1TOSDmA6ndRXvXiusJDmtF6Jbg8ml433gZH67p4coUL5dzbWsbOxLkpkjHQYmMhovfF0ilfuiXn1R3fu4ZZ8pUiOElPiih5pWgHSigAAcRRh0O1iY9CXfwN02y2MpzOMJmO0E/H6h/PxGP1OB8PxBJPZDJPpDE9e38XOxjo2Bv3i+31gM67y0wU8TMi65PhWaDZv3Hags5Zvhpm0ugy7wHLmSDUmajL0aCq6SvkuWIMQhUTFFiqgIWhW0JEMAPq9T+R/stM22D2lIRVUMamhlYyLKl+8ySMSWCRf68E5R7/TQRxFWO/1cDEYYNA9RxSx4CNb0eNBK0BaEQCg3Wphf2cbT+9fx9b6GrbX1pBzjtfdfEJGSGWYZSmm01QeTjrFnaNj3D06wdbaAN/x+tdha30NG4O+N6jBlabpidMFPHLMaSYT4AUlXoAFT75CiwJXOFQgQ6F6NywdjsuFhTHQbo4JhDfHCdXTK0v3WBH9yp/ZBSN/forHTI05A/TmXApSnrHSgR7EF8W4ToyERdgY9HWUXStJMJqIaL2VH+nxphUgrQiACkxoi82t3a4wvXlMNbM0w95wiOlshs21AdZ6PQy6XWytr2G93/NqSE2pmqlTz41j84JgkNUvtKPl1GhTiTagmK9vU2oggwQwAwCUqZvryoTmL8/to+1VqvYilaX1grqbNDAkhY2/VhnmpA7OOTrtFnqdjj66aUWPN60A6TGnOIoQRRG67RY2BgNsra/pI2bcd+2o44HEeXAJntjdwVqvh3YrweZaH+1WK/jWVPcVCeJTXTCRZb6NsYVsFf4FLxhZ2plM50S/FcK3mV8rKtRX8pK8puRqko3ySk3GjtKjbrIiqtStSWAJB2eMjBvVVq1OaK2VwX32yjfFkIPj/GKEVw8PcXB6itnqFeuPPa0A6TGnKIrQThJ0221sDPrYWhtYEjmV+jnn1plog14XN3ah74eInsaggxeUVkBAyQIqDgtEUPxZ5KZ1XD3EZ6Wj9Rhh3tRt4pgYfUBRS6p385VEqfleL9F08606nUIBvKWhwPSZGE2r+xL0TQXMeQKJwJ1zkfTwM46cc5yNhnj18AiHJ2dI07R2H1f0aNIKkB5zaicJ+t0Oup024jiqxfiq0oTeXApYeGDueX8EwMjdc9NQmbDe6iqJ2QmKRWoNI3wEUrGhFWk8Y2hO8LYBy/LJLIzm1+JqF++gl54BjOmoxTwT/sk0y1YBDStaAdLjTIwBG2t93NjZwf7OdumxP6FXZReYpOVj4JZ/RIdOwwEm+cPCIqJUaa0qN0yNuaJ6iJtZlsKiqdB9rYOFTsQUZYVvO8l0EU1NbT7gdjQKCkZ1NTRfRKOV1xN9wYhm0xT4mEdA4AxiHxNsGYJL7YgD4DnHdJZiNJ5gIk8Qv4zJckUPP60A6bEmpl+o1+u0EUXRAso0TJ/uFeL0nvWVgpW/PMvEJ9vtBaOGfMzLdn1lcJWay5O3aRkuol2O3MAIyqRD4NNYYw1oaFXUCKiccbKenyO0CM2QoRXHaCcJcs51tF2e5yvN6TGiFSA9xsQArPV62N/Zxu7GRuWxP7UkV6XtUG2Ic7jh3UEzHdWWlI/HDXQgqOBqPWXRdfNI36Xh6XD64XJgmoCCmAIb970TnnpdDalMI/K2u0Z/mWyn0pKY2xXRkGD+kMbsbRf5n3Fgf3sbeBZ4+vp1rPd7ODm/wNlwhLOheBHg733zZZwNh6vXWTwmtAKkx5kYw6Dfw97OFnY2N/RL9QxRk48ve4DBa1AigOSYj1wzj/SB2wEQohRL07KbZQBMaU0c5RoD9bmXUdDcVRD7Awxfm8XCgFAn6LyJuS7UZj+QmVFQd6xPa5A8IFjS3lA7C0EcYNjf2sL1zU1M0xTf+pqnMJ2luHVwiNuHh3j53gEOTs8wTWer11k8JrQCpEecIsbQabcRRwxZniPLcuScI8syMIighkHXmOwM86uWrAWjA7xBBoHswbDuGj4gRVWmtjr7kAym2ZrI/FSwTxUr9DapBiyVBUE08CFZaQlYcjiaDVxQKoHwGuheeqIDxNtskyhGt91GEsXYGPQxnc1wNhwhYkzP2RU9+rQCpEecOu0Wnry+i16ngwv5jppZmupDLDfXBnhq/zqubW6g3RLTwW9JKmpLJp3RYpgDBeo9OiYdRQ73VQ9G4yjVCDjlgdz4Jzi9GmDWtANOO8t+N6NAvbm5xZRPivzv5gy1wB1f93tYu6sXnq9bw8xRSJanzK8uB8utqg8Q++HWOl3kbY52K8HuxoYULIDxdLoCpMeEVoD0iFMcx1jr97DW6+mghelsJhZ5ztFtt7HW7aLX6SBmJqghBEoWnrgbImUatQXTvsaLyaCOEJ0znJmTRvr4lSu9K5+UdWmxwONLU9AKrVdQzFG/7z0S+mcYjMrIq235NLNQme71mj4nQPmsGOI4RgwBmkmSoNfpAFiZ6h4nWgHSI06bgz7+5FvehCevX9O+nNF0itsHR5jNUvyxN7wOT+/vod/toNUKTQcledu/rRSum4X6g6rMZxRUlClJf7o6F/V8ED+Il7dzXaYVeu4zqS2JQj42bmlK5jp9oZMvtFy/1Zf8LgtquEyba5XNAJDXVJBEQTNj2TUO4Hw0wsnFBQ5Pz/Sp8it6PGgFSI84bQwGePub34g3PfNaDHpd9LtdDMdjfOPVOxiOJ9jb3sL1rU3E8sSGMPn8Sj7zGkPhKBmVOqTFuD94KDGpQ356NTlSDAM0EBfbU82064Y6N9+DJD+MfUxf58ituumnG4BgZIRyc+c8VAVMugHyKKAqUKrTLs45LkYj3Dk6xuHpGdLVcUKPFa0A6RGlKGICZFoJOu02uu0W2i3x4r1Ou4X1fh+tJEFPntAQsajEzOI3LYUYjNZC1Ic0lTE44OEDEte6VdlTc+xPjSYvjeYOivBpdU2yEiC6dFtC9QSCJ6yGhMIXaUg46vUuy3MR5p1lABOBOWLrwIoedVoB0iNK3VYbvW4HG4MB1vt9rPV7iKMInIsX6t3Y3UbOOZIoQhwJMJLBubIEVwa32UkxCMB8129X1RI7HP+Nw7kKihEjyZjNYH1cSYZYk5gHq+DQqy/uF4UZvJ/p0tBvd89PqC+hV4Bclsoj5orffD9Ly+McszTFcDzGZDZDHEVoJclqH9JjQitAekQpjoV21E6EVkQ3vUaMaYdx0ZzlMpyGqgbBHducRL6X5EUgGfMFB5AW0mYWzFkPIBVBqby17gkO9Fp17nrhF3XqL0lg770qhJg7jaBaNKlDCSV5Lu61kgSddgtRyjBLM6MpuZ8reiRoBUiPIDHIExi2t7Gzue7Z8DqvliC4fshnY3EGn8spRDodA2Nc8jZmlRtiO3UZ7YNwRtoiDkitAib/Vqcahs9Lhm0XyvPVz6mwYD9RGnK+vb4Gxp7AzsY64ijC8fkFjs/PcXJxgeksxfHFOaazFGejEc6HI8xS8T29DwEQoU2/K5qPVoD0KBJjGPS64gSGjQ204uJjXrTjWwcyeMCKmu/KQErtyRGBCoH0WrKen7EvA5zqlkdByQUoF3TL9hDVNdUVUxU13kWAkc+UWHjRoLhp1+8IG4wxbK+vY3t9HWmW4VtuPoFZmuGVgwPcPjzE+WiMl169g/PRCLcPD3Hr8AijyQSj6fS+ARKD2GK2AqXL0wqQHkFiEK8kH/R66HebHZpavaaI99oN63Y1JY9Zpl4jAobCsqIKrgjbZ3SZ/TlAmGkvDNhrtuVyGpYbo+fC+hyRIMRk5p65F9zbZNXmh0zGVFBOC3EUY6MvTm/ottuYZRlGkwl6HeEjHU4m2Oj3MZpOMUtTTNMUeZ5jMpshy3NxbZaCc75QP1Sv08GT16+h12ljMpthKuubTMXnNE0xm6XIea7NjSsqpxUgPYrEGDYGfTy1dw17O9v6BIZ5qKCpqKADrkCJXHf9RNxFKN1A65PJJBxcb8Ph6hQH4heyXV1cVu/fJLrMIIbLlhcEOa34NfSCSRed0Szt8HBaigVFnkhtGZJS1njre0GBLdOUAsToFCNtiqMI3XYbnHM8kexgd3MDeZ7jTa9Nkeccs1y8R2k8neLO8TFGkynunpzg3skphpMJbt07wHAywd3jY9w7PsEszTAcjxcGSjd2d/A3/ty78cwTN3D3SNQxHI/x8r0DDMcT3D06xt3jY0ymMxyenGK6egFhJa0A6REkoyHJExgW8FoJoexYWzLN9wIYlb2K3MOcXI2Ke9Jx0D2jdnrXCnRFwLRQqos9HgZf5ckxry63rxe/h54Z5lSeyk8p99bjtClmDGAR4nak31Rs7c+KGCazGTbX1jCeTrE+6KPX7eB8OEaaZTgfjTCdzTAcTzCdzZBmqaWt0MN7m8wPBqDf6eDZm0/gja99GltrA6z1ezgfjpBzjvPhCJkEyySe4Hw00scfqXrc3ytaAdIjS2u9Lm7sbGN3U7xWosxvEjpNwDiAIKRhRwOyX0EOgyWWVkW1JeovAdGAXJ8CbYOnWeQbI1raVQHRZV5jUXmdbjC1bskRK7pg9BcO6mSXhUiNywsHHNCbWnViF7wcDRm2khTCqVrmOyc/gyuG0Haz4occjiSOsTkYYNDtot1qYWdzA9NZitfdfALTdIbTC/Eqi9FkgjuHRxhNJ/IVFwKsjs9lkMRwiLOLYSXuDrpd9Htd7G5tYF0ey3Vjdwdr/R4msxQ3r1+Th8MOcTYcYTSZ4PbBIUbjCU5lHePpFHeOjjGeTHF6McTZcFhR6+NBCwekF154Ab/yK7+C3/3d30Wv18M73vEOfPzjH8e3fuu36jScc3zsYx/DZz7zGRwdHeHtb387/uk//ad485vfvOjmPJbEGMNav4e9nW1srQ2QyCg7HyP1azJKcoM2pel4XPiZPePM5kw01LvC+UOBjnOXIfqyUFgK9+dBlzyLTNoNDHHZtbrtbAZWGqUXGVA6nFwKBKYdxDdIzYdaCKFkNLDSJ+yY8XTDaDW6RI+fy22/0pDkv5Y8IRyMYWdzo+DKzPIcOc9xPhrhD2/dwvlohFv3DnH74BBnoxFeuv0qzkdj4B5wPhxVRg/2e11c39rE7sYG1vt9DHpdDHpdMt1tv9poMsUr9w4wHI/xyr0D3Lp7gOPzc3ztxZdwfHYODo7z0bCG//bRp4UD0he/+EX86I/+KL77u78baZriIx/5CN7znvfga1/7GgaDAQDgE5/4BD75yU/iF3/xF/GGN7wBP/MzP4N3v/vd+PrXv4719fVFN+mxpHaSYK3Xs0x2jRi0Foy5VJTCYETvB00w3rpD7akBSguguiG7i9hQSqkqUMKpHfY4yTYHwMpfIUnZJDjDVd7oF7cYX1M86UqZvdM2/YvDbHHyVG3lVRu8mQQ3Jk4tyXOGbquFjcEArThGmmWIIobheIIkiTEaT7Ax6GN7fQ1plmMymyLLZGBCmiLLRJAE5xz9Tke/ZTmWr2yx2kXBnQHtPMdar4skjjGZzpDnOdqtBLcPDgEAh6enmMsm+gjSwgHp3//7f2/9/oVf+AXs7e3hK1/5Cv6v/+v/Auccn/rUp/CRj3wE733vewEAn/3sZ7G/v4/Pfe5zeP/737/oJj12xBj0ayW67RZaSVINRpxYiqjGkpcAEfmuNCQrhDdwpp2//pL2Uem8TMMrodKX9jUwwV3WXBfSUMvBiQZukJ/B8Q2X1eRkB1Uht5DIWFmpOc21MlIwMUpW/ShBL+j4THjyayG9qle2M2YMvU4bT12/hizP8Zobe5hlGfKcY5qJIImTiwucXlxgOJ7glbsHuBiPSbDCBK/cu4fxdIYbuzu4eX0Xezvb1toSQOggMhebe69tbSLPOa5tbeL16ZO4d3yCPOe4c3SE04sL/OGt2ysNCVfgQzo5OQEA7OzsAABefPFF3L59G+95z3t0mk6ng3e+85340pe+5AWkyWSCyWSif5+eni651Q83McbQarXQ73bQThJElwxZrvTNUOuc/O1pVY16SF71mvKA4lXV9qagUUdbCjHTsje3ltHcYdwV2D1XkR5gLIKnvxm0PvJ2eU9Ct88lZrlCA2maYn5TAbksIzEZAM4YYhah3+lAvSuLMXGTSQvCxWiM8/EYF8MROq0WzkcjvX7ORiOcj0ZI4gnW+j2s9/vodzuII8cv6nkAEWPotFoAgF5HBGbwPMfGWh/DyVjeW2lIwJIBiXOOD33oQ/i+7/s+vOUtbwEA3L59GwCwv79vpd3f38dLL73kLeeFF17Axz72sWU29ZGgRL77qNdpY9DtIIoYosg+oy7IK11nufTn+Ex1FlGDvcuwnN/UJaGzcsnEZAM0P+GmAGqbn4eaMP26oFPqqHe0KPrb/b5oukyZoT4C5SBrY5DPtuZc4KhEoOZmzeLXYgrh7Sq88kM2r50kWOt20ZZBQNPZDDd3d63gh1maotfpot/tYGttDYNuz143ThP8o8YxTVMcHJ/i1YMjnA9Hc8/tR42WCkg/9mM/hv/xP/4HfuM3fqNwzydVhibfhz/8YXzoQx/Sv09PT/H0008vtrGPACVxrMNPBz0hvbkb4ynVZV2lgRCAWdQEWHylawnSqZ3r/+hvV+1qRk0PF62jGZWdnFC3PYs4PuiBoxDAuCoUL/NhNdTsmPibdywZ1abkM2knidizx4HttbWg/3Q8nWEynSGOY/S7XXueyvIAddkIWnRZzGYpDk5OcefoCBej8Uo3krQ0QPo7f+fv4Fd/9Vfxa7/2a3jqqaf09Rs3bgAQmtITTzyhr9+5c6egNSnqdDroyMNAVxSmKBJ28kGvax2mukjyM25HuABQ3PtSKAmWNK0uqc85VuiiAKOqXHqtKUN8EM7Uo1S5abXGcUWVRE12qC8IOS3xl+neqlBRGGMaaIzKzgggSjOe0qSEvc8qo5UIy0EkAxqsKi2ToYaiQnuyLMdoMsH5aLzaMEvo8jsmHeKc48d+7MfwK7/yK/hP/+k/4dlnn7XuP/vss7hx4wa+8IUv6GvT6RRf/OIX8Y53vGPRzXmsqN1qYW9nG0/tXcPGoE+ifkwaxswfVWw4t810PpOdd8+Mz7HO7fK0tqMqyrk4/CvXCVW2hZrR/eHGiy3XHSdan88EFvrz3W9KTQGYpi9rW50/33iYcXE0bNBLrOKvnMzcJdOsbA5xkGAbsghUOTmXfzB/jrLeimP0Oh10W21Esgxe+sdJueJvMp3h1cMjvHznLk4vLh4oIeV+0sLF6B/90R/F5z73Ofybf/NvsL6+rn1Gm5ub6PV6YIzhgx/8IJ5//nk899xzeO655/D888+j3+/jfe9736Kb81hRxIyG1G4l84qitcjdalm9nLj1QUVJbaJrUv990jTmrbOJJrJsqtuWkMbZaIM1/OY48fQ9QQlWCt/1MmqSxw1GqMiilCppJoyZkOW9lkpe/FG06nGkaYbpTJwakcSxAXFcQht9yGnhgPTpT38aAPCud73Luv4Lv/AL+Ft/628BAH7iJ34Co9EIH/jAB/TG2M9//vOrPUiXpFaSYHdzA/s72xj0ep4FHyDP3FebDo0f2v8a8EJ+XxIuSlTlBNHrkn4jf5H1zXh1mEATIAxFJzbZ/1QaTLCA4IiqcPg65AvYKKRBOb8v1uXxQUpEKBwh5fpJGSxfna9NNAhDWep4rlrqb6zon0qiLAclTeb+HxzA5mCA7/uOt+D1T93EveNTHJycYDKd4eD0FJPZDEdnZzg6Oy824hEnxh9CKD49PcXm5ub9bsYDR0/tXcNf/L+/D6+5cR1vfva1eNMzrzEnfXuesn7ycoFxAgjKrKGu5Tw35jsKKmr/EbWXOMoQI/+bfL4GNetvZbCFh8rMYZfZX0TLp/d8QDQPgJT11TW9VVFZO+rk97WlMhpPBSAE2hqObiwWpGMkCuXBgEKNIbbGwQXTusobcRgVcdIDqtK+N5pO8ap8dcatewe4de8ApxdD/P7Lr+D0YogXb93CH95+9aHRlE5OTrCxsXHpclZn2T1CFEWRNNn15Pl15ektwdJaix5GBXJADBcLi3EhrQqTh7pvSg2VX4Y8VZJ0GdXVPHyRblXg1gREFslE6gZZLLK+pYSjz/FUm0bkKcXFiiyV3124oGH7Yv5a0hmsMwXJ5eLvokmuDsUsQq/dRsQYttbWkKYZOq0Wjs/PkcQxXj08fCx3Jq0A6RGidivBvgxq2FwbwM/amf2VOp19i85zzWhSzGhSEqDA7aXP3IXraGWl7ZuT6gDTshj9/QAjn3mqzn6qEPhcxhToM9vN6z8rE064nrL0RYCQ5jqnEAs0KoQVXadbOy985cUfhCTQ6b7Ric+RRBG219aQ5zm2BgO8dn8PpxcX6He7ODo7w+HpKX73G9/0WxIeYVoB0iNEsdKQuiLsuxY7CYBOMG3hU9r0iRSqtSmnHHttFe/r6zUZ4aJMb/PmaVLmg7D3qCn4LEJbulR+KdyUAVaDopy85BRytywNcB7wDxUINZZKs+Jmg7eHIsbk1gyuT3GIowhbgwHyPNfXHjdaAdIjQBFjiKIInVYLW2tr2NlY10eUlJHP6U79SFobcu/LT/+CU2BklnlTXn9ZRth074xvHBYBIJcpY9EAWdWWkD+sqZYZrEtHDkArHtpk1uB588Iv93XpVXnURcfZRKqv0hzd74XaclEgL0RfOG2yIvC42Cx7eoo7R8e4GD+em2VXgPQIUBRFSOIYnXYbm2t97GysiRsF7ce36D17jbjUcrj/nl6MIc1KX/cwtDlW2UI2ZzpU5TOqYpLL9uMskubRJF0wqvK5VTSg6E90mrQs35WuzzTGfCg/kdsVRrQdFwLrgJIUxoxftapp4v9ZmuLw9Ax3jo7F6zAeM3MdsAKkR4JaSYJep62Pw6eRP97VBqrpQP+us9jUWWBzM03dNBEt1bScpvuPlsXk6gZQXAUto48uQMyjKSm6bOsK5S8iwITgDWew9yHp7y4Y1SxXf3XOzXMS0hI4B7KcYzSZ4GI8xuwxPb1hBUgPOTEAm2t97G1vYW97C211ZFBpWLUyy3Fhpyd/SgNiBeCyAWueqCkrnwyoqBtmvCgHe5O8y67Dpbph66G0vpMhFtWeRZwc4Y0aIyFzVXu1VEScKcWNYAhr075AC865cPlwZkDJ2p5g12Z+c7OEfKTM2SQy1e6Hk1f+mE5nuHN0jJfv3sNpjTfXPoq0AqSHnaRzVL0wLIqiIhj5Zj9ZUT4TXBMmW2X68V7n8DKih5GaglIV461b5zz3qtpVZd67dJCDKq9GW7zXlC9KFRIw/dXz95Ay5HIw3XPByM5T2f6ShKHm5JxjlmaYpik4F5F4uWs2r6j3YacVID3kxACs9XrY39nG7uaGfl15kCw8Km5o5JxbL9bzL+bi/boMldEvMksdhl7l81HlVKUJtuuSDH6eoIE69xZBdcDEfY6FlAQ4fZpY41DvqkYHG0oL8CASLjee9fIWX0hoowzTxwM1qXOj38fbvvU5PHNjD68cHOCVe4eYpjMcn19gOpvh7skJ7h2fPNKgtAKkh50YsNbvYm9nCzsb62jFJY+Um7d/+kxx+rPKT8QJP8A8DIDZgi4v7qPxN78ZaC2C6uznqdOGEOiWXWuijdTdX1QVPaavqXJNolLfTSNNb5EuL9muMu3ON/Zlcy487kWjo1kHrDhmDWm918Pb3vAcJrOZAKSDQ5yPRvjGnbs4H43AvwEcnJw+9BaFMloB0kNPTL9YrNcRL+VziZjDF051NBd1nW4SLHP31q13EaHhdc2NrERDaFqur/xFMpkmvqRiFKTzPNXxOotpml12oE6gBhhT5UhhpYqMY046wD5pRFc7z8Zgoh0t4Jm55ttOuw0WRdgYDDBNU/Q6bYymU/Q6bXzzzh3pgFoB0ooeUGIANgYDPLl3Dde2Nk1QgyTO5X/cBiavyasW22GkrHJjuh+szBtsG+tVAd+AezbbIqPwaNlNQNBnPgydHefze8xTR930dTU1wBN4VkJlz6aQtqKsWsTpFxUsU8PBQ4soaWdTTbUpaLtjHscxBr0e+pxj0O3i5u4uRtMp9na2cT4c4fbhEX7rf/+fhrU8XLQCpIedmDgyyApqkGQxCP3fpaqyecBc5ZVrR/Mw5stqSyFygW6Z5VeGTi8wmq8RVZjqqrPLZ7PAIXQVIKtoTj6cOssCKhYVtHEZihgQxcIHrATLznSK0XSKJI7Rbbcv8ygeCloB0kNODAyDXhd729vYGPT0e1U0caUliR/6lnEmEROAG48KB4FUepKFBCZY2YLBDsZ4cpnotGVRlTmuzEdEqamTn5YfAsLapxnUAOg6UWg+k6Wb/qoZuC+UXJA95xFItRTbY4CaCxFFBE2zDIenpzg6P8fFaPQoW+sArADpoScVZbe3vYV+t40kFhqSFcptYY8PiOx0tGxtmiPpuFVm2P7vMj3L/HNJMAqZ0Jbhi3H74zLkMlOcW9Zl2lEH5EJt9OWvqs9HbrlUs6j9TPXUrA/atXxKwWu+m8z6mLvekjSXiqyURc7SFIdnZ7h7fIKL8biyLQ87rQDpISUGYXNutRK0kgTtVoIkTsTi8PoI/BcM4Cj4EZ/cs5i59hn5jR9NFuYiTCR1wGjRgBXqyzKAsSy8uklE2Tx1VpVfFX1YaOclhmOuTbmkDTpknbZDHc1AjAPeWgLOszoaZnn7qo8VAsTepPF0iuFkglmaPdIh38AKkB5aiuMYaz0RWbcx6GO910OrlSD2MACjFAn1hmo9lsZU2GUIqRFxk8RTbikRTU1hmeUDaGheqkuL2BxaJ4KQBiTMu8mVUt0gi1DaOgESrhZVVWaoDZfbu+U5ZduTdyEmQe9YMBOozQB12CpTCDRvtdzR/EKPgVUFEYmMszTFwckpbh+KEPBH3Wa3AqSHlBhjUjNqoZUkSJIEcRQDyG3thvp6CBjZoETKtXCJm8WlxUuPnylEdL3ra/xSTvI6dL8c01cZdBAKSafXygC1TJv0+YvqAuVCTabLdPjQedgUg0J99I2pm6RuHTIzB8csyzBLU3BwJHGMLM8L6/hRgakVID2k1Epi7GxuYHPQx6DXNTcoANEzUfR98VucRCyI2bcsrcYOYCB2d15ketRPZBE3dczrqF8ULZpx3g/wK9NQyvZLlfV9URGF9cdXTCKrNipIMWNCDmlSbp06twOioU2x1hhxLg/pZkZLAsAY1/Pey/ZJm3W9JdBGZD3TPnXD1a4ArHV7+PZnn8FT169hb2sLr9nbw2Q2w9H5BabpDGfDIc6HI8zSFOejMdIsC9b9MNAKkB5SSuIYOxvr2N1Yx6DblTvG1eJxTQZcgwu9xeieIiu9+MKlVmWu21K513eiUnGUMpJF+Y7mBZYmvpY6vqmrorpRgGUBD777VT6hpm2qGl9G/uc+R43vUs0gEZ8fKxT1aYOS/E/6YYU/Vt/w7smyDk9VZu+a2hYjXygomYsca70u3vLsM5ilKZ66fh2vf+pJnI9GeOnVOzgfjXDr4BC3Dg4wmojw8BUgrei+kH47bK9rbYbVb22dg0/T9VDkJVrHaWRIYZ7V2ZSZ38+9IS4twjf1MFFdH9/l+uYDIw7OmXHvlABJ1abjpuTVoEjT3G9G+BLtXdRTFpGLEVoyWGm919Mv30zzHMPJRPuQR5MJNtcGGE+nmM5SzNIUWZ5jOpvJT3GNc44szxfUwsXTCpAeUmq3Euxvb+OJaztYH/Shgw+0QmOb3YrE7G/aNCe1LCePWJg1/UeBNHXNQvOctHBfNo02pJD2Mk/4e+MotzmIahXLCDxR5NWkiWaiTFm5bEcdsyS9Pw9g1gkOsRorQcndBuDz2zUJBomiCJ12G23OcfNaguvbW8h4jjdnGbI8R5plmGUpxtMpbh8dYTSZ4t7xMe4en2A4nuDWvQMMxxPcldfSNMNoMnlgQWkFSA8wMcYQ+SQ0Lpybva5PQxL3S5efV/vhlfeY/I9705UUj8X5KGh5VU78B5WaMTs7T11atDbmY6aLPN0gVIIGxUvU2dQ82wjUa5oRvRGaWqfyg7IyGcby9JUkidETqAcWCQGRRcLCOJ5OsbE2wGg6xXq/h26ng/PhCGma4mw0xmQ2xcVojGksNSXZpgdtzawA6QElxhhed/MGnrl5A4wBeS4kxLOLIc4uhtjb2caT16/hxu4O1mRQA/X5GF8OPc0bRGNSE1HYqtUEBcITlWmnLwocpNRfsGDmSMFt0QtqnrbOwyRD7S7zj1Xt/6kaC6otVDn+qygUsbdwsyQzZx+aQIOicNO0/Yt4VlXlVebjxH8WMGszxhwBkBuzIHFCJXGCrbU1DLIMnVYL17Y2MZ3N8C1P3cR0NsPJ+QVOLoY4vbjA//7myzi9uMDLd+7hlXv3HqhI8hUgPaAUMYZnbt7AO7/z2xGxCKm0Cb9y9xCv3DvAtc0NPHltF9e3t7DW60GZDUykT1GqNIENJLrHCeVWYORlMtxeNV4nOp3dJeaUeZmJz0TThHH78i7CrHVZqitdV5mp6tQTKqPOZs+q/i7SV+bOlzrlhoSDJs/6sgBbZxydHELQUyij8IkGWzBtE1QtI7qVAKTNtQEAYHdzQ5erap9lGdI0w93jY/z6b/8Obh8cgnOOWwcHD5SWtAKkB5UY0O92cG1zA1EUIc9z5DlHxCJ02y1srg2wub6GQa+LVpJQAdImOtmon4gmLpmPSssCY5aJwUtl5QTAyG5q9cJYdHDAgxxoUKbRhMgdw3n79zCZQIEiEJXNkyZzqMm4h3yDPtOyLZABYPLFmMyzkB17ngBnFNIxC8zkf6oexhCxCK0kQRRFiBhb7j6vOWkFSA8oRWDY39nCW173DNqtBHEcg4FhNksxnaVI4hiDbhdJHBfPr5PfGcRktzUkNQmJyc767Uxzo2ZZMQ3+BVpthlqWb+N+0GVCzpeRtkmZdc1QyzSFLYOqACQEEu61UD6XqkystQNZhJJkdl257VcgxBQgRQR0VBqPmV1+xhKE4igGz0WkXU6CoB4UWgHSfSZq6qJzg0UMvXYbm2sDdNottJMEEYuMHwj2hLcmuL6PwrUQueuDyTwaj8h/TRjVMsDoYQ2hrks+5lVq0kM4KKCqjjp+J7ctDwM18etdZj75NSMAah9fs8KKQOSQXVfR96Quy8T6k8FoVjkXgPQgPssVIN0HSuIYrSRGOxF23yRJRLDCcISIMbTbLXRbLfR7QgNSUTZmAjHbz+MBIz0reT12pQ57VHZpLotg3LttsUg15vYigeQqgyia1l9GS2kbFWaYlLC1UiyeHvF/my+8ebRfXd9csYnNx4sXflT7r9w2NImu86WvB2hhHLHvMecz4KuFETIsMZUCjVtfQaGywUj7klLxOos7h8e4GI0fNAVpBUj3g1pJjF6ng0G3i6f2rqPbaePWvQPM0hRxHGO93xObXrsdJLFQta2IHAuATBAD1WhMNB1zXqJZMgU9c9/nNfIDy+Wn9mX9Fg+aOXCe9jSO/pJmGwZijYU5SVqyZfEcSVpZmeWjuqw2FArtL/pMapYbTFdkyD5zmduuYvHzP1//Giiav0Va2oZyE59ecXq9yyzEt1QULlwqWiWUYJlmqQCkoyNcjEelfbwftAKk+0CdVgvr/T421wZ4ev861vt9rPV62FpfA2MMnVYL7ZbQnugUFz4h6g8i2gvRnuoRSVcifTKNfyXllmGchxk1ZdT+EPTlakHzRO6FGK8LtAttu5JRyHf6PAwbk04KcHBmCxmXFSWqzLK+/s8FBlRVb2CndANDLkt0G0WdR1n7eSujBpSNgnSWu/dRbzx0QJJpi7DQyNfWJAmyPEeWPRivtlgB0hUTYwy7mxt45okbePL6Lv6f73kbbuxsYziZYDgWhyNejMbI8xzP3rxhpFdoDCKOHbkwQP2aZjqTWlUG/V3PXV2o+q3f50rabFVnkvqAwjOrq6KMfOnKQmeros4uYzJyTTdVzuyQZG7tI6kwB4U0k7J+2PccbuVK6PpT5uUClOqYwcooxGjrhLA3NamZAqC1BXeumaLUGuA6fDok1DQx0RXLKENFpteNL2RdmNxFGV7tSXXIIzkw5Z+STIEx27hXaBEx7cdRhI1+H9vr67gYjcVm2dkMZ8PRA3EO3gqQrpgYhIa0Mehhe2MdT16/hqf2rmE6m2GWpuIk39NzpFmKzcFA5+NawlUXSiZgWe1MgZaH9IT3vzysUtIjpsGqNs1txvHkbdTGmuX72lQZXFACXiGAnae8YkL5X00g0DwdRYGmLoUEgbLn4tNU5tJcfF3lrs+FCGac65DoeamZn81gQPl89IuNhSTMvuCa0bXp1vMgXQtKxBg67Tb63Y786yKOI0xmM126WsdVQtkyaAVIV00MGPS62Nvews7GGpI4BufizKpWIg5R3F5fQ5bn6HU6RjWH/MKJJEiZnCqcm3T6ngVkMBPaYpKkHC7LshZMhSlmjjnrm/Bl5rk6kVMUNOZypNdchKF6fEy3jpblllWmFbp5yEW3leT/Qg+s6+4h8aLSQGbmB7FFmWOryDUR+kKoi5m4c10KZxXjWi94xqgrSusRect6Yd+Mosi4fQ2aFUxzSpig9TDGaBOs0pVoqfqx3u/ju974Bjz39JM4vRji9GKI0WSC24eHGE+mOL0Y4mw4xHSW4vjsDNNZitOhOB0m58s/amgFSFdMDEwC0iZ2NtaRJDEAoUrHUYQkTtBttUEj3gCYicYJYyaTz/YTwJ6YnMxoRQp0yCQr+oqW56epw7BdarqZcR5qEm0VMtfVqb+O6TLkg6LpwmNS/tK22iMUsAz6JPWyNi2DkVlmUS3WW5USe7ObmXTFChryt9XV6soCQPz5ba2OJqHlcS5eismkmiWWM9PtZ1BLXPTXnhsEqFU9sNu11u/hO9/4HKiF5WI8xjduiddZvHLvALfuHYhXXNy6jfPRCC/fPcBwNAZ4jixbAdIjR+1WgkGvi16njTiK5KQS95hrH/c8f6/vsuSeSVHF0OcHoLo555Gir4qWFnjgUJ0gj0uBqgNGyo9S3TC3IEdFYsXEhVnlqaaub1Bdm2vs9fpxTIIN8urvRZRt3h5PJdRSoSIe7SZU1yOaJwXPgKaq62La3WaEGwAxY6IBEgg7rRbWBz3EcYRZmoIBGE7GiCOGi/EEcRyDc47JdIbD0zPM0nTuUaiiFSBdMTHGsDEY4Mm969haG6DTatkLUFkWCrzAkcaB4kJS+QoJzQ/jJ22mbZT6bLQdoVaR3vKbUBPf02WApWleX7uahh/zgFmkjhlS12llRD0w8pHDNIuFy0uOe8Z+7X2xfe73snsL8bH5c2trgna/KOuDh8tX+qDkgixvkWeRFp5ryfOVOimXjWXKwsGICZ6R+xzgZF16x4tztFst3NjdRZ7neHLvGmZpijzPMU1nmKUZfuf3/wC/839exJ3DY/yX3/kaDk5OS3t5GVoB0n2gdpJg0O2i22kjiiIADIypyBkm9wx4fDjcXNV33TlWsiLs+eixYcxLyo4wJyg1qmoOH8Vl9gPV2ZuzyJDiJlQKgMYeteBKa97kzteCv5PcrwGyuoYSUydNU0kO6BTcZVUGBR9vr661UHhtDS5kFnEtkpxDBt2BHo1XNsYxY+h12qI9jsU+z3Mcnp7i1cMjzNJMuhiWRytAukJiAKKIYa3fw/XtLfQ7HXEwqr5rmAmT4BScSNReToQ6bmYgSRuY9jqJYr4mW9MIs7rkhkM3ZeZ1Aht89dVNG8lTMWgby8oLhTFXhaO7AQ11tYLa5j1LasHCcalIxoRnN4Lc9sgrTYF8kcBfpqWJC/JT+2zMOikObFGErKpbP3dG177/yFP3zFXmgn/gZxWuempy2gmMJlMcnZ3j7GKILFvui/2i6iSXoxdeeAGMMXzwgx/U1zjn+OhHP4qbN2+i1+vhXe96F7761a8uuyn3nRgTJ+4OegKQtjfWkcRG4lDn7zIwi3GXTigNStyYG0pBTGpic5rXShlCwzKVM5f+LawtmM9cp0Apkr69qjLctofylN33gd484+JjqIx8r9P+sjaU9k1MXFI11zKT/nOYZujpqWcb+itLU0Z1yvVnVI3l9m+91i4LkmHLgnUmN2fyLRSsIEy6Amol1dUiwTAeT3F8eo7Ti+HS9yotFZC+/OUv4zOf+Qy+4zu+w7r+iU98Ap/85Cfxcz/3c/jyl7+MGzdu4N3vfjfOzs6W2Zz7SlHE0O2I+H9xUGozBlxGtv2drBH3bwHl+xPo/2rl9TG/0L06NC+ozUN1mZivTZf1Z82bX7mRFGa4Qs88bZmbmPUBwDNNl/AIF6NZBYRD0ni2CHxq0Br9miTrerF9Rti1/6zyfM+VA9M0xcV4jNFkgnzJrz5fGiCdn5/jB3/wB/HzP//z2N7e1tc55/jUpz6Fj3zkI3jve9+Lt7zlLfjsZz+L4XCIz33uc8tqzn2ndtLC/s42ntq7ho21Qa1FrbQj+mkRtcpJzcd8UnASX5jUoJiThpbnLrkqiVSFqVLH6TwMm2okdbUTVU6o7MuQr/2+flWFA4faGQLRKq0kBLxB4LeSSTZUuO5v46JIgZ/5A0FIX1tUG5mW5C8jcNTVoMrycc5r46QP+Mvarw0bNcqFBhZmgIYLuInAEMnvFICqGxy2wnBwnF4M8Ud37uHO4TGmS4ywA5YISD/6oz+K7//+78ef+TN/xrr+4osv4vbt23jPe96jr3U6Hbzzne/El770JW9Zk8kEp6en1t/DRlEUoddpo9/toi03wAapchaZBNxFlMI3h0pn/ZwMiUsTzSVNaMvWbupSHcZVBbZNflddvwyZ6LB6Zbu+sDpU6YspiuIScwgYsWIW/Vc2LjXMdPePwsB/GW3X991oQdQu2qCOQHs4B6azFMPxGKPpBHm+3PFcSlDDv/pX/wr/7b/9N3z5y18u3Lt9+zYAYH9/37q+v7+Pl156yVveCy+8gI997GOLb+gVUiuJsbOxgd3NDaz1upbJxF40amIYJyec+/qULkbCQJ381HfgWtRoet80dM0prv9Wt7dQcDnzqBMY4QY7+AILaOCAG0RQR3Pwtavp/WWC6yICSCytquQplwUqXzZCsXlG64Ncrv9M6ZwpRB42bJ9v7i2DGGtq5WMmyEF9QvaTLHx7eapz/fRP8p0yBMOT0izDdJbifDTC0dk5xpMpsofNh/TNb34TP/7jP45f+qVfQrfbDabzMY7QRPnwhz+Mk5MT/ffNb35zoW2+CmolCXY3N7C/s41Bv2etOh24oKwY5JqWEBXDVXlAzQHUpEEq1U7OsCOJGJwsFV8xAesAS2n+85vuVFXV5pG6mlQV45iX0YTKquvsvqzPq257LnO/nMxEq5LW5zV3WbUFzJBhMxaz/lVSiWk1ly+im3c868zFYN7AX6AUvdaq0hauO2tUr0efD9lvUCHXhB0/51yfrXkxGuH47BxnwyGyJfuQFq4hfeUrX8GdO3fwXd/1XfpalmX4tV/7Nfzcz/0cvv71rwMQmtITTzyh09y5c6egNSnqdDrodDqLbuqVUhSJWP9BT5rsvHIgN1IPJRdLCgePGSDiXGJXYwZCRS37Ej2iSLez0Ewqcl2OfEBzf00vgqjEfVnwA5oJZVVlXQUts65LP2M18TnR+TxARTXvJm0LV2trYTptw+WgBUF3GZa1lYsMShPSGhBVjUhewxuKbXMv5XmO8WSK4WSCWZpe2TxbOCD96T/9p/E7v/M71rUf/uEfxhvf+Eb85E/+JF73utfhxo0b+MIXvoC3vvWtAIDpdIovfvGL+PjHP77o5jww1E5a2FNBDYOBRzKkR4sQGxmdCFwtWm5dDi8YYa/j2uznqk/MmPSseknZUprmRIJTOy4sWJR+pKZazWWoSnqdp655HN/zgpMbEFGnvFBAxaLaeD+An6n5SZi5Mj/V0ZAU43bBKFcgISqRl/0abx2Tb13zr/UsLVNIwDRnLU0u1jkQBDS7DvmfKpvDnHXnlG2GmZnlT8ZIcx3GMJ3N8OrhkT6ANdDyhdPCAWl9fR1vectbrGuDwQC7u7v6+gc/+EE8//zzeO655/Dcc8/h+eefR7/fx/ve975FN+eBoThi+i2x7VbimWwhzYNY3PQFXw0umDl3mOtrKibVC9tbuvsWUuXJ8vsi6gCTz4fWNLLufgVCLMLPEyqvTtl1zZV1tIK6JtR5wcpXd8FHWPCVIijkGCVA24kL7ePkP+uFhIQR151rdcx9tKxg2UTO9N0LaS8Vlev8GsS42gXGwNTpKcwYAVUVZf5DpSFdjEeYztLmBpc56b6c1PATP/ETGI1G+MAHPoCjoyO8/e1vx+c//3msr6/fj+ZcCSVJgt3NdeztbMugBkHWhA+Z60AWGDffjZlAZabrWixC3tB8V2eR1nXyN2GqvgCGsvxVkWtlkV91AO2qNQV/OHCxDT6Jvbb2A5cl+duxjL5XRSWGBBTfb8Valeav80shidPFQr8Sx4zPO+XFiQZaqOqL+l1Y2zqtUy8jT6UmGHk1Nw1GqjT1PxUnHTbDTBm07bM0w8HpKe4dn+BidHWvOr8SQPrP//k/W78ZY/joRz+Kj370o1dR/QNBKspuf2cLg16vwBS51rWpiQ7QZjsqDEowMpOSIYoIEGmVnclz8eanOpL3PBRitq6kSdtBF/0iTFBlZhpfBB8tzycRVwMEa8RwyiIMfWnLyhK1Q7/OoOyMs/uhdSqznWrN3AEr1JpgLSXzkj7bjKb0fVhoEDLV1RF8fJqulazh8NZda8qcT67A6EI+addYO1ytcZamODwRZ9hdjMZXZLC7gqODHneKGEMcR2jFCTqtBJ1WC3HsDLsCnEtIplbW0nKkmKjBj/zx+tFUTbSXYlsvX0fdvPOUQfP6NLEqbSYc1dUsWm0p46S1bF4DQBsUuyCtKtSSZuU3SKvMfeR7iBYG1NLfVZ3OyVOa1Aaj4niV5fcDVRRFSOII7VaCXqddfDPBEmh1uOqSqSVBaK3fw+baAJvra4jJAZ5m4nD7d435yjx+Ic1kLICrME5X1FWw95PrZdSU4VWZ0uZdDHWky8toXKHyF+lnqmuqK/P3uD5Amr5K8g/Vd1miUWnUyEQaIk1Z0lJA5whNTZeRKotMf6vtTjkalHx+rHn64vmtvln2CrIk7eg8os9IO14dwNTjR81wqnJifbG4gnpvkmyM8tmJjfwdDHo97Gxu4IlruxiNJ7h7fIKpfN35MmilIS2ZYvlqcvXXThILkCg1ASNf3mqm27zcYhnLOS8uVOYitKR50pa1p4mfbZm+qCaBDZRB12nRlZvt6spKZeMpTVa8rgayAJpLE6/bNJ/psUT7Dj5gB6yJQQQKvSlUKUGqncTotFrod7vY6Pex1u+h02ohiWNE0XLmx0pDWiIxAGu9Hq5tbWJ3Yx0t+eZFizSzcCYaV2UwbfsWkp0qWQl6bnnqwz17y51AYe5UxkSrmOA8DHieqLk6zNjng6oKYmjqF6MMyQWhOhFu81IVgBb6wUW0GQD52qpqv9eyAhy8pJ2jQNFaYDQYqutb483pWY5UEyQkM3PGyDvHTELmak4l5PMT+e4X7nGYE33KqjKKjvEvW0qd+9yIvlijC0Y58yfuttt49sknsL+7g73tLbzldc9gOJng1cNDDMdj/M//84f42osvIcvyhW6WXQHSMokxDHpd7DmvmigCjzqkFMWTEQBicSscogK1d6mwCO217CVj7vAnKjP/hGhehn5ZqmNKbGI6LIv6alKWj5oC1LwOfu+z0JOs2Mf7CUqWMsBtMFICmwVGKr30v+rPnGhHNGCBy5walBQAmcJ4YX35yaclKyB0hSvvs6LmV18FLg9g8gs3faL1ekEJYTMl12Uyy3ppQAroddp45okb4sezrwUHMJlOcef4COejESIW4ff/6BXMkK4A6WGidpJg0Oui1+kgiiKvs1ELhQqU9C43lYRoM3SxhkivZTrFmlMdH1BThlUWlbQomjdU1817ZdqBpKUy/4BUXmf8Q+0KjZvvWpVmKn547otEXs1Fa0hwPl3NGI6gJt7trd0qi5x+tbViWzmrR7UaSkEYGnhAf5Ni7DbaD0C9rJJJoM6I6yGKGHhuNh8vilaAtERiDNhYG+CpvWvY39nSb4d1TSmAWUz0PuNk94BOZ9UA4Yf1LWoqcxLJiBK3MnglcZ/kR+/TT1VGU4Cp0kZCeXw0D7iFmGmTQIgmwR5VZS06n07DmJcD1mGiVWDp3m8MrNzACr1mzXuPMKM/c7EZNM9z5HluaycK0DgR/hhM6HtFOP68c5OOp9ek7PbXW7n8L9A+O3CCqn/lRXL3gv3F+qWbwIRPPI4icC5Cw2cLfh3FQx3UEEcR4lgMUBRFC33pXRNiMFKEe6edJBh0u+h22kVHIMUabl/zztPg3HVr5pXzvA5VMaD7QXUj+3z5QqaWumX40tUBrqugWm0oGbo6QRiXNVOW3auc7g7Y2f4jKdBZWFbRHwpO4C7WXSlRxq8VGCYRoLGFo745t6AtNSiZ88VrR8BDriH9wDvfgdFkirPhENNZiqOzM0xnKU4vhji7GIJzvvTTaVtJgu2NNbSTBOPpFOPJDFmeYzKdggHCh7Szjd2NDa0haWlSmQzgLj5fTUxKdULaCy/wsESpy+Fk8dacU670XEcTmseUFwpOcMHEJ7HX9R35pHlXCvYBzaK0mLIgjkWb7axnViNdLdNaBfk0BN9vt1xlbHLhSen4Jq3SBSQY0flc1R/Lv0SNeaSMGs+5jjm7MIcKcqMKaS/e0hvaS/xapU+EO2mY1VMIn5zHbmiG2LnIME1THJyc4vj8HOejUeE5LYIeakD6f/+p78Hx2Tlu3TvA2XCEP7x1G+fDEV65e4DxZIIsz5EvWYJttxLsbW2h3+3i5PwcJxcXmM6MKrvW64mghvU1tGRQA9Cc8Zh5T0wrUjIsTFgOY+ooVOGvM9SWKqBYNJW1o25o9jx1LaIvjcxnNdOrdJcOrGAewWeO8kKmybrPLayxlFx28EZBFic3qQAW0oadhsnoVY+JK+Czcvvgmjl9pj1r/XjVQFm/6ZxFOvKPYKda8aXdUxk0msNsRfIYVLz10yI4l6c3nOHeyQkuRuOFWGFceqgBaWPQ15Frm+MxoohhOJ5gvd/H9sY6ZmmKi9EYaZZhlqaYzlLkeY7JVGgxaZYhveQLpzqtFp68fg3bG2u4GI1xMR5jMpvh8OQMWZ7jxu42NgZ99Lsd7SScm3jxO+PQpvaSJQT/XZu5PAimp6ukUJ/r+I6WOVbzRjeGb16uPZcJWqlNZWjp3DOmtkDyOqDPAt9LyG0i9b2FyPXPef20OoIOcN/yamGlXsah9Vyo3VMIrFdceFLrNFy+AFRVl+c5RpMJLkbjpb3K/KEGpNfe2EO73cZsJkIPpzMBNGfDEc6HQwzHE7x89x6GozHuHp3g7vExhuMJXrl7gOF4guPzcxyfnV+qDTubG/h/fc/b8PqnnkTEmAbFb756B6PpFK9/6iaevXkDrSRBp93ylFAlt9q3vQEMnAN5LuYdi0wYp6UlOQuhAd9oKjk/6NRUym+i1ZSapBbod1tUWVUmJ9/3RdYPzIGXnHyxuKjUijwmXm+tTOZR5nCa3qclybKryA0GCgUL6XscyKFe76IkTfGfAgZtstdmNgVixqRn1WKZ3kR+C4PpGHpUJr3ni3OpoDFMZylePTzCy3fv4fT8Yilr/qEGpF63g/V+v3B9NJliPJngfDRGt93C2XCETruFKI5wPhzhYjxGHEeYzGYYjsbCrOeo/sIkUD3g3VYLT+zu4Jkn9tFuiZMYLsZjdFotDCcT7MvTvSMZeNGEtLoPMSEKdmYo7cgYjINrkE7QGvOozJfja+ODTPNE8c1DZZGIyyib0jzA53uWVzFOVhv0/3PUx4u5BB9neiHU0maDa6bcdFcoxlOXO6Ys1C4S2GHMe2QbiPzGSxd5GRng8azs4lVuQFDdzfIco8kUw/Fk4dF1ih5qQApRK4nB0EEcx3jNjX1MZjPs727jW54aYTqb4fjsHNNZinsnJzg4PsVkNsPR2TmmsxnO5AuppvLabJZilqWYpbZpr9tuo9NuYX3QR6/T0YemMsbQbrWwt7OFWZphrd9FHMeFKDwDIh6Nx/mubLjGZO5ZiaRcE+4qPgqm44r1XyU1N3F8XxVDrqI6DNaVXKuCEeoEdtwPCrXLHYE6Asaynqk7R42jg6TxBTgQ4StQsIlaU3UozYaRPUlSO9IKR6hPVEus0R+fea7KV1lHM9fXaEOchW0JE9ZiNz9r2Dqcysx4pVmKw1NxAvj5kk4Af8gBicOH7kkcI4ljdDttrPd7OqXRfMRDOzg5wcHJKc6HI/zhrVd1QIQKksg5F0evj1EApE67hc21ATb6fXQ7bbTbLd2KTquFve0tnfZSUqcvOIGbz+AEp2DEzaQKvVCvWZPqL6q6VMfUFZI2l0GUodQNVnhYtUegfPzrluFSXV+bsj7Rec3AhA/D2osH+9OuzPrO6Hdujk1S2ZnUohjKn29dEArmX8BaKZYveZ7P2qbyODc0CFeRKrOQVrwj6fDkDHeOjmVQw8pkFyDLYGqRnjTih3Wv2xEmvziKcH17CwNpWut22hiOx+h12xiOJzi7GOJsOEKWZZjMZshzjvV+D2v9HjbWRGAFXQD+loSbXRZ5ZJnIadqKuWDdlpJU1cEoPl/JVTDVJqauULj2sqis/Dr+pKtur4+aPsFlhZ0H6yP/+2xwGpTUd8brdSqkYbjXSxi7uD+vmYwWUe+dRi7I2ePH4d30WtV+K11FQsZQcDBLNKNBDbM0XWlIRVIaEv0N+J9O8dpar4teu40sz7G/u4M8z3U0XpbnGI7HmKUZXj08wh35oqpX7h5gNJ2inSRoJTGevH4N/V7XetB00nsnoL6mXjVMmk66JExzRkPinHiSZDq6N8MqWhWjgKjKNBGgJsC0CD9GHZqHYdbVdubRwJr0IRQyHErX9F7heWl/BEqZVt0xrQ4WaEhcbko19mhRjxUWJjUmpeoTBlxoN/EfWdccKghnIaauTeXFc+roJ21LWQi8b42ETMPuszSHLJO21jQpcvLFit1Qdeq6oRO47ZqmKe4cHeOVu/cKFqNF0UMOSCGqsQJhTHsA0O927BI4kGYZ8jzH5toAa70ezkcjMMZwMRrrEyI21wdIkphMELuOoFTkMz+Ekik7IxRIlXbLZPS0pbJdjyDVYeBV6RbdhstoS2XPrlgu5d6oWhJXRkK4gmb24iKsTwoaTU3M9bv6gAyIpDpmQACFDvI5nm1BGbWsnkUTbpbnGE9nGE2mzSpqQI8oICmiwBSa0P6nyJg4mihiDFvra4jjCNPpDLsb65imKRhjiJg4zXvQ7Vr5qkGJijmuhEMWp/YF0ROPWWHh2ryJImO5kW5es1wTu/gyzVRNNJh57PaLGJeq9E00t/kA02PimaeUOTS5KuLBH/5LjMkXyNXsUGXLOKT5j4WHSQVEhIpooFnWuUa1rFJzsUpvZSZ3/J2RZYfuizTuLRWZfHhyhnRJ0XWKHnFAUlR30diPQpw9x7C9voattYHECG5PUAlMVu4AKAHOBFYTSJktlPZjCYzqGpmoEpSMtqQVbm9v6pqpCu2bkxYNQC4z9v1WtCz/R1MTWlNHd1lenwnnKjVcn6lKtYPSXOOg576+WvhflaPnPis3wVaBvHWdyIXWUqroQyjopixvlblTCSju860KmBHtZnLDq+ITulJTv2Xqg93XwHcO4GI0xqtHxzg8PcPskgcJVNFjAkh1KWzq02HbZcy2JoMoWutEgCvk/0EA1RpRqJ75bDIPgumuyv8UAqFFakllaZqC3jza0qI1PqFR3B+qFZmo5rsVpOBIc2WmcKD2mmvSLl1tzXFWz64uMIXKuBwp5sCcwx4ITwgBUIikdjiVJ96MxlPkSz4b9KEGpMXwUV8hPmBSDBCFe1ZgQZ1GOUoWh5yw1K6ubsgIIy9UVlVVY9JVLYQ6UnCdOuZx/APNta1QuDZtQ1XkXJM+zmP2DIFbo3Fi6j9uzYNilBb0pK3LKOtoH94mNdWMhQEC5KhUUYf+z0lrIhmCRTYZz9L2unOFEy8WdzaxlpTbZH35xj2oValm6cyKjxgTJKkF1gWnOOamJfk55zi9GOLlu/dw5+gI09lyTXYP9esngGVL98R+Bh5UjuY2URWaXqZ9hfLIyxrkKHSpv8VQFTNqGoEVMgVdlhYeCRYof1ntr6yT0edaVW/zNi57/Ky6TPinewOLnLuiCgMyzcFz/rbU8b/No1V5yyT/z0tuAMl0NsPFaITRZLLSkMqoKsxysUzO/m5pOLwCLXzptPmtTlbm1GlLUnZbxH3Chjz1l7VtvvuLoHm1kyZl1zIl3Sf/TOP7Sp2mWjtzPhvWV9WWhfgY6Zxk/iAFHeJNVAHGFKskmqGjNFn9YyiUXSt6zW6s025uveq8zni6mk8d8An9NqHvYY3Ha9nxJWHF8SpcA3A+GuPO4cqHVIvKHu5lTD92ebo22xSC5mZDTpy4un1KsykAi5lMeu3J3eu+ckW7mHvDb5Ss6++6Yv9SEyl+WWWrtPfDt+YzKwZNNmZS6EtmsjLr47LtuSy5QlyofFdoMPupxH/GuCe/UYOAOx6sXjyeVZ8bxUcBn7ShDlWZu31BC7XGmxsthlHQDinNrnBSswNqSC9GI9w5OpJRditAakw+SXhR4GSX50zcyvQ0OS/8qtUqWzCUZfuTuhFJK2pGTf1D9wvEgnQ1VreaRF4TXjJEoeCVyoAU+h/Twj7h1YEgiIKlsL5AZJvI61OdbROl0Xh2SpXB/i2/Fi4XND4nnacyHdQg3zG3THokAQlozoTrghTPiZXWnZB+VUSGtzpt4uY+/a3SljeCmi5CFdsSdpPxWDRTXbQ/4irKayLAlIWkL6ptKqqstGyrncI5TQWfuj6vunujmpBP4HLfWErNqnSPVh2ytUMjjFGDlZL4C/nobwWAvptOT7TWpzQWYzcs5PL5XuYJiCGZPSY23WHZShusTN+4Jy+HZeKUvkoOEdTwR3fv4Ww4XNop34oeWUAqozINqpL5qP95wAbhJDYTtlCIt133m5a1j2cRea/K0U7rqh1e/QA8O0pEbGpMyxhn5vygmog+8JcX99/4vle1t8z8pUGJIwhGxQb7ekLhzRntAC8JmSNDAtFcUYvqq09jKtwjSZjsj8f0MpulGI7HGE9WYd+lFLnRMlrZqF6IIRW5Wp1WIogt8zE7A/1hrnHnWqhtThK1gbAOKVnQt9iWKcm7dT0qVGb6rZPnUmMc5Ck1tOgKCoUY03u+9PNQaeg1ivWXldMkgKkyRN01MHjwqKzXnJu1qbRXqqm596xwcTedp31l++4KbmQ36srpiB6fmkuT5zmmWYbJLMX5aIST8wuMp9OVya6MGIAIZPMfoy+0ErRw5z13a5CXQ17bQtk16lGI5OJQ0GYtpBsx6YytnkqeQJHh+BZ4nRDVMloEGC3UVFRD0my6KVXlaZK+SR7AmFzUlpDLig5NovncebEsMJo3T915GwQv+Z8bzGClcPh3cAyo6Z3bvmAur7vmRwZYkXpum8vAqBBFWNB2isDkBSOVl94ieXPOMZmlGE/F6d6nF8s31wEPOSD5qCD0qEHm7qRrQBoIShaKb8JyFDgJ53XZSzFdWQvs6L8lmFwWIPXXDbleFBmDSsX5ZwVpE5dHAF81NcZQgyPnNnOhaZbYRl97Fk3149SWpNl7TFbWKfrO7aJASdvgHn3k5J2jeaFHbwyDzLpWtmTqjrSrJGZ5jvFkgovxBNN0dmUm6YcakDh3mU3RhEa1Jx1pA3OzFKTkQzDPgpylBf/D1mp7AwrxFiN8cZ2Qcwa474MhC0qEukpndsUcWiSwXHbCVu3DaKpdFL6FLBbce9X7UJr6lYLt80jBhTKZfZyUaA4vbVcTKpPEF0XBZ6qn8/xa6bxRtEFtQ5VR2iRuf3L3ul0Pz3PNPFRQilV8YR4xJ4Gxdii+wq2kcz6vUDZiUpzOZnj18AjH5+c4PR/OL8w3pIf+pIaqcWJQ40//Nzer9ioYQYjb81Haj31MpcmjK0Kp/T3I/Fjxq+5hyWTVbWwIIGoBhxb7ogIYyuqoQz4wcu/TP692ZBqj/5q0aTGM3bcxYDF1hebAvHPD16ZSAWPxCnwtKgMjer+S1Pr3PJVyfxkto45QE6i7hMO4NpV5n2SW5xiNhblumqZXoo0DD72GFA4Nte3D+ir5n9x1nzw10THyvYLJq+9CknFP6LJaR1pldDlhqhHSPHNv61Q+zYfZKciCKQRHeD6tkio0FffaVajy89Uhx5ipx+mXoJUOwjWQ0/yBkh2J3cfYF6ZteOw3NDzavVbW3tBvu7olmOhqjkVdv1WZhk7vRVEzebtYp2uqq9cu+ll/PF3RlJFHT/ZwMZpGtUuF9zOh5ThCNtX89OtrLL5m+qcoTTMcnJ7i7vEJLkajmn24PD30gEQ/FTVx1hcZDy8+dPLcOK8221iqudLulZmCKR4jvjDJN3VQhAKjEpMExSpXE1LJbDDi1rVFBii4obmXoTrBB2XprF4xGDsd7PcOFYI8YIZbPLuSdhBZImR2qzsmdRhWwczjKaNJeVVtuiz5ovb074Io6Jq+ytd0qL6Q+XEeIPSrAp42KfNWxXg3AiVvc0k/fEqmWuZqXkqg8XpNOcT7n0SppXNrlqY4PD3Tb8pemexqkm+gfJpTmTZlk7uICpcu0bJwXZ5axTc3UkanYNaUY8q8ZIxR9nf6UcPstiimVWXqm79g8qeJ9t2+f6n6mcQ2Zl8z34sM4zJ11UpWYnZa1HNcpvYbWrdN6vVpJPTzflEhqq6yPZZqXt0PH1NSVh1nCdSjYoaccxnUMBbRdSuTXU3i9Vi/Th4ypyjV2PwgEhw1sfklYl2MNLtpu5n66iEmpXihHAVsdFZ6Zk8Mqoa7rfNY9qys93nR+sj3bOoIEoXARadr7gKvZVLz3Ob0nrarqhASZQoh7XW0qWA9VEXTphnyTCvaGwKmpoCyLAAqtM+xFKl1pjV4r1naz6hVP6vMc77xKDMRWi4vjxbmcoNKyHHMvK5PLXSqQqicUIWW3kMbp7QjbvfHHWhV/ixNcefoGC/fuYfTi+FV4dHDryGVUYiZea9rECkrz/6cr1G2YB/SjEydTmUusw35tUJTqKBVPNxUZWyZx3ndyDzhK4owW11m2aQpaHs15gGqzVKXFTrUOqlvXahZLhXqCBipf/R3HaJa+FzPu4GZs5a52NM2u5wyzaekDWXCKmD8zo1a6Kc8zzGaTDFUGtIV0cOtIbnPNjDmIXt0le/J/m4qVRqN10bu4lzFPLDtuFJC9ACfifZz6gu0vSARMrt9V6EgVTGCeU1LUhFxwMhIrkbJ8DORkJBC09YNMZYJfJ5IJ00I6JROLt3SNcehyqdSRnUY8EIBqGS8Af+4FPrnSnDOuq/y29UL5OG+GBIvuVpT4GkQnzGpm7nrXv2oeMW5HKfa4d5MAiKMybksJ103syzD4ekp7hwd43w0upLgJWBJGtLLL7+Mv/7X/zp2d3fR7/fxx//4H8dXvvIVfZ9zjo9+9KO4efMmer0e3vWud+GrX/1q84qU34SR0Xb/PORKfnSyhq4Vq2aFP1pfDYXLao+y/XJpsuDS5Me5XQ5hk1ZbaJvc6zQHHa5lUpXkHmqnV8otFEXfLuqXpN0xoeWWaRZlGnWppsAAFpn5qMaYqz9/LtO/mu3zZvf0b64+XJKqzK2++r0WgMA6Vg55y9+C4riFxq96DEg0G+lTaHztT6bXsOL+6v9COtUeQENMaEF6+1Em9ToCKyN9iOAMa8k8SNNMBjUc42I0DqZbNC0ckI6OjvC93/u9aLVa+Hf/7t/ha1/7Gv7xP/7H2Nra0mk+8YlP4JOf/CR+7ud+Dl/+8pdx48YNvPvd78bZ2dn8FTP1n4eZ1VjbPrbWeOFy66N42zWNE9QqXF8QlS3QZdRRVpfvnmtLL2aS/y0IRBc9DkEwUNdJWqJk6z9HjimXkD0afZ3+VGkoPqr7TN0y6wYU1QFGxcypsFcQQHwak9MHtz/qt5v28uSoIbLdBp6cdBVAtNC5GhxqA4kAkGU5JrMZprMZZmmGNMuQX5F2BCzBZPfxj38cTz/9NH7hF35BX3vmmWf0d845PvWpT+EjH/kI3vve9wIAPvvZz2J/fx+f+9zn8P73v3/+ylnhC3Hshex59DO4/dB8K5G8xA9mfRZ9VdIB7raBVxxBQtup+xRO7yVGRPUrnGSi6joMgNlMGwANHtC2Ok3N/SrhuptRma+Cmo+oaYZz98Q0w7zKQGne4ISm+S5b76LyVj4fLrQlDVQM4qWVDFZAhBpfRtZinucFs6Z5bvWXhSjDbhSHbIvUtHQkrDpj09pgyEGaWr//akKRiRVOr0LTYa8ba1KS8gAMx2Ocj0Y4PD3DcDzGaDq9MnMdsAQN6Vd/9Vfxtre9DX/pL/0l7O3t4a1vfSt+/ud/Xt9/8cUXcfv2bbznPe/R1zqdDt75znfiS1/6krfMyWSC09NT6682aUFEiqO++40Kq6LwwzMMiahScz3r5Wk7y6BKkxwqFqFOBFB7ozt0TYFmUVJomSZRWj6bTxOpQ/OGULvXKsF9gXOxyuyoyCs2auXEo3GTT6PBlrch3Hdbs/GPm6pMJaNbNKzGNH7eVkSiuhZ4xly5AXzj5VEyOYA0yzCeTjGZzZCmGfI8f7gB6Q/+4A/w6U9/Gs899xz+w3/4D/iRH/kR/N2/+3fxL/7FvwAA3L59GwCwv79v5dvf39f3XHrhhRewubmp/55++un5G6iAidpzQxq0R6P2+Z+MdgTQxxvyQ3EvEJlJaxaD+SyjKn+XSaj+u1rtyGpCqVPZSQv4ux4wz9S95v5FUVQbDNx0desI/bnpQ3W6n5cBrqZaZBmTrhMJF1wvNdpZl3TZnvZw51/RQDHfmrCeizbPKaCBEYAVWEZScyp5/nWA2CdsKGGXeAHsvNweIy+gcY7z0QivHh7j8OQUs+zqousULdxkl+c53va2t+H5558HALz1rW/FV7/6VXz605/G3/ybf1On85kHQg/jwx/+MD70oQ/p36enp5cDJd0I/R9pCFAw7zHAfQFJFeM3z7i4AO1oPCrRcTDnLZ9una6cVas9VsNqJEOFhHpJiansWcsU1c0kZoYqgPBm92gypc52NAOCy7TDJTpedUGzLBinbhvcMXHLr6KyNGVzwH2eYQ2gWkug9zjnBXOXuGEvi1rKOhNrXLUvOAdV++l90q5GwoXbbrjjaOxvejgYtMW7UBzJK8CM43w4xp2jIxyenmGWZvXatUBauIb0xBNP4Nu+7dusa29605vwjW98AwBw48YNAChoQ3fu3CloTYo6nQ42NjasP6C+JNqILLNQtXYyF4XUaN2GJdS5QFqEaSnMQMrBaN5IsUWaw5pSSLOZV0OqorLw5yb56wDBsmkpbXCHpeFyVya5KnD3PTdqUqyjbRvi1kdVkIJ7JbjaiBuBc2CaznAxGmM0mSz97bA+Wjggfe/3fi++/vWvW9d+7/d+D6997WsBAM8++yxu3LiBL3zhC/r+dDrFF7/4RbzjHe9YdHPmp8IErbkAHLDxmvg8dmC3au91NcFDVXt1dfW3eCbShEGW/eXW2BTz0jLmaWMdLYSmXQZ4uSbCkJmwrtZAqcwcVofheZ/JApiRr29l41tpsiqYvkU7lZ/DHYPKOdNA3jQgLzKWmTRDz5Ups15jwZl7fhozjDbXcbPUtWlOjUHJ+lP3cs5xen6BP7pzD68eHYtTvq+YFm6y+3t/7+/hHe94B55//nn85b/8l/Ff/+t/xWc+8xl85jOfASAexgc/+EE8//zzeO655/Dcc8/h+eefR7/fx/ve975FN0fXWYeqGZ6aABVpiLmuqjhPzJ1DxDYFJWE1OU2ae78+CKRNBgqISJ/qmmMeBvIByKLKWib5zGrzaKb34/lVm4UJ2UvMW1atYhqYU+uTx2QaTBd2P3CSxA1EMWPFMU1TEV13nzSkhQPSd3/3d+Nf/+t/jQ9/+MP46Z/+aTz77LP41Kc+hR/8wR/UaX7iJ34Co9EIH/jAB3B0dIS3v/3t+PznP4/19fVFN2ehVKYli3BTRr7PUVAJkNE1E/IzPIzkt4EvqrxwGkrajn5FY3gZJl3XHEf7NI9AtsgxCZkcm5TtE1DqPGffWBfqpb/l0vVpltU+RiBkynPbZFVYSOO/V8RNZn/3mSILhcNsMFZVSKEwzznOhyO8enj/fEiMP4Sc7PT0FJubm/idf/UZrPd7Cys3OBRKOw7dlroyTeOdvPJD70+A+q3y0jzmLo2CYaScem1fjIa0VBBkzIovCZntwtnD5p867Q4xSl+6eTSUMlNZnWtNqAqAmvhkysau7jj4TFc+gKgao7pzoKp9RTCS/3mKD5ehM+rlZcBIfFYT3XfojkfxWrFx8j9G+q6qVe1msHGKwbpuX2NIswz/n//86/jXX/z/4fRiiJfv3sVoMq3RF+Dk5ET79i9DD/dZdgsmawK6c3RZpgpdjw+MZFn6LtUk6pEv5Tw6yNXJLWH7SVMwqNtmK9ookOcyprJFmL7q1FFW37xlhsZlUXUAlxvby7fBAEP9kkJzpFnNUjGpfd1JVVCKyj3MMAYIF4z0bWGyuxiPMZ5OkOdXr6usAMlL8mEr34aHrAUaSKRAyQUnqvFoM5y3DCXpMHHulOTVc5lTHmA92GdpoM2dh+m4497UjGe1J+Db8qUpMwfOa6qbN8+8AF6nv6H0ZURNd8vyoy1LG53X72NrUPWp9BkwWV5VwAqHu1vFKsNOKgIbzi6GuHX3QBwf9CgENVwlpfKsJTrRLYlhLunJ/2Ctn77JrXIGFhuDvb/INeMVjjwJNCU4vxos8qaMpE5ZtB2NyJvegSQ9uPOTzz9SJ+085fuulz2fOkx/HvI95zpgEwQzS0qokf4RoXJhpSwfoCYv581BydThzh2q5lTMZ8/aUclpiSrKbpqmGE0mmGVX7z8CHnJA+uJ/++/Y29nGer+HTquFrfU1tFsJuu02Ou1Ww9KMHktVZgaIc7MQco4yMj2KEqD+zmBviGXQ12WIGeBE3JWdxlvpqKXX7JkXLLMpVUmdtaKOnF9qOArGyTlAKdSWpgx0EQBexyzoo/sRpVYJRu5v56GFRmnRWlFTTS5YdkU9TalYH/U3ueXXG5NCuxQ/qdVcyaeY9VNnnaUZjocXGI4n8nXl948eakD69d/6n3jNE3t44tou1vtdvPaJfaz1egBjcwASYB6aBCVAmMggNBg/c3BWolbRS5gPNb3R+/q31JaY0KtMJsh9Bh5Nq5QeYHsdIdu0Ld99WWI2bUIuqFzGpKWobvDAVUfx+doybxBCrTxc/scJ06vRpjp1+tbcorZxaPHHMYXPS5dZi75n5J03mj8FtF6f5EC0Mx8czrIUR6dnOL0YyldN3D9+8VAD0t2TEyRJjOksRb/bwXgyQ6/bwfb6GrY31hBHETrtFqIoQjtJ0E4SRHGETqtlNiaC2rYBSxWWnzVlGPMRyKAkGp9N2OQhIEX0fG7/J2+XtIzzQvo6pkerWRULdBnSu6Vd4mqXRtO+lPmLfOnup1mrli/osnZRf+GwxPFA/fP4hS5Nwvwh6/AnuUoholJwUGBUUobrGghXBv1Y8pxjNJniQr4d9j7JTQAeckD6H7/3B/jd1jfRShLEEUO73UISxdjb2cLe9hb63Q5uXt9Fr9vB9a1NXN/eRL/bxc1rO+h1OkjiGHGsDqvwSBzcOAUZQv4AYbBzTxkuSICWkGMmjesvMr4kuWW2wNxqLBJup1vGcq4DRnUk85BkyKlmRE2eIoGVX+XxlV23TXVMoKF6qvJcpkx1/0oYY5XJzeNEYu4Vj2m1cl8e5tNYATM2VVGMhbLl/GILkHqammDrlMUYARai3ri564+ZeDA+y/dsluLO0THuHh/j9GJYs7zl0EMNSMfnF4VrDMDx+TlOzi+w1u8hy3Os9XvgnCOOI8zSFFvrA0RRhJznaCERmpJ8v0rEIqusKi1Jp2k4sbW5zsmnf2p7oZK6VYomq8c3/Wq2reb9KmZZl9H4/RaOdkc0WDVOZfWH7tGIt3nMdiHfxbySfJ12LAuU5o3ULDSXTjXbyjzvNKxN840NNYfPT/No1XW2AFhDVhAUaposqTUlmIsh5znGkylG44nQkGqVvhx6qAHJRxzA+XAM4AhHZ+c4uxii3Wphvd/D+qCHbruN69ub6Lbb2Fxbw9b6AO1WC9vr6+i0W9gYDLAx6KOVJFjv9ZDEsS47vPlOwhLj9mKc68kKcKTTx+LLIXOg1MLMJKSfrFZ7mgBH3XDmeUO2VXm8AEpcv4xNg5IGqbCI79OAfGHhTc2YtIzLgFOVWW/pYKSlIL/p2TUDhXxkVvvJclhmJF6ZiTRYLzHXXbXPxH3WQd8095k6XTDLyXcniW20kXUVy8o5x2Q2xWgyRZpluOrxoPTIARIAnI9GuBiNAMbwR6/eBWAefhLH6Pc6aCUJbl7bxRPXdrDe7+GZJ25grd/Hzb1rePLaLvrdDnrttgVIimzmxchTFqtYrG2younzdfGiULidl2pG3vgI5sw6ty7NX+zJfRkzgwtKlJpH2dnmTl/AhsVUHFGP2f+JR+FJW7e/Pu3nKn1AVxFCHQqKkbNafPPwx7Lyytu8PAY3rx+UWjW4u25qlr1I8oGSV9F05jNXQVDFAmEFajATcKJ92bLwnHNMpjMR7p2m9xOPHk1AApTA5/ghIOBiMo2QZTnOLobotFoYT6ZoJS30u+fI8hxZlmFrbQ27GxvottsltZCH3NAZX3moasCkZyepYFwOADVidLag67VdXwbUCnldk0/1ADoV+MpSAgG/8gCJeekqwWhZ5WuBTV+tH323iPqriLmz4WGYGKiaG7QTxnbgKaRwqZUk2N3aRA7gmdMzXIwnSLMUk9kMWZbjfDTC+XAkluWS588jC0ghynOO8XQKBoZpmuLu8QmiKMLXXvwG4jjCE7s7uLG7g2eeuIGb13awMehb+W3/if5GU8DLUcklLd0A3hMaOJ1PjpJVi2FZ5oiKpIHwUdpsJ0OpDymkTXnrDUjhlslOa4oVJkHFCLXpCea7/NkUlHwmH187vNLtHFrVVZrr/PVYOn7tNrimT64KqoqScMq4DDXWgOV6DOWaZ8zr+IZCaYt5iqZ7N7+Ym1RbAiy9Su6fJJmsT8YEm9gcDPD2b3sjpmmKb/+WZ3H78BDD8QSv3DvAxWiM//H7f4Df+T9/gDTLkWbZUufjYwdIAOQZTRzZZIoxOTxQPdw85xj0ujIEstS2BjphLGtbAY9KzHclxT9owlsTtlGbyZR10rVbwJHCQ5qfzzTqKcvzU1wjYHQVgHA/Q8KXQlraejD65fq2QrTMZ73ouVQsL2CvNzm85SRJjN3NDXAA7VYLG4M+zkcjJHGM0+EQL92+LbbJXMHZdo8lIIWJYa3Xw/7ONnY3N9CKzfAUAxpEeoAR307IGO2pSuNTEXX0JOOS4QJa46kbSl2XfA5g4mEg36Sho2FEW7jicFvUuVpueqMlFtsdrIYXe1PQSkXHyA+/llBVx/32P9Wh4HhJ6doSsmuSKyDIikzBnvKY1LQva/ZtGlDi95nV0MA9ZTTxl5b5XQMthaPfeNPI0mXZ8ioTPiK7rhrWDwC9Thtg6+h1OwCA89EY//P/vIgsE66MlcnuCokBWOv1sLezhZ2NdSRJOKABMDzM2My5DLTz2Nro94JZiSShk52YFZgnTaUpyfldBmYFbcCxqNGdU6FQv3klwGBEHUgbGOQBs8xbPQUpX9kmof5P2qjcjjY0yTnBIjSPr2++8X8wQr7rqeNuO8KaKocvSiw0B9X1UF/VPbcd9JNzjigqvgQ7pEHPA75lRMei6fMKpafjUrynawblElZgD4r954Sh0HXPGEOv00Gv28Esy9DrdDCaTLC5NkCaZciu4IV9K0CixBharQSDXhe9Tsc7ue3kagLWKJqw9HnIJy/VYsC+siomv7VQGwv2DTKUaEn6uwIQyd+ggQBy0SmGZBznpgi/JqCOgVKJuS7Ln0XUF3p+hPGqhU61jRpUR9KuG5behBYBdEHzKYd4ERz3g3NdLb8qktP3u2bLjdDTQDty7y9bYwjrSHSBiolXMYX9RTBn2hKgms5mGE+mSK/wRX0rQCLEAGwO+nhq7zqub2+h3Uoc/mpPD66PHeHEIWyYZakPIsT4nPRUEtc6So1FGqrAq43Aw/C0xcUYNmrFU9R1G3FuNdHXLi5FOd1zW2UzGg5TacqkSLOAfdqUwRFnjBl96iKVzmqVHXL6EcZB2+z0W9VZxazt5zSf1GAHf8g+VYR81GXa3OkfzVtlvmxq1qwSyHwgTs3hZf31Bfv4zMSXBaXguLoBIUSrEfk8bVUfjKR15xqZz8avrSwFshIGTGcpXj08xsn5OU6Hw6UDr6IVIDkUxzE67RZaSQzOObIslyqzuM8kAwR9htZiLl/Y8xLVkJZlvik4fpn6AhhRylkZl63XI6napjuPpsGkRgSpnHiYoMzqr1E+M6u7HqlbM26y3oPKF+fgjFn8w197ePTqaA6K7FlGx4sksL/IX0SrXNJcVQ1pMk3n9bHNvxa49RGiQkSpqDSYplELArZnUiMottShSktMYAK6l/M8x3g6wVCe3nBVtAIkQhwcd46O8dU/eAnbG2vI8hybawNs9PtYH/T0iQ6tJNEcwZUvfUvcCoUtwS1X8rJmiUciKl+MC2A2Rt0zk7UCj5rwB9f+r8xp9doltadcKXEMkWWysyVhPexBKdPOV4iyMwmsArjFPrxnLet76psGhIr+ev1Nqtyqx+tRnow5TUjB5qWPahaHqbYmYAFhefqgEFCDqvxMdcpRsqQL2ebDP/4czTWjun0zig1zrqiK7XVjAWbAnymymYVrlGMWTJfn4jghdeDqVdEKkAhxDtw5OsbXXnwJm4M+JtMZNgZ93Ly+iyeu7WKt18Nav4dWKzG+bwuJJEtSYEUBxlWTAwvWctyqY3JU8oX1swlqFJWP6vw1mIFixlxIY7rcApoX6y6AtZQL3b1XzGX43MJYWqplhtP6AzWhcWo25KAZDF75+s3N/5xp864BuMBY1jHfOXk9s0n3g14hXNUrYCzTPFMV1OEz67n36Z+vnNpgZDLa5ZD/y+Qvn++sLKChDiiF+k2FGFVWMbPJp/kQye2t2bmhfmZ5jtF0KjWklQ/p/hAXR2icXQyR5zlu3zvE2cUQaZZhPJlid3MDT1zbQb/bJRYtWxIHbLV5bj2lHLfErVBEkkngdK+ZNF52vSkV6lYaEV1ghD9rUCCrxdrLJfm5iGswqMlV2XCGjTtfOff6uwp5tERqazb0U31nPvR2SuccBOA8Zi3FVGSfOJc6GO2f+uKga1FDUx1QZUvDr1VIkUIaeNPACnd+XnYuhbSieahMwwkxb1/qqkCNJlrfZUmZ9e11QjQj3RajCyliZIpzcCRxjM3BAHnO8Zr9PbzxmddglqaYTGfIcnJ6A+cLjb5bARIhDuD47BwXozHiKMIfvnIbcRzLg1n7eO7pJ/HMzRvYWl8TD5BI1S6FQMkEd3G4YFNw/lrmA097fX4fVWAAyOou6kUuooLUyA0Acc7Bc8mYqdnOAibVKPUpmLXWNsDAc44cNRYG4TalfJVGzsnE+tQI/dslk0GfJa37QRkzbYxDuShG+MZg8IQ7eTkARE4nPA+dc2gE8prmSjSwuRz29pytM7dCwFdZk6d9dedyFVBw9znC0ZB9eWpoRvR7GWB7/blFlmH3g0NHNtqmfnmBClfyhYoahHREJADOMOh28G3PvhZpluG1N/bwfX/sLbgYT/DKvXu4GI/xO7//otiflOc48bx1YV5aAZJDszTVNtMz+WqQ04suBmfnWO/3MZ3NAvOxfOEypphtmJou/sKClJNpTp3sSkj7aZR2RMaEajfQ68ojr7qWDFaMwlsIoFqg6GhHgeQO73fyOhKq1d5iYZwwIVWwjuw0OYsNdn4bU6JksoSBXXauNNUArkpbqKK6YFvUOevCef12ADXW/qWXNAEgq1BrooorjCOOY31sWitJsLW+jvPRCJ12gtOLIf7o1btin+aCrXkrQKogBmCt38X1rS3sbq4jUac38HAUEVfStMuQPKDEC1/Md2GuqbY5FyfzYkGpmaRc0l6qBVGTHf2T6cz42VqHAV0tgsvb9mKzAhvg7NEodIV69qiJ0Lnv1YrsfnNaBi/mMWHRRu4Wv0j8m9SeNbiZ4km+Oszdo2Fz2lt5swSYQtsQKNl+n6IAsShTXdk8nMfkXKWp1WqbKqtmHXXb2dzUF5CU6MRnzifJoHxOamM/NT932i2wiKHbaSNJIgzHE/yvF1/CbJYuPOBhBUhVxNRxQuL0hlYSQy3pqunCJZeloETv6G+WimC+KwOLC0q+fRH69wKwyGc68DmemxJXCKQBiHy30pFr3Iy0u6aMbUslpe12Ed7WLLj7P7dTejUgB+T0p67WtFP1i3MnX0FCdfqlIyQMkyBJPWWUE8E+Uxuno8F138qCBOpqE6G5WkjLi3v0fGYtNw9N2wScLrtfKFxOUcisUwalMlOfL71bG1f+UD3NPQ1SQTQ6mAZ6ntFFaK8t8dFtt9HrdMDBsbO5julshq31NczSFNPZCpCunNpJgkGvJ05vYP7TGxTjMRvvXIZIyZb6i3fJFcmYqqSluhv+6pArkYakPHshhRmP60MKto7bwybw1cNcKnugwIksaF9TA+ZNsQ5taKKPtRCSG+qQT4v2gC8VPMxJ7yGJt3itdlQZlwUwqhEukLiSD+qIa/UEmzBTbti0BYBRHaoC0jrkrrlGgSGuCb88sZ2I/BTz0b7POdcglGYZcs6R88UeJ7QCpApijGFjbYCn9q5hf3dbnN6gWYgk9wu3TTyOECKFasXU4ZFuimJxHbOFyqMUpcsSlWKbBT6wYiCDaJoACq0dSVnMI9C5+GqDgHmpn7nqM7XJ58TpbzhRZjaH1xqrp2s6gEJ+FvpPQMu8NsPUbQJaSK2aiau6mTMg3P5fWeFqhko7FkKZgbRba0HF/s5FnOhJLMxM6wBN2TxvarprSrUtApT/NzDHeYsKmEattogrenzt+R1op8rvU7SIJUELRVwb7aRQJdJMZykOTk5xMR7j9GKEWZohzVaAdKXEALTJ+XZxxfl2gJkWdeQirUFrplFuc6uMDlqQIDhfuKqPi8NMag64e4X8tjH3nl+KK6nVJNc8nDLhkrppvhrCaNCaUtYvK5nYa6ZlFYYAg7ELtKP2qkxd4T40JWtvXdAhr0za1Yy4jnmuSdvmpbr1LUvTalwuMRPb5mlZHhA4VKWm9kryK7+nOL1hpk9vWMZYrACpBqlXUggfUlKADB7gQhZzcZigvWm2Hnjp+hz1wfZtQErdVeEQnvIC18u0JEN+lUKZMbl8lwpToMsdRsnJX6Bcc5AKA2V3Po2QMmwrjJ4+E84M42QmJzxfTVvsBW1ZSHTfjIZjPVvrh3mG2iTraBR2m5y5BXN6H51iHNVaR5kk32SPkb+C4A8Lvas0pNJ9QgFfly9vE6YZKqd0XOSghze0+tscqts1bVNbDPPMPx/nINNbVW7M1mGjhlwHVPuyOoBpmuLw5BRHZ2c4H41WgHQ/iDGGQa+LvZ1tbK+vyaAGwOKG0sxTAAYHakyUmPmteJjZmCYXkluUQ1w7rSTDl9lNSK9fxG+6uVGlnUv6VNpRzsFzs8GmsIHT4cHcp0lpIFIGO2byOmBvwkicsXfqUqY3Uz4QMZNXj5HVlBJGzEkdBIWYNVdIO7nNdBgnI1MALw6Dm0UwEpcZGDe9nme/j4/5zrVPiNujr1qtO0aBOEB1GLsv6Eb9viwY0XJC5VFhpmlfFJWaJnU99XSbUEnevGTqm36IT8bsDMp/dHB6invHJ7gYjStaMh+tAKkGtVuteq+kCKg6llO9TAAvoerF5Uy5hTkF7DZcPjxVZTSfGnxdrUlS8bhJkpeZd1BVBCMVsUv+Ryzm1v9WPTDrVcmrtcnGIfsH5dEhwdcB3IIthth8rQNeFyTBzh2h5uWCHiHBl8zN1VBz8/ow56AqTasOSMxVLy1dzg1m3WVOWoc8485lWfY6YXZ6BUaeXuU5x2gywcVojOksbcS/6tIKkCqIMWBj0MdTe9fQ63TQTtQ+JCsVQCRW94G64diF6DSX/xV+hx49LdRUuSibvJvf9R+YxSr6bEWUgjndsk1sqs0KGNzmWcyKkSvM6Usuu07lBK6eRyFOyOCA0t5obdZi5KQ4GwRDC9ZqvVEEnE7LdhANiipirpatyrEkVj1o6hqVn4sRdL4nX88Ma9KW7UcKhnZb0gZtkfNMG5Jr7gtpSW6eeX1MXlBSw80WB0reeuhxHYwc5qvWo68gX2O4W5ZIqEzFVuADBT9S1nQ2w53DY/zR3bs4G174pcdLUrWH/jEnxhjarQT9bhfddhtR1HzqGTNazfTAQh92lQlmEWUKsoxpznVPGfJ/bl1gWlVwrAaFX6QQrWG5Y6yOeOLkUzF9rvPQAzsBbQpVxVnlmvaFqLCYuV1OaPi1RY/UZwEUbZDF652RlJ3ktCzP2NShkG+kFpCVsGn/PJmfFhVdV5csk24FKUCvVW5BGm2QtrhgAvmLFwUmOa+7cMpSGtJwpSFdPcVxhEFXmOkG3S5aSYwkjlF84mZXc6kT1tWOfEkdqbPU7EAYURNGMZc/oDExgNEzu9T4FFojpH8oLGLWKxFcRYQBZNykmGcrM5ZByPZjKJOFQTANQDK90kIULjJlJzFCadgSyqlGYGuB9LN0EXN6wge3z7LTrVSaEQElpiKtaOMUKNkiPONMnBjCyLN3stHOuppFHfOdLxKvJHVjYGoSQKDa33Se1w05N35GI0TNQ1VbOSonoXex2CXYWpIJpCGmAaKSu+UzzLIMh6dnuHN0vPIhXTUlUYyNwQBr/S4GvS5aSYIkjuQ6pyo1HC5jLhQ0E8KVdGAssf/XJiIl61prLLh59m7MG44qzm5kWvIqaAsBKQ06GsjDqCjPrcHgLY1DV260CdsEI/0vjLRDvXOJ9Mu0lZGybQ2GO89GZfa1VXeHCCquaUib6/SrK7jW0goxLBJsXOuS4DEyGCJS7SmerEDHhd5xQ8ur5lLtfTwmZ4009etalP+sti9KPpfqw76K5dcqWz0tBguUvKfhexvAqRwjx8wsKDrnC+Eysq40S3GkAGk8XtgYU1oBUoCiKEKv08ag10M7aYUT+qR+OJqQm0YLIdVgNLdDuUFZdezrdYIZ1Ia6cvIhifG5yJ/wbK0wTNHKWSyeky+WQqWWrKWlOtInAHOIvx0R6F38tHxdn9MZ8s0Pw0Zq1fOlIOEqjYlb7aZCr2Jadn7NgaCj2jgBI5sv2XivGJ+jBTQ1J7uAYWk4Vq1h4agsOtQtc5FgtJBySu41Xd9ERCrcMOsjJPo4E0vPNTX/VJvsNqv2ZVmO8XSK0WR570haAVKA2q0E+7vb2N3cwMZa30jErvSrvnO158bcMH6LgDZAC+D2TyttzUl7mf0lIVAqM4n4rQcUiO06ie4IugBMXSa7Bm1fm8j/plrKsIgpTpntVLP0QzEX6TZOLhm71pCkdiKO9SG/6Rl68j+7u3b7mDRZKgHXarqr0qjyaApeGC5djW5/pJ6Hc3yqHFjGZB9U82Reo2kA4iQNkkZqjgCkNk8eUQlIuH0PXmNkDtUMsHB/LyqiTlEoeMOt077oJmpWZ+UaZYHvlPRjI8/ZqUMnVetdPdOcQ2+w5UyDEod4gWbGOUaTKQ5OTnHn8BhpvgKkKyWhISn/kRgm6mwWF9SnT2pTSXwawYKoXLmykzr+gMVJkfD4Lxp21wIisRJ8ZjJ/AwwwGNAxjTNmO3PTZqt2m+nudBql5xpj1Nt8LzuKLmRzAqbM6Zcl3GoUVP3nQE5A1PRI9J34OPS7looNIC3xf6/qsCukhPb3BEpvRE32KS2KagmHYbX9EuVfrh+u1gOYsWLOvOMsN5kAZDlHxjOkWYbJbIbJbHaptpTRCpAC1Epi7GyuY393G2u9LuF5ZHIRQdK6oH7xsonochtPCp9zmDvcSV/mlaa3Zs5mf74qcpUEoRX4TAnc89WsGjPOPg2J2VyvsNIoAMF6XkYbCZiNXMsGl+DjakiMvCba48toRsZuz8iBr5Z/ytHqxH2lRpqOmABAS0cCGEcUif7rIBM1jLI/iARrYohMVU4VZKTkj3IBJyQEMWYNsGqiT3EOUu052XDOBzfBlgRTCAEqUP6cQmMxgadoqs1ak7aY3m2jCvZIswwX4zFmaYbDszMcnZ0hSRJsra+hlSTIIXjLveOThb9uwqWFh32naYp/8A/+AZ599ln0ej287nWvw0//9E8jJ6+55Zzjox/9KG7evIler4d3vetd+OpXv7roplyKWnGC3Y0N7G1vY9DryatcMzuu7HPcc5q1h0HWIR007UiY9gRlmin6qMp8ocqjfzSvL73bjloBFChashnlnKJCwmTFn4KuAnbRP6ghsP8J+4L8832n13LJvb1/4j7P5bPMIY4+4pCnTpg/2k7fmLrj5o/4ouNCUMICIzLX8ly+ZVe2IxN/eUa+p/Ivo38QfcohvmfQ98ABxhkYIjBE8h8T1/SBuM4zYEw/h7JJ6ZuThWhT+jmn2lnHLE3bEloHVeV519AlNLGFaHEcUCYczjmKYemmjW5/0yzDyfkF7p2c4H//0cv4r//r6/it3/t9/MErt/DNO3fxyp17uHX3APeOTpbmO1K0cA3p4x//OP75P//n+OxnP4s3v/nN+M3f/E388A//MDY3N/HjP/7jAIBPfOIT+OQnP4lf/MVfxBve8Ab8zM/8DN797nfj61//OtbX1xfdpLlIm+x63cJmWG17pTyDUOBybTJnrl2mlPnIlWLrbSh01YpAGqZCcAVTFI52WAhun0EnrtB9P5aPXf+n16IsAxZj49xOox6d3X63rbpBVh0+P5dIwyyNwi3VlbqphiDKFRk5HUrf6zGoH8f6rqpmNBkZLFuj0wq3PNEplxu2NBZaHTS9YSqSjNNx4vYMKJkKXGqnjKF8blVNpwZ0Wc2oUT1Wdl54fEuninHz3cryHBfjMc6GIxycnODWwSE6rRZynqPb6YAxhogxvHLvYKnmOmAJgPRf/st/wQ/8wA/g+7//+wEAzzzzDP7lv/yX+M3f/E0AYhJ+6lOfwkc+8hG8973vBQB89rOfxf7+Pj73uc/h/e9//6KbNBe1Wwn2drbw1N41bAz6RoZ1TEWCZxBGo0w73EzQgh+Jw/0CUoAFfLUcnZ4kfuYXKCagJVVpWrQR/gAHnVicpMAZWKyucfBI5MvzTCkABkSURs0dpshN3VyGPzPVAMUk5UGuujyuBEhOfitUcrQ+VVVk7lHhQ78qQgqcPII0s8GAkoaForakxrW4dUAy+oiUo+aBBmbVRK6BVfeTPAPOVXmmr8IkF4ExDhbFiCLpH8ulVJ1H4FEOMIZIgpbAG+YobQrMuAYfG7LsNinAtck/r1RwhrGeLgiRKsgXLTpv3jrSqGtC9AmBhTIryM7BLKu0vVKLhU2mU3zzzl3cOznBb/3e7+M3v/574AA6rRaiKEISx0jiCOPJFEenZ9WNuQQt3GT3fd/3ffiP//E/4vd+7/cAAP/9v/93/MZv/Ab+3J/7cwCAF198Ebdv38Z73vMenafT6eCd73wnvvSlL3nLnEwmOD09tf6WTbHUkPo9E9Rgk+/xmkdfayktSHpyi/GZR+osshAYNbHVhxYTg2PmiCIwFslFydyC9If2JREm6wK8XN5GM1JFuFoSSa/TGk8uzKvR5Xednmzq1QyYW2WWmZp8pxIwyfDB1D4nYvhSYFA6ibj1nUY+0v4akyOkmZG0lUObHnP5x3OOXF5HTseNafBnUDPc/XNayLkFTPSPttOYwGU6JSs4JvGQ6W/RUXZNNKqm5K6r+gESdG5W1FH4wpxP+4lleY7heIzTiyEOz85w5/gErx4e4Ruv3sEf3rqNl27dxku37+DW4SGmD5uG9JM/+ZM4OTnBG9/4RsRxjCzL8LM/+7P4a3/trwEAbt++DQDY39+38u3v7+Oll17ylvnCCy/gYx/72KKb6iXFENqtBNsba7i2uYl+p+1Zb5z8ry4piV3LevLT7GYR0VuqpmKJNFrTu+eC1OhbDqGNgT7Jq0oDq2eus8tzrgBKOnd6LXicKykW+TvjtC9C/GcReX8QaAZma0GKGYNb19XDoevVxIxwUzBZx1QrAgcQmTYrjQyRKZuRfLKTzvOyZ4iVkctnI0NxmdL41D0F1Kp+1VQLo6SsmatEDHkuQ9szDh6pMsWAsEyY6xhjiOIIQqGKwCIhQETyORHBuzAXrTP/4AYzWE9et90XoVlFiwCfOv7QOuvDW4ZHSypuli4v8zKkZ5PScH31wIz6LM1wQE9gcNqQ5Tl4moIKPsuihQPSL//yL+OXfumX8LnPfQ5vfvOb8du//dv44Ac/iJs3b+KHfuiHdDqfmhyaHB/+8IfxoQ99SP8+PT3F008/veim63ZFUYS2jDK5trVhc0rd4MDkUZMUTH9XoGS97pc7C9MU6xTHvd99aUP5moKRFwgrwMkf3ss1F2eKo5PWm70ohMW5kr5eyCoIG2bPBDEbukElnDNAOf4VOFFQskxpqmkkJJxBRteRtIwZm4L0vbDcZsy0PFEkI800dYo5of63t+LqcqSZE1EO5JGCd4CJvSHF50QkaPIqDJ4zPYaci3LVPhUd4hvlUD6+OBaaa5yII7QEGkUShEUrjKnaICI5QEKb+opRdu5M9xxPhOXSvEEEoTXgvU6mv6WpB4Cpji+NOZeLhZSUx4uFCYGPY5ZlODo7w51jeQKDU2zOOfJsucEMihYOSH//7/99/NRP/RT+6l/9qwCAb//2b8dLL72EF154AT/0Qz+EGzduABCa0hNPPKHz3blzp6A1Kep0Ouh0OotuqpdarQSdVgtd+XZYwbgBXvbueO58Bsje90+ueySqQhWVqr0BwFDeqoi6uqSlckavzfECP+eOOhpFlKXqMac4UK1IaU9GC7G1I5Weq4WozEf6WXHCNEFvaFCy+CekNM8D3IEqOw75LmtwoVqGG0SiOskNcy9W5JSuwVf2P4fQiAAdFaiELqsfETSe5bKvTAJyxCF9ZbKKkr7qHmkM958Qb2cOfV8+NbEClKUrlBNcXuHFHlyTjZVIX2L/NQ4h3IwmEwzHY0yXHNZdRQsHpOFwWHhnUBzHOuz72WefxY0bN/CFL3wBb33rWwEA0+kUX/ziF/Hxj3980c1pRAzAxmCA61ub2N/ZEkcGWcyKTBrXviQ/tYSrVqVkmFyqQcYBTiUlyvUgmYngKsFwWdjqeA1MC054v3ZTnZ+TgAOX8RiuRPKQn7ZhU515J35qc5WoRY+dkTTlFzqe6pIO3eY6XJuD6zBpHR0GWaEsTxcjuTnVlFgk28cjRJJxW+VIcVPvU5LpVUl0g60qE2D6ZXqFsVOkNSRu5lueE38Wl2PH9E/lI1Lh3VmaI09z5PI7z4GIRYik/y6KhOaFiAHypIc85kKLanHwJEcUR4iYACXE6mmJfmi3G3nGvq0L/rlX5LSM3gJspXpJVLrGXCEhkKfQR67x3VqXddapj5jzo6hnlpXrEYfI0E/TFHeOjvHy3Xs4Gw6XbpYro4UD0p//838eP/uzP4vXvOY1ePOb34zf+q3fwic/+Un87b/9twGIB/fBD34Qzz//PJ577jk899xzeP7559Hv9/G+971v0c1pRoyhnSQY9LrodjrhV01oCZTbIAR1rQgUKlTc8HDbusut77x4ESUS1CWpqa+I5ES16FZdrsAFs2FTqybMhET7zaOwFqfWosjwGQWJk/vOaXXMJNQmQwW0gAA2BgEg0rGvP1UayiGMUlM9NAqgCyYWu3PK38KtipjNiKislJvPPBMBCwqQFGaLyDsJaBGkKU/IzSwX9UWMADpjYNJUqXian+WqMVFAyS3GHtaSPCPG7R9lK6DJHA76f0hZVWm85Vm8oL5is9C1TRU1rh+DnFJFr1Kec4ymMwwnk6VvfK2ihQPSP/kn/wT/8B/+Q3zgAx/AnTt3cPPmTbz//e/HP/pH/0in+Ymf+AmMRiN84AMfwNHREd7+9rfj85///AOxB2mt38XezhZ2N9aRxDHxQZjVrqVnfYlMRs0RCSipyc2YPg/MJbOMSV5rYvlOWTac97LT2bX1Vy1C7nJBSVYbtSRvTJVKozH94AQ5SP9VSDeT7YEql1uaGc+lpJ5DPyulvTAORIhE3Tm32sUZRwQamafKtrf0cgbpyxG/BYMGIvLMdZi/7AIHTHAKN09Ul+poDyIZt8edMSAnIxJRjGIyAMEeZ2Hrl5FyMxFRN5umSKcp8pwjnebIc46YxYhYDBYxtGKAMWmPYzKwIRYAladAnnJEcQ7kEJpSiyFOInFuXiKCHxApdYAboas4NQKgVI/Koaia6mj9C9mgSusknwsVJeU8qFumnleOZpWmGWZZhuF4govRCOejEaaz+wtIjN9P/WxOOj09xebm5sLLjSKGP/6G1+OPPfcteGrvGv7cO/4Enri2o8092g9BEcDBh8JpBFRi0uYWyoTVTZPTjZSj4aGuWcB8J0x0zkfq2zPjIwpGxp/EivmovUWlU73MidZCwISriDV1MgI3n+JEAQPYjEWIWSw1FpOX5wJoaJmzNCV7m4RwELFIm9NUI3PiaFJHBqnXNUSxCldn4rsM1lD3lZDPIiYPOmU6So1FsKeENbwGCK1nkOvbeg7wTIxNnsu2cohrHEjTHOksA8+BdJqDZxzT8QyzyQx5xjGbZuAZRxTFiKMYURShlbQRKUCSqMpi0fYoYYhbItKu1UkQxQytToykI8AsaStgAlgsNSlk0iKg/rN6SeaQ/d1sCYBZI2qszK9SahJ002SNBE169LKeAoz+LORZxNoE7KVVGCPPOAhAUlsMRNqRPLn7f/3hN/CJf/nL+N1vfGOutgHAyckJNjY25s6vaHWWnUXGZNfrdBCpgAZ5l5P/L0XcSP3WxYCC72outh+p2KLL7jhXddG6m+SrzMNLfzpUIl9qf4/mYgh229VYDNc0eUkBNtarcYc58VrHYDMNcJeSrx0Go9pHQ7yttEqJ1BeMkCP2EHGzx4geKyTBP8tz6Z7KpO/LnNLA9OmrotwojpDHOTgX2lGecRFsmJs2isDwXM5rgqRApR/ITJeCLrkQarp1oczXWqbhKV0XUFOiWb0i3xx916yDoXwS2nGceZ4jzTLkPEcridFptZBmGbK8JIBrybQCJEIMwMagj6f2ruHa1qbYEKs1o4BmovOqE3PpopJ+EcL0KHFw45RH9WT0gZH+dCZ03cCEuvds7UmlJ6Yzt97AGBkro21CszRGrnpVeFWYBRqqHABGiwUgvO+iLr2PiZNsKhQ9ZzqAwg03VzY3fbAqbQsDwHLhU+FcakEciIXGJfi7K5ETxms9Gzk/mGEVWtskSVQfLDMQHTcuz95LhcaUzzjyNEc2zZFOhGaUTYUPKZeOJMYY8jiH2qgcRYKhRYn4zBJxskYUM+SZCG6A7BtPIiSMgfEILIqRIAbnGWbZFJwzcJaTIA/ad3jIvwaU4GBfcRSTCqY/jxmusM4cy0EhoEE31mpmQQuk30P7oILrNnSB1FkW5GeEMJWJY5qmuBiNMcsybK6t4frWFk6HFzi9GHrbcBW0AiRKTBwZ1O920Gu3w0ENsOeDUdOVr8SAEifvFmkq+FVqOgb3iI9leaS0BEP++oraXwlVaTRV2TWTNsKAZhBlZbrCuNJEyIPS65cCpfIhuhoSmPEbMTMfSokwBw3A2ocEDUC8kCfQNwW6UkuiB6+qqDueSTNrLurK8gyMRYhiDh5FJMBEtkeCXRYLc3Oe5sizXAK5KFMcwBqJ555Lq0JE/IZwAJl2O9QdJSCwGolJnkX7garIqm2pyy9UuNNfXrwULFFqygxAv9PBer+HWZpiNJkKE3meyym/XL5CaQVIhBgYBr0e9ne2sTEY+I8MspiaePpK0ylKRLYGofxQ6rfFsKgC5jMHeMJPGfliRfcscQIZG3+xfaY5xRVhh6iTtgZWtGLphU2nliZKNCSuwInsI9IbY4taozrBWuGP0Z70YzXtk6iXQ0iZTKGUKo7sclBmLzBlPrFPN9BWFRLMYMx9xsYPDhFizkVENmOR6GOmSlPx3ZCnfwN5lksTXa6Bg2dcJM04+Ez8zjKhPTEwxFEufWKx2BAbmaAFnjJEMcDjCIznyGOOmEWIowg844jjCFEuGpnzHBy5+FT+Lh3sQAbABSVwLVQ4S4ZMCe7kCZO7RpqAlM+HWm41cNrqtKPJ9UoKZrOR3gV/V5GiBfXaHexuAEkc48/+yT+Bk/MLHJye4uD0BKcXQ/z+y6/gbDjE2cUQp8Or0ZpWgOTQWl8AUr/bCZxh5yEPmPjMWRSQRDbuMe2ULQAHjNQCJoBUZuOus0h8i9c4nKUfhYRj+xsKm4dYYfCskM67rj0XvRuLpcZCI/D0CQjcBiS3fMoI9TNSQRVKYxIDINOL56XCocV1mSaqJ5gykJPtNPrYg6Euq/08jHO5tcr0h+nf0GfQCY0oB89yDUo840AGYcqTr6PIphnSaQYGIGMCkOIkB48TEaDR5ogiBhYz8JghinKkXJjuUglIeYsjTlLEeSSByPii1HFEnHMTzMHkGHHQDmrAKWijntHU2ETluBqAcxkBLewvKk7Qec3hlyIyKMwSbuhQFbUoxoB+p41+t4Pt9Q285sY+OOe4e3KMu8cnuHVwgOjLX8GtgwO8wiH2Jy2nBxatAElSHEVoJTHaSYJOu4VW0iq35zoTrBiWWlg5cCdwEypE+sBIaJb2EXC81pXYtNkrhDUMxgwZXKjkd5lHOzAc/hx+cdQaZYUlRKpWTNsqgdP0nPz2gBHId/IIhYar0jLiqyJHHNHRKGgGklUwWlcxRjNEnPZItcv1c7p/2oQnzW5S02JMgGTOc7CIIWcMiEQ0NziQx0CUyWIyLk12QiMTqAYDPFIr4gAQm2mvfKkcCpSsh6C/1bQ22WNxH0x1TSgkHIY23c5dD4rTjLsjymEWAjNzMGHipYzddhvr/R5OL7ripBolOJRog4ukFSBBgFG/20G308HG2kC/KTGm8gVl8K6DUq9Ac5syRaivHsyy416c2+5E9q1Y53forK0yKpq0iGzVdLFojsq8E1j3V4EEV4uGHjrrZlTSH6lAJzH7xJSgwHkuxlabSWGBjQEikwcynQ6AADELMqW5yH+MSR8Meb9TJPYBMRUwwMlQaI3I0Q4d7ZYOnzt1RKOYAVjujAMFJQk+yDkgNSRkcm+SDHTIxpkcf1FOEifgiQjQQEtqTa0YURIhihkyHiGKhUaVRrlIG8uou1z8iRBwFSZvovZ4xLW9k5yEVAB+C6hVt3xTl9P0V0vNBLvqfC7Nvd5IPYysvdLiuBlI9RzWej10O22Mp1MkcaxNsFeiHmEFSADEJEiSBG3510paaMURib4yDNN6LnUfkg9YGhKNSCsAmOZ382889BZYkLeIVF9aPmUqRRTlfF6O4j4BtfDc8eXmHifDb2k4RkjX+ESLUmm1EsKd/OImI+WZaD5l0FHCBhmDQpcdkNJD4zAB78v63LJIu31/1KyXS9DORf25/BdFDDnEkUK5NOdxQPigAPAMwvTHILQlloNlAMvEWMSxnINy3DXwMGKeVl0roK9S+c1c8yPS1VLT9RQCo1AELNWSFqExWVF86pqdwEEqMz9bcSwsRS0BDTmNXr0CWgESgFYSY3djHeuDPvrdrpSyzY59E31Vj1hhLTnTQvEmzgrgUrbnSJHr85lnwhRCVwth3dRsJ9mrp5qC85d7+IyU7uk1I+kXv4OAhdaOwHQItotJBkSUtiQqMsm40Rx0WkZAhiKTw/jlWlWv8jbbc+RGUM7E69AjBvMOJcJgiSakmy65tOWHYHQmcDMWgBSMYJ1eTkcGZPz0OX76O8Qm5MyOustnOQErhjzPkCdMhLJnQB7liLNYbKSVp39HidiPlCeir1krB8+FRhRFHIgZeEYUHak5qkg9zhl5rs5DVJqi1kTl0NP1AJsWzSbrgIE6Aky1u+oECReMAJjTRZR1hcokNdazFbRB/l8ccaRphsPT0+AJ4MuiFSABaCUJdjbWsb2xjkGvYzHI5mQzdq7ERO6mIhMxwOiDYOQIlCq9j+qAVXFPRNGHVBCqSskAkBH0FZM15am+5BQs1AJ2DVlMlUVA3dIgbGGau0xZ12dAQ3z4OuV5YFb3uNUPu3wJsBoujPSpiraAEtSkJ6/pAyUMM+M5qVfPTcWsGZRmhhwCIHMmNSLoF/PxHAKcUmG641xeAxDlDHkuNKI0ksJQi4ughTgSr6HIgTzJkU9F+XlLvBaDxxw8htg0nCgEh3k/FHnZodL0FJAqZYiROadke5IyvP/H/dYwUs6lkBZjk56MBauEz29buOaZFj4wrK8pEWFPC8M1fVQC9QvXZmmKw7Mz3D06RnpFr54AVoAEAIgYQ6/bwaDXRVtH1tWbxFV7TSzWpiwSDUxVpSczSAbthrnSz1A5/paqtMVrvjIry+JuW63SJHM1TFydXiMr0+zaS46A7ZTsTeYvw6/5KVCmPj7BO31s0NNKH4JbkjAsrUBzEzpOWhrX+oIxBUrfFbPumhSqf5w7UXgWaqM4QARceZZDWvR0IIOI4mPgUWT8VLnRgozWzwGiETFQrdcekOJ88z9zbT5soEG4v5taE+qmv5RZiz5iwAIVoNifIsg4z9RNL/+zX0dGyzBIlucidD/Pc7TiBO1WCwCu7PSGFSABaLda2NvewhPXdrDe7wnJlmoi+ona+YrRbXQuKEZHHPLKm8t9eYsTOrxD3LSlSagpLcOe0CHG4OerPjInNBgxl2pzpulcS+bq/Ty5OoOOoxB8pXg1pxfdejn0C+fMc7NFUE4eJjfvmrD6qcpTfeZc9cuMmXZvMMigBrsWUxgzbSFvRWV0rJg7tsVdVyq0XLeDifmUMwgzGVfvLcrFqQmQmgoX/cjl+XZqX5LaqwQeyXRG0o+URiGfR5qlwAyIE3GKA2/FInAhAuKcI2/HYm5nTLxAkMmTGzikGRPygFvSP676QLqntaPiRLPNU1wfqWT5IevLd7VN3ME0lnm3Oj81ZSsTsTbV6UbBHDqsdWsXZEz7rXLLlB8FOoFFrIvlZuZNplOMp1PMZim21gbY397C4dkZJkt+dbmiFSBBHKrakzH5ypmHinkX2uhJU0ADkf+WdalEirPNAqZVVfbruhTSiOYrDAWBDQVgootUXVeOcMO4Tfri90KdFvnhy5fdBK14iiWWEGNVK0qVxfI5YQJuOs1ZPEDmbQZsHUh8ag3LHA9BqmFS05GnJrgakp6WKp0tmuuXUXKu30uVZxwsyvU+Jx5B+KNiaU6UAKTqVfnpqFnjQ/pmCUcBwV+Vok5W9zHYywQDXEaLapyPG+CBZ4oUgiKIedBXlnqMUMWQ8uis8WXmzoDnnCPNMnBw9DodrPV7GE0maCeJOE1eCjE6qnXBtAIkGB/S3s4WBt2uDTa8+DBpWGWQXEmKpHf25dciLRnpuFl5OoTTkDJNq9yevAAwImWZCUvAU0qHnHN52jfTk1vcltokHXPl9yF9szQvsvo0k2Uin1BKDQDAsVtw5+EUfFCWmiaLkBoL/WRaTVJ9JdqR1AiZ1pZEgbooJtIbzVWNH7S6qOsFREg1l343BjAWiRdiRjlyFsGEoss/MDAIzSmKYnG0TwQRpg6OLMvAuXh5H/IUGkxVlRFEkEOagYGL8+2mAOcxWjOxuTZvZ8InBRnUwICIy7fSMmESFxtmc+RyENS5eVrr9E8ja34LWYbZi9LRHBZBId+TfkZ1yoDCTTnHA0JH6Zp00IRztemYjJmY5Oa7lVF8N/HBTj1UOJTUimP0u108cW0Xf+a7vwvH5+c4PD3FwekZzocj/OGt2zgfjXBwcoqD09MaI9GMVoAEcXTG9sY69ra3MOh1C/c1o6srE1gg5kE0kAXUUMygAcV1MrsBC67J7jKmb3/7DFn7trg6VUAdecOE0502Qkn1ZMyon8kULMtmruytgFpeYcw8O9tjDgI3cJ9ROExXmZrkMyBgZI0vJ1GDgHliFJNUecyuU99hMNqi1IaochZxIM8VqAnmHzFhyjPAycDkKzYYixCxGDwSYBBHDOA5Mi5eV5FBnupARiaKlE8IyFLxjguWAmwmGpHNZGjwTJwKARbpoIoIEWIWWW0X7/bjeryMlsdsAYCOg9La1P8B3kqpLDChifbjC1QgjanO7yb1AECxgc7PAigqrZgKtWpcXGCS5akXO5KyCn4p+dlKErRaCXrdDm7s7iDnwPH5OU7Oz/Hq0TF+7bf/O24fHoFzjsOzs8v5zjy0AiSojbFtEdTQSozESySU2nBkSfc10kumWv/BGilNSWAP1C51suiMLVwtHrIF1sVpXvxuR8V5mInLmBiM1qi1WPPkNHPTCg0vbO/RYES1I/3HLWDTMEXawJiHKciGFvmovGL1SyGKOQlC16H6w9SzN4BEVS4BUCLwIIojxEkChhyIIfcYcWRMgZ44h47lIj6BMehDhS1PhzLTyLPymDwBnEVM+6bAOPJMaEV5LrQkzqHf66QOYYcKfLDG0DZHl9GCZSjZPVdQK6nFywyc00ukZtRAjK1uo9VeXYXfMuzLXPu+6EvEIsRMnN6Q9nroD0dI4kSc4FBy8PRlaAVIECd87+/u4On96+h3ujZTqbFIjCbATHpXqocqknm/l5YboFp7JmRNtAX252KWCyP/qzedqjvGYc01/xVGDLUXhmhIIAyBm096TZerrknEEFFYHCySr1dlERgiy7GsPzhHHhGwo1qZksf1O4IUwwfMEQwUsCINDFoj0NyWSDUOsKrNo+5AWmOp5mBOi5SHnsqbcRwjB0ccc+SxeA953OIA42h3gYjHyFKOGWbyfDuGbCpAJMsyEfSQicCHKIrQbrdEmDc3YJfnOZBxZDMOFolnN5swZFkMFgOIOKJWBCQcURKBRwkQQ7zsj7xxF8zMB0a6KW6pgBNnUPRQNN+g2tQ3VBpcFJQ0Gej5jt56qhSjUnN6GRg5SEOXNaus1i6bJBbTXhQm3g/XxmQ2Q6fVQhxFOgBm0bQCJAgNqdduo9/tohUntpRUxbcdMV/jV6mAxfSE0deciUzNRnTPkm+u19lMOw/V1bz8wGo0OZXG1ZuCWpF1iYRlSyAzEUkavqC4tQAp1Sam+0F9cMpvA24YSYiUJoLQnz0QZjwCQ2d0JUcD8RHlzQzkpYLQjN0Cwsg2IUYREMcxeMIAniOPxbFGkcoIGfTAxasGMrnfhHuAUu3NU2lZps6yY8iyXJj0GEQZEsDU/immBBR9AK1PUJp/zj5QFgIEFKiFl+ZXebz1muXRsF5BSRSDxeIUGxV6v2hTv65rOcU+HNTrtNHrdLC5voZOpy3Or2NRdUZJbnimawYPack6tJOYCaxNkK7duGDf8i9CU46YxFqdh5A8Xaf9UhayBg9maT66X0p5tPqrG1XQhjh3i7ZNXwrYGBkgE2QgHPoiVaQBjTMaPqy0F3JyASHGmP0a8sgwfzBh3hInGUCmA1gsTGbiVeaRfp250Q5Inygym2ar2kX6XP8039VvVS+H8CPFQjvMYxGSzWNxOCpyjpS0nUWinYk0UcdxjDwWRwcliXi9uZofec6BLBNvlY8iIIrBwRGnGWJwpDMR6JDxDJjkiLIIPGkBsTDtxVEEFssTHfRGZTI/XAXEfQxyjHw8sGwO+/YjXWZfkS7NWwTTpjOiE8s+2pJFMIbBsyZFTuNJM3PfB+qwmE5wZHx1MPqLFmV+z9IMB6enuHMoTm9YBj3mgNTB9sYaNgcDdNtt+YZYYxowETJyWki/RGFpaD7qSNsGEQrprZ+OE51eLzi7YRZayBxhHOK0PcVVtFCHZIibSCbvA1zblCbNNfqeKafInMjyJr8VM9dRjIxJoYEhImY4Ff4cSXOekPgiDYKMk2OKGHS0GFMgwyDMVEy8kiGKHEDSYAQrmkw+PKJdkWemflFmoh6vDqcm1xQYEW1IgKM4YjuSJyfkMRBLQAIFVCaANGkliKJYhHInos9RZMxp6hllWS7AMOJAJN6LlKYROCIR5BCL0x7QyhFlDEhy8CRHnERAkoBBnPbA88g8exuP9ANWa8l97E0DEi5L1ppCDY3W0tLdts6vNxnhK2CLKGhAbipmppuyFMAdI27NP3JZa9OzNMPR6RnuHB3hYjReeEAD8BgDEoPwHQ16PfS6bXnUOr1PHfIuKLhLyPyvkmuhv8Y0BsKLzYCiKxnRntSfGPNoRr59UdZ92kfT8QJ4aG2Iaj66aE+bZNcsbcjtrq/7jD43h+tpRs6MOTSCpXno15aTEOoCIOlyInKNaW3IGiICQgzentojUOfxOP1R9QhAFOCUK/+NOq1cpVX94AxREoPJ17GLKDsQ/0BOhAalsSoAh/3sPB0zrI8SefA6uiRMi2d51eS3Urh6jkrry2/nW5R9q1C/PclKchW/F3kSI9OIWVfU3qM0yzCezjCeTpd2nNBjC0hgDBuDAZ7au4a97W1yZBARUbmReKC1JjW/6NSwZTrrF9GoFMj5nLPlUT1ksuiSSFsL32lrinVc1lxXCKstgAsM0wLIm1uVZKz+7HLVIqOuO6VVCPAw0mCBGdIGEK1QneDAlClWAgvnIopIWOu43nyY8cxoSDpiTZ5CEIu8BpykhhRLDSqWVUQQIKc0ItkvpZmICCVnL4nujpk9li9KaueUuXENMOIHi8UBqGAccRtgKUc2Y0DMxWsoIoBFHFECxC3xWgnGIvJiP27q4ECWzZClAnnUu48YF9qmFg70GKnQc+Gj0kcbKTAHeeZqHjDI11EYyUMtrQKMLdAv2tRsZ+Y5GXtToptJp1NRiTSTAjufOdFbp9t+9Z/H7Fb4rfiXysTInCLzUrcXpl20/izLkWYZRuMJjs7OcO/kVPsbF02PLSAxSA2p20Wv0xFmGRQfMre+aWjSZjw3tVeKryDfAqm9ABVwNpQlQ6DUBKisMui6c74bidowJD+pxWAYk7nmCgRWluKjcGVaGo3EmD5eRzBCJpmhObbFBAfA+JA0AwbRhJgBKQ0egQ46+GK+OFqcarvvUagB8HAgJsGJccgTuGWZ6rr+Y9LkyISZjXHkYBBRj1ycusA5slzOac71+OjHZzE1MxZKfdTaGO2WXjd+Ck2LRZuG6oDSvHuPtGzmEbjc8kuj6iruK+HNd8cNvDN8y/6tvimBgJq6aSouA15mWYbpbIbpEo8RemwBCYxh0Othb2cbu5vraMVmKKwwbnGhkBdakqG3awLDpdaXZJ5cSZ0NcjJWKYE1JWX24oB9OKqVyPqAPU7MO2om9J4AnvSlMM9iowXQAz1VGRxUKzGIx8GALBfMGNAbQbkENW2Gk9mYPqVBVhApjYdUrEsm0iiRUuH2TakKVqNVpyiKKQlXjZnYRyXAhYPFQJQDnEVgbQAJkKYZ0pnoQNKJEcXiVRNZFiHPODhXG2JzPYiR3CfEoxiIEqhAEDCOVidBqxMjTmIkrQRxK0bSbiFptxAlTGheiTAFqiALZeoU4+BTi0035xHoXFqo9i8uig9xxwup1LTJnb8m9SqqXqtVfXRByPnlgpaSABmzwJBzjvPRCMdn4sSGWZpW9uUy9NgCEgOw1utif2cbO5sbSGRAgx2wwI35oMAxybWC2F5Wrz1F6kxY74R0BeWai3gZkXWcq1Bs0ghluVCMvyAx2kDkbX6kgreZAAj51lHKxbQUp9WwooSn0YOpPDImLxJtyrXsr0p0dospwNGmOHLatgQlCh6cziKlRQFGw3K1H33TnntWMI0EOOX74TAPn8Wy7THA5PuJGGKAA8k0RdwWQRe8GyNPxd6hWcaAVJxRZ/QeGdTAhD81jmIgMmDEGZC0YyRtCUjtBHESo9VO0Gq3BCC2pOkwjsAIGCk/m/NgdF/VdRpQVHff0JWFfWshRgGGvqjbos2RFRRqsx2cVNIvL0vwwU/52NA+0JXFCQhfjEa4c3SEo9NTzJb8KorHFpAAccq32PTV0bvTjc5NMCY0v+rjUJBCC68QOOBOVCq1FbKHVJVwG5ZJQVMM/a6BC1ZQAGMakuRL8AAbavQS0kaHcG8IU6QalQIWELAggSTChGeyMe7W4AgxqhGUASsNyW2RA0S2FkmUKcpeVHuVhsaYNMkxMAmyajNqFDNECQMQIZqJTEKDEZEcLDbNMzOK67oiXZC4kLQEGMWJ0H6imOkQeCgzZuS0UWt2xZnAdd/C83WRe+uA+oBRli58i+s6FtVmc/qD/FDRqBXrVoytqwrpG2oyW+0uak4c01mKi/EYo8lUHv21PHpsAYkxho1BH0/uXcPmYIB2ktj2X8CvHXGzqbN0uhUsE8wwT2f9NV1walIwUs+iF21TMm0pSvpUarR5kn2WnQGlSOzfsbQJEwXpk/zou34YZXE6CiKUW0jYUSyCHiJpnxMMRYxzznOzToV4DGXH48ykgzbdydBpJgMilAalQc15U6g2ZfnMQcz60HxdMn/OAJ7IdxOpsc2ZfgxxN0KHt/VZdHmaI+UpWjxGngJZHgFpBmQA9Nmq4sDVqBUhZglYxBDLfURxO0LSikXIeDcRgREJA49y7ZsSgR7MRPNpfxw13bms0kgKxl/oN1vV1iI81MRfa+/rE20rLVcF7rhaU0ldZXul3H7qn+pUiEAZpW3UP0BAicjhzsninHOcXFzgj+7exatHR5jOVia7pVE7UUENbSMJKvKBEfnJnbSXJTfKJkSFSeW7rsuk98vrLW0bSrpY1lzu1BsYS/NdaUjS4+OJ+LG0HFqIDt22IxI5+U5XHo0DMeVJ6Z6sVK5XfiiAvyiBMvrFqF/FAbASV5Mp19TJGNdtZtSfJRUdS0NKqIbEwBEhSqCMgVARYly5k2LoDb5xEsvPSHyPHVOcwk2pqVG8LYxF4Yb7++oEq6r11qQ1vPClWV26Ts+a5ASBOGfSS1BtrlRCWcEnxsRa0OvAU4wK8Z+mKS5GY4wmE+R8pSEtnCLGEMcRBr0udjc30Ou0kcizu6jt1JC94dWVYIyhiHukKkVe5dkqp4yo1Biw05XlNiankrqCbLOGj4z6cNQ46i2OrvmCjLOlaWq/TKTNQNSJr5iZBS5KbVGv5JA/GWiTGekXVU1V+QC48vNIpqlelcogIvKoCU3+6TchcHGETgSiDZD9ShZTIxd1ZBpCUZuivQosdHg0TcHM5lv9KvNIlMhzgCVA3BbaSpxGQMTRyhNw5OKVExCvoMhm4kw7ngstinOxuVaFc8ftWJwSnkRis2vEwBIIH1Ms/EycRvVZf1wDkvKjiaYzu6sWueuJ3Clhwk2jRKuJiUAWDjH+ztq292lx+xGCPF+tddjPuMzy5vZdW+4YLS/YO/mh5kZJXz0CAtVQhQ/pGIenZ5ilKx/SQokB8vh9A0jtRGwgMUAjE/PiOWf+UwbcOlgQLjwGg/pt11IN0beD2esvTN+uJtU2rWGoun0VcrNQ6RhaTl46tgqwXNu4Ah/yZ8CUmHuAYmgrh2UOZ7oRaoFJkUA1lUicDEbK10xS+au4usbNOCjUU/9rfqvCwA2wqSYqOUKBCP1uGkXG2nkOqi3yw+RVdXAmYjQ4E++aUmbdRETNCUBiQByhhRhgLXH6AuPI0hizaQo2Eyd3p1MuTv6OmDa/Je1IR83FsYgt55EIdEAkvuugDw1M3AC36Z15tsEpSsX2+bWKMqtDs20VkIIJAGo6s0xzRZmNKSFBf/dX4QMlah2w/DayTKUh0bQaRGjT/C90M/OfCG0+fFNRdneOj3B4eibeIrxEeuwAKYoidNsddDtttFstc9AkeYqE/VgPnpIAHcJQuSPRkIddZrFpbJ1g/jlmFdW0TEd3s/rv6BVWv7m/BOULMmDkb1dhw6HGGyJeq9/OYlHaidVi/RyK3StUpfDcEtJJPabDWtuie5MCPacoUyDdFfsL7YFso8cU49WMTYcZAwlBV2Y8mUSZM1UAQwxhvmMiTFsc8ydu5rnYAMtzjjiOEEdCM4oSBUjMmOQk8CjQsrRC5s4qMmJSeAmLTGbCVJrUAoVcWeQdXP5gBFbbl6melh9kKSiF/EoUxMUUYlba4pwJNjg8cJ6HNlMmu+lUnGu4RHrsAKndSrC/s4X1QR8bgz6U49yV/BlA9k0WH54+ddoBo0JIr5PL/C++1V02lrTHGHkJHcKil1u7Lx1XEmwRlKxvVDvi5pr+lPfViQzgZC8GjKbJtFRHOxeZPtKXuqmEBJes0ZMX9T21zqi2ocrgdK3JCDrntQi03zyS5WgAU2DECF5SLmINmmxzkVExBvFyPKuTJlBGp7ZAydTBSULl1VJ+oyhh0CcvcA7kuRxvoQmxjIPF4hw6lgB5HomAhJwjS4UJj+cc6SwVry5nxowZx7E4gUEHKXCpCcrgh5Y4QDWSn0pL0i3VpkkJRlyFT0NbwZg2L6m5GpBk7KdbSSGzX/0gIFtKMdqOARcupC/5HBUoiTlQbKVHYiLtop/0OqNzTWs0xfRadiklvfDNlQAonl4M8fK9e7gYTzBd7UNaLEUsQrcjXzWRlHdfgUsx2sWcdWZMOm5eAO6k9ywCxSTrhH4XK6AFlHalZPGF5Fh/lYVS3AsajEidvIyx0IVGzHNQAAB9L9QIoygxxQUKiourWeokFV1X7aGnN+gCSBoFdAGdwElH+szLH50dXWbKsmoibVLgJE9FktF4AIu4CfFOgAgRWC4Pms251q54zvWnapwAJPXmWWhg1oBE9hzpEHAlPDDVVvk/16MZekzQEg7MHCpqpbTz1fPXF7l3GSqY4NRzJCZ9W8QR3xUsF9ocOt0DLtjYoKSFJHLfjHfJ3OKqzuLoq24o69A0TTEcTzCersK+F06MMSRJglaSIMtynI/GaLcSdJOWOD6IQ59/pvNYD8o5LocwSJ/vyF0AzJrJ5UgSWjhem3jhS3U5xfymXUG2yskXV1MqaWsdyLOlQDK4zBzWVBxgBejiJieStmUrERXYRwblVDOmz4T+Vu13AFIltaRRxYzlaDpal+mnaZ7PJxeKnqJmR2Ymne6j8l3ljIMlTJy6rTYsZwxRBv3qiTwCeA7EUqOKcoDzGMjle46IUKH2hTEw/R0gJ5nHMK+XiJkVaafHTHfHPFfOpZAgn5lqv/K7uGnNOFCtgOkxK44XK/ymoFRDjitfWIW0BESDcp5HY7JMt+GVYq0PqPI9YEXKpKUZdwIBtUJ1ouF5nmE8m2EynYk9SNMpprOZOGh1ifRYAlIrjtFuJcjyHBejMbKsjfaghVhLFy5TKiE58agkx8060nVeVioLglNNQAsxOSoo6TXEA6WSiwoAiptEobUkH3q4vhx9h5GlWGhnSNqzRAV6OZhSaUWcM7mJVIKS5iHWLhK7OXQBu4tZ8X5rBjkgx0RhirFQDbLJ/ChoC0y0WZnUIsbkEUKqkaK+LGdAxsElKHGRSUTjQbxdF9wwVM45hEBMohdV+yFBCBAnXijwSaC1MhNdZ/70EElNVk8TJqwXhbGhPdVz2DwEN3Ch7j4fYeGANh1WkpOozOBg9tyR566lOZNQA6szmbiZjH6y1goK6yVksnPHwhW7KWV5juF4jOFkguFYhHwv64RvSo8dIGV5hovxGFEU4Zuv3sXXXnwJvU4buxsb6LRaWO/3sd7vixeVSbu5TX6wUhO91DpVQvOA1kI3wnLzUa3NmMRW6Dv3TXJ7QEyTA+DoXKljgRcXBXdj6jttp5XXPhpXMUhqTg/mdsCIke9uItoX851Z2pwKzbLYVOiZhsR5LUSRzigmRYACEZOnkUTI1YPiIEf6aEQ1ZxJyhiiSAEuecyG4Q/qUDBBBt4FZA+UMjNspxwdDyWB3UbBywahMWyru45NtKMpOxcp1fgcAqBjDYI52IvXq7nutG+4r+PxprSAgy5S7iOOTlDgmmprlOUaTKS5G46VvhqX02AHSeDrDS7deRRLHePnOPfx/v/LbGHS7eHr/Otb7fXznG5/Dd37rc+i229haW0O7JYfIw530OvZN6CWTa78uSnBNG0SXAit8CxXnC4NXrMsGLrfkEuizFhy381ItVjI+Dliv99bpiOOcNknLl7nSBphuoA0iDuNTnJo5TFkBFGXGBEzVPGHOPS7HjX4KPi7zOczMImYQQfBVcTysEqBYLBljDiAXoBO3Y0ScI085siwX96JIj4Fyv4m37DpCvRyfiJEgIG6d2icCGWJp3lMvA4xEoIWlAZNOaY0J0pfFfIeSMqh3M1kRZ/CDkfqztw94hhBm7hSmt2e++6NtpTBDngf0R1GDC5VTrN4ZW4gIyGJ/xDzkdM1USZW+e3ogxLOdzma4fXiI47NznF5cLFb4LaHHDpDyPMdwPAEgokfYPYZBt4vJdIqNwQBP7+9hPJ0iVgtVEpVy7SvmlQXaXtfk2YUk3yukotHi/9/euwdZdlX3wb99zn1293TPdI80o0YaSTiysZGQsQiuYBIgKOJTAJU/O1EwsVAc/oAkPBSEDISkTFIxAlJlsIPllF2USSETuVJGfLYrFRjZMo+PfDxGjJHABglG7xn1SNPvvu+zvj/2a+3HOffcnp6ZbnHWVM+995z9WHufvddvrbXX3se21h/bARDyzzI1Ka3UzN0xip2xJjQQ6Ynn5+P96BTugpIREMqSsMKVK/IlHoqAKxgK2uGf8WBGDrOOjGVQAEbB0gq/Z9pIRkCS6gMdTSgokS6qJDPrbAKkgItZSOp/pxe0UqAASUC+2ty6e23It7GOgsdU8IsU4FP+Hj6fylgGzvqt6g+fh8mnnzsrgjKUlVSWNycy1+pwwXB28gmdk/NickTrM2OisMWyPGkh9bDZ7ZzzyDpOP3aA5JOMIhlgaXkFG50OtrpdNGp1+ToKrXmY5+cOPb0WAbjRO+b/HC0rb5jmDeC4C8LWXYbywkljdRB52qyV1JC7xJWwEq6glXnh8GQ0SPAv8o7Pkwt8zCzivvaCOR6sFwAgrZmzNvCySLjrYLo9pi6yz5O7n8zGVyWA7W8GgqxMX1s24fCq0zRA2rJcnp0hqAW+136COmCCANLRdiRfmkdEEGkmEyUjYKiuqZcVyuOChGpvZOwS7z0lSPXDhRwXGvykhSScjcxaiLpcx8eO7hs3JYvAFPYpGX55WjYOnDEFGNej3z4X671cwlqPcRvJtj8sW+fKn6u+4iuz8fkY3DUn3zsz0NMeJwJg4X4ZjkZYXl/H0soqNrvd86YzJ+OTuPTlL38Zb3zjG7G4uAghBD7/+c8794kIH/rQh7C4uIh2u41Xv/rV+O53v+uk6fV6eOc734mDBw9ienoaN910E5588smzasjZUH8wxOnlFTz97HPY6vbQqNdQr6VGi42ZAo4Szv256n8ia3ZzN4JXDAolrKmLux743/j8PO9kfmZbDzmBC8J8+GUbQeF4W4w4Ls8LEZBl8rQBI6eZkInmFeFzYEABDSYCKjRZmJOyZQizPNAVKnTZvJTPeT25Ah3vhX3cfeY0g3cES8v3axmXnek2BZRK9zXXORAZl6H7Z9LrNiYJknqKpJEibdSQNmpI9F89RVpP1Wciv9cS9foIyHcspZBvm03k/iUk6rv3oj/9Jl39Bl353R6Qqx+pg3NOv+lxptx2JqjC6z4I4zK044Gc6RmMMT4mddE8i+caDGFe1czKis9CPf6NVsHuhuTLBP7bjg3YMaL+sky6LrPINVMe7z+m1wWUM40AYDAcYXl9A6dXVrDZ7boP4xzSxIC0ubmJa6+9Fp/85Cej9z/2sY/ht37rt/DJT34S3/zmN3H48GH8o3/0j7C+vm7S3Hbbbbj33ntxzz334Ktf/So2Njbwhje84Zy9FnccCQBpmqKWpqjXUtRrNdRqqSv4SLubrBVE7Feo44SbHWP1ShkzCVCUozyhvz1w2j5Ffc/KAuB8OFZSxGJyCy2+ET4T+yvIGpMwhjcEksffB+KIHY9hvs5VxH+onwg3D9d6c8CvkIzFJfs70eHZ5oSFxICMOe1Bgw4HYP5uIw1I/nUG4pr3sOdzHuA4mRdrd8SSc7Kw/4OswdgsI3Qn6HsDJrZsDTBFmfhG8hhPzlj2ddyCfIY4ULs3zLeMtMuue85fysdpYpfdjTfeiBtvvDF6j4jwiU98Ah/84AfxS7/0SwCA//7f/zsOHTqEz372s3jb296G1dVVfOpTn8JnPvMZXH/99QCAu+++G5dddhnuu+8+vO51rzuL5myP0jTFjHov0tzMNGanp42FpBrGLCVhPrUH1wpArY6QGS15oJR4w4EDRNGAla46m8csZmq2wCpk6fx6/E2CQgibn3+P8eC7WoJZ4bYjg+27hAGQcbx4/AkAWZKYhjr1EWCO3zftt5zJ/vZUa8ZPbB+H/PCZFwAlELDaagAM8os9Ydurz7RHgZLr0lUjxuCbsJ9GmIfPLUa+KzDgT8j2CN3GBBCp7LtsJE9nyLJMvUGWkI2EGcL2RbYKfMlyagJCbFcyN12opNkreuaAuZmCwaPGNGsHK84HOcGHoDfuec8R+y8+zcqCEgeFSCAGqfayOem7szmPzlwhmE33Mo2XXt03e7ighAKf25pH3YdMQbCeRWZn8nEopIW0tCK9RmubW6V6ZSdoYgupiE6cOIFTp07hhhtuMNeazSZe9apX4Wtf+xoA4NixYxgMBk6axcVFXH311SaNT71eD2tra87fTpIQkJtl6zXU0hpqaYo0YRYSH2fumIt8j+nn547iC+tWLY+BEf8+1lLapjVlhK4nhHWZRTw56aKuMLdsPe95z4/bn+W70+xivTCTUmgpC8GMDBEKe51MMxOwHOu/HP7KdLWwfJR+NspC0qAhksS8q8m+SgKupSTAXvynrR9mGcWsI8eVWbI9Hpk5VmIKOR51Vp2wppmXYXJ+ivMWFBjIjfgG3ziQcSV4smrHkxrTebcgLaRuv28tpN3qsiuiU6dOAQAOHTrkXD906JC5d+rUKTQaDRw4cCA3jU933nkn5ubmzN9ll122k2zL44QadbSbTYxGI6xsbGB9awujUaaEE/9zDQnACir7y52PPDLJaJfImS9jHnzcA+YKA/s3TsP2AcAp1NFKC8NntQmg82hfe+DPt3Von3te2YGcBwMdXxs1egMFoORrrrkbjJ0gCpjnzhfnY2tmtr0e/7q9OUTIL9MFPTjfHeCzrWQAS4XtZA9AHeIg7JqZOgJIvwlWpIl6HxIMOEG585xTvb1+9PtcV+Ony4iQUSatsyySz1OaYmsqYM9Yl2FcZdraYH+TULCuY/qZW0fxHlYcO3yC9UPR3NTSIkE4rnQFGvTH4b1dy4bpG8skG1eszYC0kM6srWNpeWV3BzWUIb+Dy4Zn5qX5wAc+gNXVVfP3xBNP7BivgDwCpVlvoN1oYJiNsLq+gY2tLYyykRVQgbLOtQxhnq9NY7Vom5yBmkErIJzU25tApj4NgGO0aJdXliaHL3mLWRFws8Tyh6CjXWQw130ixVx4zxO9xGeXl9+zkfIWkJ1yHECOAGoSgsY4kSC8fuQ8RUHb5GPla15YQRR5RnrtIW+hnGlIljnzCnR5KKoEJfkG3YRZPwEQ6Wg6Nub10wmOl9HPXX1q4UiZdRcSZd5498HIX/TnC//EAI09a3KfOyfHKImWXWBhe8+xmMLU0bVd9pn3Z9MK9xlGytTBMtp9YD0V5Cirwh+gigbDIc6sr9ughvNEOxr2ffjwYQDSCrrkkkvM9aWlJWM1HT58GP1+H8vLy46VtLS0hFe84hXRcpvNJprN5k6y6lCWEXqDPtJegqdPP4e/efRxTLWauGj/HJqNBmbabcy0W0iTBI16HamwOO4NNXNFAOqFXs7lgAhgS05nr4eM05icuoPqIlq9z7u+TzDCMj55pQCVEyD/FApfEbHgYCecEPYdL3wnhbZCCro3Wp/h0OPLC6L1mqN1XtUFvnYZmdeCdxbYeh9LEatG+GWbMsJs5N8rS0IARGac2nB+gtm4ZN7Ca9vgfM3rqsJ645dl1+i1QZmQd1feGPKv8fHkf9+1ZMDDo9zxNJ5cgGLPLvjl0nA0wnA0Qq/fx2g0MtF854t2FJCuvPJKHD58GEePHsVLX/pSAEC/38eXvvQlfPSjHwUAXHfddajX6zh69ChuvvlmAMDJkyfx0EMP4WMf+9hOslOa+sMhTi+vIknWsbaxia8/9DeYajWxeNFBTLdbuPaqn8BLfuKFmG63cMnCPGqNpjWBAWgtRJMWoPx80JjgzgOjwMpiOaLWjpbWE4wbs/zi7LbMqddLYoBI1ckBA1yWavWZt83Uy4CgwDq2lgLUNhlhyreAVKINTtsjAR28hACX3fIJHq7wsgH75lgoQevkIdMGbkFy3s0lwaw9gtNWgrUB/fUwW4iquUACCR08kiRItDavsxGZg4b1C//IaRD77jbBgIr8EbFAtcYugksGiGwZshLZV+64GUfnRJiawT5ekYy5INnNoAw7VnLmoK8URNJG12LhKVzBkBHIQFjf2sLKxiZOr66iPxyedyCfGJA2NjbwyCOPmN8nTpzA8ePHMT8/jyNHjuC2227Dhz/8YVx11VW46qqr8OEPfxhTU1N485vfDACYm5vDW9/6Vtx+++1YWFjA/Pw83vve9+Kaa64xUXfnm4gIvcEAANDp9XDqzDLazSY2u13MTLVxeP4ANl+wiDRNpDuiQCXXgk4LUCOJxuTTfAAiX9h5CrYjys563BQxxwSoM5Ddo0g5kJJEKufwygBeGSDEwMGW61lI3LXFAAoePzHi7qyJAgL0F0dtH5OeAVC4o75c3eap+IZVTFAw5Sf62ymQjVXBohWdEwYIItHuPgba3MVZ1BThdh2n2FNyIz4ZcAeVhVZR0W+HpbHPPKbcjC/XJrJZo9abZMJaRRH3psNhHi7lUKkxTQjeaKC7dTAcYavbRbffx+gcv2oiRhMD0re+9S285jWvMb/f8573AABuvfVWfPrTn8av//qvo9Pp4F//63+N5eVl/PzP/zy++MUvYt++fSbPxz/+cdRqNdx8883odDp47Wtfi09/+tNI03QHmrQzNBgO8dzqGra6PWx2e8aV4s51PfL4NddCovx5FJA7mOKC2Xw6KKRXVsoZ9f4c8CdOWTmteQnnqffuIPeWYcK3VGJMiAh/ut6g6EKB4T4k13VupapZCDfse0fZ6HaFiiZbS/G+B646nZ88JSNycKjWxHVfwXUrBm3WVpRjKdmbzrh1eHdBXutQlMEAlQknVrzrTgqUCWPNqU/m7gSpUHfOd3TAqTwZIAILy51MRS5hnwotFocV+ZC5F8SOdXfeW0VI9y7lzvUwPNxoB/KDDYi46xaq33WQlP0/wG9vHOROa3Zjs9vF0soqltfXMRye/32hgna1czVOa2trmJubOy911Ws1/PJr/j7+71e9ErMz0zhy6GJMN5vuwNKKBHENHM6nFsDOQCUuE+MTJS6rXWlIaqc2vxeCjD9pbbpQSeNWh/eNaYDw2mg/lVCnzPSJafuYxWZTdyJXzRO+21+nSUQouFl5YbmxIW4nq9GJhZvSF9L+hPdL1a/0FsLut9ImpWmHgNT89W0jfLx0ih/ePp1eP8ti4aotbcuoYM884y44QD4TJUgTfbgqkRlbNPJPA4B6lvE+t+2C6WobqcaepRAyYEIJeq3QmWAO6MhRHnlo69T18hfHlRFpvvKn+8pxNWqAYaCkAcmpgs1xEIFG+cERAW8KgCxuKLDhY88b/xB6fuh+YSzztgWgBFU2XCVApRtRhu+eeBTfe/QxPHH6NP78a/8fTj73HMrQ6uoqZmdnS6UtonMSZfd8IiJCrZZiqtVEq9GQgkYPgNKWRM4ECTSaibkLEGtchJCbVv/F0wcC13yxAiMq6vnaTqDdxfjIBxMzsQMmyhAXfQ6HDBDGlxlYe/kK/VgrOOTLfs91t2zzGZskkTb6IdVl6vVujrkPZ3wQXID1i2JZDDjZAcrHQWh9lNeplTXBF+mChymCTxuJ5t/z2pBvGEUtIzOu2fguaomvILr+Gr9tkeaICP/epcFwiM1uF91eDxntAZfdjxsJAcxNT+MFF1+EVqOORr1ubhgHiFT/rK9fWd1S+bEL0nmy0Xxh37VGyXRJk4VrtVqrnLBVcOfGGIEYsClse5y1B5uWhJAWEgTk/nOyvLLKY5q+32Lte/ctQ18r1H0Oo4fH05qf3ALR/0UEd54bLegu0xcGYuKgzFx18tOtwwkc4AwKV/hGgzJI8+XYevKewwcfY/yKtZS0smKtIg8kdIVFJFi9uQJbd7x+vmS6UrdZCCHXPXR5XkExt53rDfOtH8ag8z0fqPkzc3ln7Hh9FlO0QjerGQjOM+HjwiwDKDYdLwZXrpxmaVeeVqLZBIX7Wz/7ta0tPP3sc1haWcHgPL4HSVNlIY0hAYF6rYZ2s4Fmo6Fe28werG9O+9r32Ap0eb7+M4aY+6OkWl5Y8kRapml3WJ5xOcgfdsLwGZtTX8yeMRPa5QDBRYc3lirCZpx1reLG+6GUlRTwRDnX/Ysxs9H784vLtZomCNMd2walTDFsN8ZLGQspWmzk9RJKsXEeCwNEK+QR+RvHQzhyfIvHBawYGBU9+PGzNQ+M8tx6Pjn8BKDKgCmeeUzZbpGD4UhZSP3KQtpNlCTy9IZmo4HRKMPy+gbazQZm2lOo11TwhZ4oAKQw1CqgcA0enbhocHCNxl5gVoIsg09CJwXTQmNko8rCIISYvzrOo53IJsJOCKdO48vX6xQEtRNfrVlkVpD5kzMaFuuvZxHUWnpo+jgRfygP0468ZxppyA9Prb/zqEgLxn70n+Fdp1QM6k8dMKD3beXy6rl9IMIX1jnWAgF6zcWuIbkNN+kN0Ni6tGUUWEoFwOcEX/iPiU8TL09um605FvZhnANzn59Ur61RNqzAx4+jFDIpHetfW6aybEzf2HFYzkIqBoywPqj1RjbhI/1piqYQ0OJWu6TNbgdLK8tY3djE4AIENVSAlENpIjDVbKHdamCUSUAaDOUBrHVIQAr2fxhhCbv1QkscPROdDMUkc+r8dlKaAS1sihgi5Qc4qJT+YGXkTAQzObWbUn0XNuqITzwttLKRBCFnJ34WTtAcBuy7jOK3PYFE9oZiV2CC6Ktx9wNLTQl5T6vOB3emCLAhEfs0wtxTjLlgtkZMGKnIFRYtxwXguuwiCzrWVSfzZ+QBkqqvyBJzeHH45z8EQ8UxShDDVSgeHFel0fC5y5ipK2NAK5/C5xiAvb5H5I4L1of5gTYh+S5YXh8PxXcORY3Uay3AHOVG+J82zWani9PLK9jodDG8AG9fqAAph4jkruX+YIhnlpfx/ceewHS7hZX1DbSaDUw3W5hqNZEmKdqNJtJEej+t4mX9wXafB5c8KKHC+xKrIJ1J6k72vLZFS4kI0wK5afz8RuHWgiuzAosIoMzTHpkG7tSr+yhEGy+t5MIo/6JEV0baODl5poVXZi4YOajgl0huOv0oBcxbXU26UP8Zy6092ULYl9Pl5easELNKTBPi65X82eRZE0WCOWod83mifjN2zBVBwiiBjp52Dqh4iwIZvTHMYzlmd2xWhOMn1idmc0fAggd+8HqOyR4+pvh9AjDKMvSHQ3T6ffQHg8plt5toNBqZN8h++YG/xl//4IdoNxs4vDCPqVYTP3PF5fjpK45gdnoaL1y8BDPtNrhktMqHYCNEC1w1eQrkgrnlpSHiKXQlzAxnwjxvkVdnkrK/5DmDgLJY/DBxXVdmwMi8REyHCmeZrdwXerwkBkZEJN0geo1N2HBnHlTBj+nXxhsPb86zEqPE1r6iefQzjGaNuPgYaYFufjh+K2E2KvIw3iRJPAHs8iL4jVBldn7mbxl2gZOMImEj2mLreNE2xqw1R5930xoOAiuAwaB5FiGoGbexbr9g1/y28XpV34kkvoReZk7EwCmczhx0CP6LLnlofF51pk9lEbJtkbTcpSpfjCjrMG3RyoRikkcaEkkg6g0GWN/awnOra+gPBxiOKkDaNUSAMVlPr6zi9MoqWo061jY3MdVqYW56BpccXEAiEoz4g7MmkrGQYsDDlaq8+suowdEwz7LmAgq0vihTXLzE8/gRRu66gwsWhRM/x0pyoo12mMaWSXFhUIpMXgtKXGybH4nlRSsCECLs7VgnlErE2HENkMAKKxqfZchYMMg5rzDgabLagvHjK3mhKQGjNJ7FACqeMyInDfcv8LLy63FSRy0zL31Qny4nrJdDtraOhqORAaYL4a4DKkCaiIajDCsbm+j0+9jqduViPRNSxpvEdMKYG0NbSY6fIUbEJYIyuY2JzzQsmRjOh/H1c9Dyh6FLXKsKWGE8OQYfa6f+dM7LUn+UkVOS9QipQlg/ERHbSFowYwVrG1MEHFEfWIlxq0kYXrxwaG9NRPjPL1JPVPgKCp41RfgTBPOm1gRQB/RyS0E904St5wXjT3+oFFG3mXvqgF0r4mMnZ2x6fR57Qsa6EipYI8dVZ4uMA1awNjmG3GfqehHK5NG8xNZzeHrz28mq50Cixpm+5s47Itei5kNclGNZ3feP7rJz0JkbBGjfNreYoCzzwXCIM2vr2Oh0sNk5fyd7x6gCpAloOBphdWMTtTTFZreLkVqsN0BB3iCIkHbhRXU3NhGMduwVlm9RwOTjn/x7HJh0ue7vwslvQEn/kwUIIUAZmTbysiwgMQ4Iam1dLUOTnTD6j3TZOazYic0X+vlHsSAMylPtszyGriThWb0GmwrcgzEBb11jHGj024S5cImUq9/cavDIfbZcUYhr9FYxsLzEBH849oxKYiw+YQtyDBY70Me5TqNrJpExnEeF+b3x4/ZXMY3jwbRRvzlXAER2TGoAsvd8APLnIPEf0Naxfdb+KQ7qCTjXYieZyLKdCEhF8lUTa1jZ2MRmtzOxpbqTVAHSNohAqOvTG5oN6esvZ4SEVJDOaLCmTKvZxPkaw3cwaRWslJub+SSstmYmA9PQ9O9xDBIhPA08ypwFRM6EeQR6LisXowEYyimuLDldL4JboDA6biwJ4Z5fZi/LciMWHsAtNQ0OOVqOKa/IzVRgDUUu60epha8WdNGECIUlb8dOEi/R54Y/OmUbQFsM0bKK3Mm80Fj/MHyWv22bx7vI4yZSkEMgbKSzJsWVhzjrPPtolGGk3HRpmoIo8l6r80AVIG2DBARm1ekN+6ba6vQGraWXcCs4aSjQcOwiMpmRbd1zIhBWcm9PpJ7AMgoFgQ0Rjd/P5V7LQ2E19QQJkErZmAlCQom0mEi+QE1ig7XgmLdTyVVCZmSzepGYemU2AfLYJnK4cNqYJMpVogQNMYFNykeYB+dWwEa0akfFVVFd3ApjQBcL2ZbdI5z2m77XbkIjTGynFD0LInsenR/8AGgLE3All681yfFFqomuBeYGrzj6hHFrKn49C8mcQxcR6HbXHlNWEE87TniXj5hkEGT6FuaVGnnl5Vm69noeb6GSx8GoqM0qu7SM9DBiWoqAtYB8r4b+bb0LBBiFIZ/bjAj9wRDd/gCAQLvRQD9J0Ov3zzsoVYC0DRKAOr2hyU5vYAkiVlIAVGoOjxf/zpAbqwnH6ooBU35tRYLQk8K6gUK4AoZNHGjQCoSLAnDmSnD4N9ah8Dsh2nw+yY3bj9gGXi6Do91AytXCKsnrLlWGxE1hnqXGoSCyjH/1+iFYAxM5FoercjvPNM/yzSOuwZP7n21fmcwCRuA5AC7ss3eawDufjeMywDJR8A3G9UDkGZUp07dW/S+mK1y3WDnLSBWjAV0Td9kh3q/hGNIfgkWhFnhCSMsMQi1NlddHIMsytSzB9qDxz3NAFSBNSGmSIE1TZFmGbr+PWpoGWoS2b8yEg6+eCATqp/46VktzdNUgvxnVOW6U6IK+BseCUSZ0QmgNPl8L1sIpSXS4qkCmXwSnBrgtL1KG0dYtY9Lq0cqjVnOFEXDc2hpHvp3Av5htxs5ueH1bW7OybtLpFJAJsm03VgIQPG5bZdjhvF9ySVlVWls3lqEHyn4W+50pAznPPTLKwgZwINMuRNn4qOA0ChVggJw/Tx9kg9xF/RK7JYpuIuiz2CfnKyyezwd5RQMADzgwQR2CfS+gGFiStoh8wPI48u8LlddVeFhyIdBs1HHpxRdhYW4OaZriiksOo9Pv49mVFXT7MhR8fWsL/cEAyxsb6A+G2Ox0sNHpFLZjO1QB0gQkhECaJqilKUZZhm6vh0atVrzwabQP/3L+lA9Aw2hJ8n9nwlq1SqmFpN7DFJGCpSgnj7CCGP6eGQa43AOYiASUKImXApQRRsQEGCs85uKQX4QKUCPmHgIEe428EY6OACpquwY0/tycO5FS9D4OG50mBD+Gxjacu1V5JJV+5uZZkhcllcduZD2NjzPuuguFud3/4gpZWSPv5zEQ5PJiEcmhYN1QVsPZsdc8JcJfa7FVjuHL7zjh/WC/Y2tDnOcyrkPz2zx32zAfiOQdG+jjnOlQYp3KKECmRMGHmtM2Mw69QSzcBEGaVqOBSy+6CATgyOFD+HvXDLHZ6eKxZ05ho9PF088+h1PPPYf1TgePnTqFza0OngFhs9PZcUupAqQJSSr5GZ5bXcPDTzyFfVNtbHQ6mGo2Ua/VUE9TpEmCRq2GNElQT+to1GpIhECapBHl1wqCIq2QTU9flgeT3Ciiee6hs6HQaEDsXDn90+HeFxRKE7QeBz7LNGiwictBRyMBmaJYv7j9qCOT3MjFPLKVRCebRaASxJ+a/aJbblI4wqVgivt1M0spFJoWdPi6icON5mUbUiXW1b4gjpHgzPgKxKR8OJ2Xk8BTDM4paZDVwMrddmxP1FhXYVRGyI/goIWIIT+2UL8MQG6mBVBPUwgh3XVzMzOo1+oYZSOkicBWr4d6mmKr18P+ffswPzuL4WiEh594sgwDpagCpAmIiDAcjTDKRvj6d/8G33/8CbQaDVy0fz9azQYu2j+Hg3OzmGq1sLgwj3azhYv3z+Hg3BwatRr2TU2hZt6K67tU4hPS7hnQ6eIKIfm/RImBr/jwBZW/WKr54MChjDEYMUSKOdYGu64Uqdbhz6R06jXrMl6/CI9fY21mmld7W7tVTPnOvPTWl8Bwzuln3i8sEcJnoQwfmLUSR2BrHmwgiDUtyUvnZeYMmq/kgJLk0dX25Z994Z5ueaQXTF9BQK6nMX3e+SStQOkGu00Jgcn2lXGKOsDKnmGEylgRrDnB9yLXddk6dJogKMjetBfItYpM+QS5UdjxbuRYgFyHU3OFc0h8gCoQ1LNBj3vnNeXmUbjbNPy2p2mKJE1RS1M0Gg1kWYYXji5BfzhElmXoD4YYZSMsr21geWMdW90ebv+d3x3XdaWpAqQJSUeHnVlbx5m1dTTqNZxZW5enOGwsYKvbxUy7jTRJMNNuo1Grod1oYtioo1mvB9qoO2ZyJkXE/eYM4mAu23LywmzDRfDJyLEhCEbBNe0R2oCRIDNRuKsuU9jPuLWi05hZLy8rvGDzVfFA7DcvhvwLJbXOCN9eBaZGv7u5deAVkX/MDyvTXRQKqubBDmY9roD8IZQPD249/HdhDUyZCTNuwzoaQ2Mj2XasIvXpdZ7jroMV/vq3ecIEd25E2BXuf+ajyFgvPigqlA/8twCQ1Gqo1fPhYXVuE6ubm9jY2tl1pAqQzpJGowwbWx10e32MRhlWNjbQrNfx2Kln0KjVsW9qCvvabXkO3vy8eYXFvikJVvtnZpT1NI3ZqSkpvsdpdIGPXQ1Msq4BBQNjF4rzKU88ubzZJQUm7LlmGORQhhTpzbICQmQqbWLXoISMkjPtA6Df90cK7Lgl4wtps+nUEdzWWjJWHbsOzXtAwsUNLhxM2flCwHYMy8+r49JcWVcOIDiPnswdo+kyvp2Feid7nDudkgDoAA2/Tluv1xRtCSpAYQF39lFwhQHxsR2zvnI5LoEvRQEKeWnz1nNyAxqM6zHky2BULGhCWS7yUFjyGg937c38jjwT77tRBiN4b5K7A8JvkJfRzudYvzQbdcxhSkYY7yBVgHSWNMoyE22yurkJQMtTO4gEBKZbLVx++GLMtNu4ZGEBh+cPYKbdxuWHDmGm3cYLDgIzrZZcmEZkEJgBa0cdsWvWvaWFrp0IZYEoFgch2SBTHxd1XMvTri9HlLIJQKwMOGBBoEyVmqi9TASz98gArcrrzznBrvE9TpqxoihFb+3fS8KeXx5IObxo4SK1X22VWPdnYDap/lYCPShZNx6hJWhu635LuDEZL8shv7Hs/xz5kjuO9JhhMpONUMa7bE8g+M3zpXDwRRvg8ZjXJxEwKmMtjZsrvmJowMApJExr9gaR3ydx4JI/5H9c4QgAR8kXmHkakRuuJhVrVPSy1TXDPm7Wpcdnpy3QCpB2kIhpFf5EkSfpdjAcZailMjJvqtVElsnPelrDgZkZ1Go1tGIPmglm4V0LKTyA1E9mAMSztEq21C8pxgLikVtsL4PnS0dGyETmCD8TIQYOiDCC0H9XmVMTsWtOd7oOlSCRFhTQWOELQYALFLezCXblWX+PdyzpCnS7uKXB22NYtLw6a0Wce+MaYpWEUQ1Oh7irRZOTsxeKqeIabEVBfxkLHrHhIi/EgJZVHoLweXPXWQ0usEQKutNxp+rkfHBzILIXvG85/PgJPaQss/tq3EjgXpcKkPYo9QcDnHzuDJIkwdPPPot6rYZEJGjW62jUa/i/Xv5yzLTbmG63cOjAAbRM8IMkM2CJLVaa0SwcK8nkkRmtdcLvREednVbFvmnBvnvCXKhwbyVsiQlzbeWA5MkN+qgSdRwgRJIgUYvwlEItxmcQQrryEhBIAEkCIBPWZUcwp2QDMCdMA0Ze2GnI2+VYHZpJdhIDQZ1EIeBImWg+1n/MFZPpxWyhBRHvZ1sOKQDjLhsbHAApeIUWsvx7juDlgjLzXyOgGkjuhubC7QtAKMgi1oe9ZPvTmrEcoAMY4VimRpkNuCGdYoz8KwrdHkcTWUd5ZSBk0V3vlYM2WhbvAN6PBdUKJy3jU8CZ9foEEwh7uCtjUH5wFwn7asqMtGuyZYDxVAHSeaKMCN1+HwCw5d2rpSmeXV1Ft99HvV4rfsgF2lfM5cYhozwV6qS2RHKP/5Fzh1k00PF4bnGSJzuYKZO/kwzIkgQCGQSlMhVZ4DGYTLYbHO3b7xzdeE87l5qpTccBTOcjIFzf4WYqb1CgBPDk1kJxnw05mKYPbI0FIPAX0OklBQE/7soKbP8IIMf1BzAwKk9Oz0YGWilNmVif6kJzKokO8xJgNDFPcPtrUo1/0rmllQutLCp9Ev54Eu4Xljn+0xhEXEnw+PNHVsC7o5C4icuf9nJ2VAHSLqHpdgsH989hqtVCrTbpY5nE4RLRfCcdZMRrVG4ABka+6wHK6hGJdMclIgEJkn9EyJDJF/uJDMikRSQtoASUEigh65oSAoDccGsNFQH3f6UNMsXcBS3bjiD0m7fDlCe4NHb60bhAyFqAgrVfg69dmyZPsJBjsJrwYNZ3TleabHb3F3d7xY0lMnm8O0ooCkfbDYNBPGHkNBLOvVBw+WtG7hiJuqZ1FRivGvn1T+KuyzurLi9/mY2sMp355uC2aYt+jtplF5u8TpeFyo8w48iqgMHpDiaD7UX96PzTUsJ8eW3zNd7KQnrekRACUy0JSI1aXb4O3VNv3NBQ7l4hNy3Tpn1yrAIl4P2F17HHmvhRUFrI5lgMpi71lyQCGQCRCWOpaAEo3zQLJCIDEhV9R6k8sDWxe2oSkKnbRC0lwtbNFiPcyS6Mhu4c4cLAJrZ3JuwECUTmvgIHacWRwTCo3wSAEkCHnQsRL9hcMkLbdZ0awcOkNQHy4FqVLRb15FhtzgW7elQISJzHMQLZDeZR/OZo+d6jAd8vxcXopG6hsfuWzkKIlsnrnMbgiXcThADYuQr7yAstETsszA+ruCDat/oZOI+frV9phNKnx+8svExO8Xf4VnReSEertBsNuaaUJEgSpucUzCvh/udeV5S39yhHHo4lq3GF3MSv2k++STMRQgJMIq0lx++vwUm/El0LR32iufbdKe3TXysy3kSYZOyCvWbumfvCSeeYLeyTyN7mvw2fuuwM0hWpy1O/TZ6M1aV51nkRfrpsiJA32PTcagweBk9r0o8RQ2epBTO8hxl9TEnx1330GogTuBFJl8/uhRWrvtuMf+FdEE1fsAaWZwHHlRtdSTjbw71gzsjKLfN8UGUhXUCq12pYmJvFTLuN2ak20iQ/mCAgs6IP2NHDhKhjDdkx506W+MB3JzRT95k1RqZgzULoMjCKWyKQkAKeOpBliRFI2ShDNmJuO8qUQB+BkJnyM5FAiBH4GXZCCJBIVKADhXKTXFkqmHvMkeeOocd1S4IJIhE8g74PBorq/TGmi5jZqlV9yKAMJY9B+nl7ioXpf/suDuinZX37wjAvrT2bVz5vWbAQ8rUdrtZu/3M9cxT9NA3dDmmc15aBEcwC/nCJUZKEOrNvzU2yf+h8kXFhQj96/exF6bZHCoUZU0x/CopiiqcZzdY1wMYyC1FScxkifCHl+aQKkC4gJUKg1Wigrc7BM+sMkYXtsUNDAHlh1uY2S1puRvjaVVg+dx/kl6JPSdBuOymMKUuAxNUKJcayyEBSG2j1Ia3GxJATnPvEKVgjUbxp4eXdIZ7GBw/1ybDEyePWxE/OVu30M/CM6vVFIgPAXWxWJjC80f1m2+pKIa0UkOWZ45hJ5Z4O4HdI7trA2bi3tNxlprJwv+SSExrN3Fj+93Me2l3AHzAB8AnhPLLJK5w0PQclcq45RCQjSWODhlV7voCpAqQLSPVaDfOz+3Bg3z5Mt5oA+PyPDAFndJARUvx+kMtsn+djWjjGlBXH5BWQI8IFE7jMORBIcYZnCeQrEqBelYBU8iaEQFobQYwAyhJ5crUxYQigDEQJkGXIRgIi0W3RqjbJM+ySPOHgXiNrHjj/+1msMkqR9yexsHL1v3V96TWZmOaqylYnTkBGtcP4YnifCUAbgzFLlsC0Xm7F+kYZewg80CC28B6zjGyyYpFUHhjKWwdlwreLACEvem7cWukkIFdm3bVU2cxlnU921EXHhAZrJ4cu30lo6rRrfrZEuzasCwhrO1cAVQHSBaR6mmJ+3z5ctH8/plstddV71DGjh1vubKRIZVooU5yZ6GxUGhBjA849cQH2Btf04Y1RlHAvJooFYYWQfncPCECqAClNISCQjQhJkikccoMdEiGQCWFeupcJAZGp11sAEtwy3SmsTzyWXOFBIXAIli4qJMIHYsGcAsAzxoF2iejraqJTIszJ7LrPSPD9SFpgcL64iIg9BHKfpcE6V1Rp4Az7hV2Lue94bzBLoZQg34Z1UMYlFwOqWIDApGATq8+16AlF1lI8OMGftNzgzQss8FQgr94ybjYzf5ns4OvK+ovDXrTEybYMTEIVIF1ASpIE7WYT060W6gUHGUYpBlS5ad1B52bN+aatgwjwOG4YBD/cCjxLCQlMhJ0QZCaFEDbIgSBDwj2dzdXgjQWlkzgxhPl94aSNTDdS083rX943fDq6QsLjiYGJFY6A3nwL0meawbpMDEISQInpe/5eOx9p7DnP3GLSj114igac4Il4v1juxw2xPCASwZedpYmBsIDK7LEZZwlte80qovTE+929WnqPlVUfz4o9W57+31WUdooqQLqA1KjXcPGB/XjBRQfNwaoTkWuymB+BPIxaWL4w9q0pVh7FJ0A0KILzJdwbZgOq0vCltZMgTaXgpSwFavIUB265UabcZjSCiQJQRwwhkfuWEoJxcUHYPRYBhyTXp4iVzz0UZtOsEExW2D4VEMgYYNsZS1aga9NDAGaxWPGl57KQeKPQARagjBtPIHEsISVY9FFKKgyeg41us26HgNyQnWXavWs/SfWD6YIclIqt5YwlTwnZ6XUefy3Jv8dpkm0MPH/RfqZttycSbODfMz9jvOW4O3kAhfwS1TYKlQt+qFDUIlX/sd1vhs+dpAqQLiAlIkG70cB0SwY15PrAXE/L5BQFLk6TF5qrcTEw4q4B62JkoKSsJPM9UWHhSSaP3OGsMVDQgQ4iASgDREKO5aAdjcIBDFuctWQYHHvHIfDTmawbLtyMyu0SniF0BVrgce0YZvpo0Ij1K3tEY/cCwQ2j50qFxp1xxwQ55U0ISo4eUuQuC9Tv8uMwxktsnaior853JJ61GmUQwbjaLdAQHzDRND45FrmZD7kcjSVjbJ/jLqsA6QJSvZZifm4WF6uTv0sNj0Jw4VKLab/6UhkfTJk0yHeV8KUX4YCKQQur6SVKeCYSpJJUIK0lIGInB2ThJJCv7B4iyxKkQiCjBAklJkTYj+jzGbT7hXTYq2y0YBPXceoFfiz/YFiuN5IFpaBjEAgW0za9aTaR2JQIaRlaS0MDtyqKnC5lvKly1XqaiVIE7FYrYp1qxtPZSRq+IVZ/mdzi5yBqKdctWCI4wb9fFoS2sxl3okCJmPWeU7/QJnUO+Dhlk4qasxegB4Xj6VBjil/TVlKRCzO0SAsasQ2qAOkCUk1F2V18YD+m2y1nsRQYMymcgcD8Ng4ouVkCrR1WwG2HijXQoCY4ElRAnsagAElAIEkTCxQkgx9oZIVrZgIdMumGStSJDhFNWbOVZe6kMZ4p7bYyAKHdFWF/uOs/5ORXCGusKANjyr3hABwHHyGklceZEwoWBZAlgMhIApMgo2CYkxgIJkIvXPNiUXQOeDKQosz0VY4nKErlrCQfnMZbdT7J7nStuCIBqRUYP8BgOwERsbRFG1bz+Iv2Usl+cMuyoyiWXwh9BJEFo6BuVQSRPtWEQxZ71TqRGU+T9NNOUQVIF5Aoy7DV62Oj00Wr3kC70UCapKjXUvleJG9yjSOjPReBjDGT1Gdu0Tk+Aj+VVfE9BdedoEILW7DJK9QEUoCEDBCJDPGWnyT3HymJr5ePuLdNWgs2Ik9Y8c8bzfg1DOYAj90zFWrXtm/4LVfeM1vJvAZca6CWf26ROZxqkFOKrQ05VyLD9/kRzAvfdFO5MCdmSTkMMwFV8lGrrMVjUQRfVL7yVZjs29GTJlkzmhgkx7gAnbSxixPWZ9zbdorlpwVcMCKeiWmiOWU4oOTJhTIgv1NUAdIFIKG02v5wiCeXTgMANjsd9AYDtBsNHNw/h2binkgQkOMS0uHcVkr5VoGuV15QLgBtFZh0geQy5Y+fyJGTEkx6Ba5Ecs2HgWICQpKmEEkCQgYhCJQlyutFoBEptx1BZCoYIdOWjS1TnvWgjC8hpEuEabWu5Wn7zfKt10h42yMmpu4VggEaDbJ8XUlBmjzSn7lNAAsygrlh+LOhRLcjgyB5/p9ImBmj5AWNMmMNarAza18OSpKrezB29CkTvEt8qy2P8vfUxC/TmCS2C7QCUuw+mpR2Yu9RGVAKlIxtWUXqmjFf2VaOnDx58zI0gSPopBQb7aHwPTV5v3d6TakCpAtCUlDqt82ubmxgSoV/j7IMc8Np1NJUvRsob9LrhXdi1jwXsE7SQBo4r1xg+fM3l7oD0pQLd2AKE9IX4Vsw4NTf+VElSYIky5Al0jWVZTDrSyArbM2aiuJNi1S5UMykdlB9rH3+RAPsiQ8Mchzrz4KS5cDtG32b20DRuasFL0sktBXH6gp6k1s42qpzFFuyTJrrGsk4Qxrc/UETZ7pwXWECzJjUYpqEJg0F3+4+pWjdkgFdWDxNRLk7F5GIhh9zbbzVyU9IccqJ/D4XllIFSBeAiAgZgLXNLRx/+If44VNPY99UG/vaU5idnsJPHbkMc9PTuPKSQ7j88GG5bhAbSRoQtEAxypA7iKKk0pnoNKnmwxwxE2QN9VvtHuT3iYQBJbNmJTwNnK0xJInc3Co3wBKQAAkRKElVPq3hS8ARSpNTSyAQQp2Lp9x6pt3SxNAVAiJxrMLcGCfTF6xVyvLg3emH4LruOv96rA91QR5IKkCiTJi35yYQyNT7i8hYSmTqt6+198snIyB9QaMtbHIsKCV0dEg5t5a47BGse42r1k23bVEl7DE2E4ebF9C4PUSTCNe8sgJlhLUDiCtEY9vmKV+xOl2L1o3gs94IqwiactXztSuf8fLzSAbM+C9/PDua+LTvL3/5y3jjG9+IxcVFCCHw+c9/3twbDAZ43/veh2uuuQbT09NYXFzEW97yFjz99NNOGb1eD+985ztx8OBBTE9P46abbsKTTz551o3ZS0REWN/awnce+SH+3we/iy98/Vv4ky99Bf/PV7+Gvzj2AL7ynQfx6DPPyENHtfDx/zRp6aAEc3RymXxuWUJwATSmDMs98nUtu54jh7hcQOf7XLQrTf8lIpF/SQLB/pLEvSa/CySJ3LuUpnKtLRHCzls1SWgk/7Isk7+zzJz+UPhc1LPRRooG/DCb7iMBK5RZOWxdy/7B/Jky+UX1RxkBmXRX0ihTB9DKQ2hl22Qa/Zdl8jSLbJRhpP6yTAZ+UKZOTVdpdF/IQ2wz82wy3T8ZS8ueo2221v5hrFw4z9PqATZPSWEvhJft3FgP54J8MNKf3JUbHxPuvUjBdsDkpNPj1VDwPHj/5YDpWNuJ1RXhf6doYkDa3NzEtddei09+8pPBva2tLTzwwAP4D//hP+CBBx7A5z73OfzgBz/ATTfd5KS77bbbcO+99+Kee+7BV7/6VWxsbOANb3iDeaX1jxNlShiMsgzD0QijkVwJCSLuYpmjwARw7SdOZbQylBckOm0p37qnzQkB+64j9pewT+c1FQn7c/NE6yPrwjRGDEEGARThKooFobUOfGAaL0SjdzwlWAO4kUXKgiH2Ce8v2hSKWEVGuMH5jLfTDjLTJH/MFTZsMtqueMtbLyxdb6QTgqi5sxDEZfME4AU7bh1DuqgskzcnjWPZU3DtQtLELrsbb7wRN954Y/Te3Nwcjh496lz7r//1v+LlL385Hn/8cRw5cgSrq6v41Kc+hc985jO4/vrrAQB33303LrvsMtx333143etet41mPH8oSQSmWk3MTLXQqNcY6ISRY2r6Rb01Qgmu4nUhLw/guPDUm64d95XwMhg3j/UfRdtlonhMMnlKAxEhgZBn0glp/huNL5GuuSSzIb1GYcw0k8qVlUWEBbGwa7IuFMO+/s4num6Ng5uxNrnaQKiJsjKD/rduLgHdh2ztL9OuHtVzmclmPp11J7DNtMZPausmbbWq13lEBZLbEKc9jsWjH2FgCRH7Py7fxgLFBO6sWEjypC6+aKi2unYurbJx4Oe6cAmOyzu/UKOAgY1rgjclg0ms6g9c0Dtr+ZSlc/6CvtXVVQghsH//fgDAsWPHMBgMcMMNN5g0i4uLuPrqq/G1r30tWkav18Pa2prz93wlIQRqtdS8sC+fvJG14/NHOEKI17rt+pyFc2EEa9QyMoJRmBMcHKtIu+9Y2kIrzUywAH28VsfMgEg67p7SOUV5K8kBMw5ugSuPeWy4NaTusSU2ZvI4Xh7HEtLgxJsfwKW2sB23pP6IjQu3POf7ORDsflCA39/jLGe/rDJWT+ye6f4JhPdkgn5CK4zxQ2zQlLH+/OF+odyk5xSQut0u3v/+9+PNb34zZmdnAQCnTp1Co9HAgQMHnLSHDh3CqVOnouXceeedmJubM3+XXXbZuWT7gpJ+ad+h+QOYmWqrcF9XCFiBDVdRF7ACgK8JRR37ORSMXZmHv4LBeru4jk6+zGR8QFlTMLmI/TNtUu45kdrv8Fx3cg1J2PWlVP4lqV1z0nu4fHcaoOU8t6LCNjteqDFWj53rZJvrCUM/isv9S8wzM2BIZNImgkUmekBk1sQyC16+C4+rLcaijrhNYdbq4sqBvybhC3/HYjpLWVYk5PPWY3j/xihsR4Gr1ytzfOBBgSI0KZn+K64zsOwAwOc7WraaBxF/i98fZfpqp+mcAdJgMMCb3vQmZFmGu+66a2z6okiXD3zgA1hdXTV/TzzxxE6zu2uoXkvl6Q3zBzDdblvg0QMmmO1aneWarC8g4sI5TmSL1dqwAbkwK4MV9o3VawszpRNIRsopMIKAHIkCDvA4oGT+VICDD0KpBScRgBKXFzkacQEw8cnoCipeXghGUcGNSBrw52qRRIMC7+uAX30KEH8lup+GWXGKgeDPWqQ2cKRIgJeyPgrvxtPz4JfgPgOjIiqjEOTycDauKtaXZfqHj08XiMjTIvKBgT/ywDrywZrb4sTKD3SU8c/9XIHUOQn7HgwGuPnmm3HixAn85V/+pbGOAODw4cPo9/tYXl52rKSlpSW84hWviJbXbDbRbDbPBau7jrKM0O0P0On2sNXtYrPbRS1J0azXrXAiQA9SwJu/AvYYOyEcL5leU5JClAlAJ3txGOhZk8ernDDC4J9aVAksQoI68kQfl0POjFWAYC0LRw7zCkGO8sNDcuP8RvrAFB51UrGs8f4LXUyKf9gXSZj8xtpRa3AU026JyRcuWSKuGu4qFOF3YR6EkykQWPz7Tq03CMXATq5faP7858v5zmtDEM3G+ZQJxlpGftkT9ZeIj2InCbwpFbP4eCkG4Mqx4NS1w88mRjsOSBqMHn74Ydx///1YWFhw7l933XWo1+s4evQobr75ZgDAyZMn8dBDD+FjH/vYTrOz56g/HOCZM8tItUUgZJDDJQsLaKcNmUhwOcmGpBHU4045FhBCL6Kr/AKO8J3IZRGtRH0Id0plWggA5pgcYeWunOD6FQxq4lBCSEgZ8ynkIn/EotHn3yH1XFycH7KgVMS3EDCvF/cXmf02+V1d1HcxC0PKNfkeKG0ggSAjLjOdVoESCfOMOXgZI1Zb1OrPvHVWXycoa9QHRXlfAOZUCKO9A8y4ioFYOUEVBQbO/IRrOGUpZt3y63m/c3nR6Seov9it6CuHMUVnfG1Oud5zsydLCeee9cCUo4D3C20hbWxs4JFHHjG/T5w4gePHj2N+fh6Li4v4J//kn+CBBx7An//5n2M0Gpl1ofn5eTQaDczNzeGtb30rbr/9diwsLGB+fh7vfe97cc0115ioux9nGo0ybHW7WN/qYG1zC6sbmxhlGRZmB6jzfTdCC9eIQNAqN+CpUBqsNChZC2VyB0sB8eKIgxJzNRjt0ptwxkJStpoGWaEEpTn2SBfvCmRwyxHeVLf/GR4cUADgmZQOkfMlrh2XcSvFfPVE9hw+XUewPqUtJOHWoZULCVqeYu2gp3BuBmAktKUa06Atb+d6LeFcaeJ5wMTvRddmEAwFc+3c9sQ2yQOj8Ebe7wtPgiZ88n/1V3+F17zmNcH1W2+9FR/60Idw5ZVXRvPdf//9ePWrXw1ABjvccccd+OxnP4tOp4PXvva1uOuuu0oHK6ytrWFubm4StvcMTbVauOKSQ5hutzA3PY25mWnMtNu4cvESzE618aIrjuBFl18GIRKm9avMpK0O+1tr3TqhE3Hlh5eSTkOlBKsk4YAB/2Qea+MqIrax2wgB814EzQohG+nNtLDWkn59udoYavhTbdGRZvZUcNs5pt38nse1TOBZMLE5q9weefM5tvDOy/TXZ5wFem69qXdM8HWGRAe5mPus48AwUsdK6HU43lBmRQn9/Lz1DCOYBaQjkSvf3hqGaqzHSTFwRe+VcJuNuzfJ+lAZYCXFVx4XpcoY47q1Q4lyx1QuMeXLXkMElOx4ddyzwlXwJqX1rQ5+7tfehtXVVWdpZrs0MSDtBno+AxIAJJ7muq/dxgtfsIj9+2Zw09//e3jDL/w91NLUCmzA/fR935lFIbsQ7yWLAFL+0GADWv121x48PwG/lpkcnvnC0jJQ0e/9sa4qYU4s4ECkwYcAc/iq7R8GxBlJt6Fz3+s/LqS9Zuv1Kd6kGOm+0ycecA08TVMHkHR6F5BsqIh1m6mDVh3Q4BsgGTCZIJHEuuA4MDGrSPPlApLXIHNCg2PH+Y02XExsRZUQQw4QFihM0XWUCcHL5MvJW7YM332bu25nLpcTx9wLEOQU7M9mMJ+8Xod9UUYBdWmnAak6y24XUmakp/wcZfbdNc6iNMIDUlVCd4Kre6EOW0xFrhMOQC4Y5REFv1xx7ztAwvSyFgruaWwjNyF3MtmeEn69bg2k3GK5XPEL5ru2AmEmtb9ovh1yBH++QRbk4GBqhI5BGgTCykkH3j/xZ587ggTrh0nJH7PBbRH8HhcaXgRMkzyTXACO8Ji3fmi/q0GTW328tlKh7Tone75a8ZPX4yPfZI604XxTBUh7gNIkwUy7jdnpKTQbDaPJanloBLEnKINxpQ0Xq+yGiQpdHj4Q+ZYRq5+r2Y47h7k/jHBIvLzuT1kFWVBVL6wz1ZDWynl+ta5i5IDS7FXHcQtKfiphrvCO4Zptn9Ph8rrTfKfvFORGJniuUAxQ1Uvjm2vOJ5lnIbTl41hIDIx0H2qWHZCKCEtnXY1QNEYmJaGZYOWOc3GNE5hlAyz8cvX12MJ97JXj215L4+cBms985S7zDjDV66+C8eCOV14XLBD562T6XEs/ywRuz52mc35SQ0VnT0II1GspGrU60jQJzGx/+OiNq861yJVJrCXJR/RqyWu2VstRzI0Cq9FFczN3lnPQJ4Lvgv/WBoJ2TXmbPh1kERJqoq1QLPi2Km8zB4ZJSADQblWzR8vwE0kr+A0BDYAQbtusK064eVy2Ge/8QuxJuM+Bcp5lWeLC0tRwFm6yPBq3Lhq7b7t3+yAc26zqwoj8vu0qmBvOve58RL7vnGKxU1RZSHuA6rUa5udmcWhevurcH1buiQk+MWHBvXtcK/X8UnnD1EbkFZPrXuPv+iHPigmgFOYNRD5bxoiRkXfODdMmmPP3TOSaYcYWKKDOxFN9QKQ/AaLM8EfKBBMxfgWb7ZMCjydA9NoRyAp3EwwnYMBEACaMm1s0uodFYq2jJLUWEtJQMhmLkvHjR5ppyAko10qKj48ylo0zLFi/7CSZMREBvzyQ8635orJ5HbF6AWOwOHmK+MgHMzl+jbeEVD2AUSLM+ioyR1FJlFLCn23ZIbzdUPmyVAHSHqBarYb52VlcPH8AM+22tSAc7ZjCGQ0daeZdVoIbQjjzzBnofkklwcjUZdhxpDtjl6vpkQK48m9cZaxwtshu0uhLiZqg8JpuLB/VvgxqzUiCEhEhy4QtS7BP1elK7Cj2XSvI3WscdwnFBQ4BlFkAUKBr3WmJteJ0uxPWdUwYJon+VHlSASS+oLJqgh/UUEzkfZpW5eYoanssbZ570w8M4fdyuY0I+DxQyuNZFVTorptIKOeAUYxiYMS/Mw6UvuXPMWBELKgmSdSwsa8r1+O7/BM9t1QB0h4gyjL0BwN0e31sdrpY39pCPU3RqNel4MmZl+P0y0Aj5RLcsaC4dC7DcIk0wvzn5Y1NfhiAI7+xxKanZ+U5Kb1kuknCvWUMKc6dBlb3lANWcGz2qoJjAtEADayF6oC34OVrIPL0D4cH3gD7F2xBgrWMiPHmr1MZ0I0uQpLlnfWQ6Rvno5xYm9QSGpfej1w8W61+u3ZaXoBA4RqN+WJHRFDCOP7Vbf1G6sFwhM1uBxvdLtIkRbvZRC1NUK/XUK+lSJMETSVLammKWppI7wHKPsGdowqQ9gD1h0OcXlmFEMDMVBvNRh3TrRYuOTiPdrOJBNIM93TLsCAmfX3LwVzkIzAGRiyjNATGaJtxTqAjBvl89UPNrVdMuSUTVhi3Xgiw78pgbPPZ7AQSqAAHFQ5vAhnY4pteB+J52RXTA7oPiDPstdG9ZnnQDEqQzSRIJDB5TOi2ASgCEm0hSctHmDbJhmh3ZiaUezRRZTKg0K5IYzHqOhLd27ytkk+O+z4p8b8tMCoT7m2T5qeNjUENCOMi62LATAwQxtXlbrCO86hD9IvWbfRYyvutCnJ4oOB/QD/Dbr+PR0+ewurmJv76hz/Cgz/8ERr1OhYvOoipZhMX7Z/Dwf1z9iSYVhNz01OYnZ72lLFIe3JbcXZUAdIeoCwjdHo9bHS6WNvcwvLaOobDEfbvm0EiEtRrKeqpJqWj4QAANGBJREFU+yi3pdXlooe9zoc+16Rj+yK0UBdERuMCkSPyJHiQuYcxwsPhx//07nEjxgVaWOPE83IUzTRz3/GfUFiRgCN4fIw37QZz0QHQC0cmQo6/3ZdbYtpiYr8FoPqYrBWk+0D4HeK3VxYW7A0zbRXIC27Y6TUEn/KsjHFutxhtJ0/ZfOWsvPAZ5OWPuuh84BRhWl6VtpBWNzbx1OnT+P7jT6DVaKA3GGCm3UZ/OMCIMsy025hqtTDKRmjUamg3m+6aIqxrWgi7D+1cPPsKkPYAdfo9nHj6JJ557gxOPXsG3/vRo2i3mjg0fwDTrRZe+pN/Bz971U8gTRIEDi+t9EdHLZfUoU5kYUdq3mU8d3qJ3Q5mKSjNCRLcJ8Y079zQaLW2ozeMhlYU36jpWjKkueHAY4Q35KkRgtRmXQ2ECOWGDgl3CvDAl92LWggCsDasZ3EJICHbbxaQBAMkWBASYFGCHr9CNcKc1KCQ13G1KRAUAmavLK9Ht0MhGhE5rdmuC2scxaLc8sBIf+ZtNs3LW1RvHm17vcgppHxSw03EbeaCkTdQhZMNw9EIy+vrWFpexsr6Bja7XXQHfeAZoFGr4ZkzZzAz1UajXsf+mWk06nUszM1iYXZWXts3g2athn1TU9Izo641ajXl2kt3fCxUgLQHqNvr48TTp9QYlAK4Ua9hbmYG060m6mmKa//OC8OMRrtUGq7jbvMNfH3dL0P9Z6IEyFlrMjDGFXhPk3OEmUEg7k3z4IQBH7eeiDJlRFlBpKOHLGBYcBJKghNgANFYBQTjAqSE1Bto5TV/m4hGMCMMSPaf7Rpt2YA9Iy44fH+XsmIYIGtXnQtILIuxlmwknXaxGbBjQsoBM9MgC4gkdORVwtKFSom0JO3ba2UNbmTnuaCi0Ow8wCoTsDARD97vWLlFLjp7BJT+8E318XX6ZVoeQjBisAkhJCCdWd/A0soKVjY2sdXrIcsyrG1uWbaE3UuXCIGDc3NYmJvDTLuNyw8fwsxUC5csLOCShXnMTLWRJAmm2y20Gg2kaVrYlu1QBUh7hIjsegUgzXEpQ3x1/uxorIZpVsQjPOIsWeHChs9lA0L2hnUh2HQWKLXbSgEFOFzBmbwEwZafyLojnOkNxH+4l32ewoa46cmk5bwJuztQgZL2mlmQYqADGKAxfcDyaqwpBR8RPGId4lwYtxZSOA4KrJ5J6Vy7DLdLTntUh5heKzNRIuuRubdF/AmPlKt/s9tFfzgw/e4ogIzPEYBOr4+NrS2MshFOrzSx2WliNMrQ7fcx1Wyi0+uj3Wxipt3GTLuFzV5vTEMmowqQ9iilSYp9U1OYnZ5CqyFfS+EOSW2l8DEXDtqieeHsnzCLthwEhMIm18KaTEQo9xHjLjiDjtjZdA5/9tMaVWxPjxbcgDnANdHWi0zCgB7QO4oN/9Z3Av7NBAWAlOFp+9r2BtPijbXmFps4ygRDVnOZjPWjw8D1uXSJsZB4h7CPxH7q8hycYUhuLTFfo/c6grRlxJAr54Fz5cG9zizVCPlu2ViwQF4AQ6yeXUPc6lefnGW9h8hVfkJQyrWQzG+7wXYwHGBpeRlPnn4Wa5tbpZSSjU4H3X4fSSJw6rkzSJIE9VoNdeWmm261UK+luPjAAVx8YD8Gw9EEnTCeKkDao5QIgXq9hkajLk1nf46OVYu3p1kKRw2HnTRFdeUKB71xTxXguGPIuuz4NcW7b4U4v7UFF7DpT2IYoNAuqEBwR/rJMSRMkbGzHbjwJZOYu/Ms3wwJHe2XfRorSQTtc9spQcy4Y3IGQznrgpzs23XX5S3ai4I0edfyaKetJb/XzhrkGCiFlqdfOVOCYu3Kbaq9IS2kPra6XQyGw4J5aGk4GmE4kiCz1XWtHyEEGrUa0iTB2uYWNjodc87mTlEFSHuU6rUUC7P7lL/Xnt5gjSHm+rKvkIW/lpRHpf3xXLIYd1no0vE3+Qkr4cKJYjDIt4hCXkgBF1+3StKETXYr0e1PVa4OZhDkhH7zgDKenDFvSoyK2Vj/cvAx30OAzAMancddG/Iq8w0uYfP53Rndg4Q8UPBZEe51U7gDL8aAipXNQX2ndv+fi+OGdppMLxFkuL+eBq65FF7jvz0w0yHl5p6iwXCIM2treGZ5GZvdzjbUCI93IgxHI2RZhjNr6xgMh8E5e2dLFSDtUaqp44Qunt+PaXV6AwcFTYHXSccCMz9yIBPZhMjbwxHIIKKw3sgMKNrfwe9baRZ31UiwlPWSsjr0/YSnC9pmr3KAQKZ+6OAGaTZ5Mt8KWd+YcZL4IKuARLvGTNACK4GctBHehXQM8r1J/vuQ7HPzyhJwI+ZyBF1epKP8kYeUWingdQt91SknAAxlwZXZPJqXho/RcYey7gpiuqEe36YNwj78Yp7zNBa3/YPhEGfW13F6eWXHXJijLMMIwPL6OlY2NnbcNVoB0h4lIsJgOER/MMRWt4u1zU3U0xoa9Zp6o6xAAnvOVUBMqXJAKUSnaAFa7ji3jCR1w4TLq2bFCbmnQ+FFVNNmTYMvrKPEZa2KvGNyNW7FRYowAY28fgMOsei5kCctk8ybcqF1CFY4a6e+z/M7Nx0G/bryjwuKC5ocH1PMQqKwSuGPJb4gWUBFQm8cGJ0rmqzf/LwTTIl4LQy4wruD4RCD0Qi9fh+jUWZfZ7PDdC76vAKkPUrD0Qgr65sQIsHjp5YwOz2F6XYblyzI0xvqtRSJ2SwbsZj4uTLkCnQuje2Zd7GDHyMTgl90ZE8oOGw4seKBWBk5Y913kRHXKBNbr9bR3eN+fCuP8WK8fD7viheyX7nlxk7GA2ffeY240EEIun9txwcWnHrDqzU8Nbjz8OwcW0WED8SHkDJ7asJnJZz+0Ljip9OgyQWu0O01IdC2znEh3Hl8TUrjyo3do7OoLyxXf4HpGG5Dmrk1BqCd8czHgBlWcp6udzpYXlvH6dVVGV23h6gCpD1KWUboDfro9npY29pSPt0R5qanlebbQC2t+V79qKYMfZ1/mh/WwnAEFAAh2D4ak4XtfcohPQGLFrFN7givvhgPjA0zZ4vXwfg6mT1n3C0jZJGcD4dZJnNJSQyzP0hYgUdckjgVkLKkbHFaUOlnF1pA+eDtP4Iy64JlLKM8OZ331K1Vm9upuXyM4/Vs7hv+dtCl55bF2uk/t7PEOh+MOA2GQ2z1euj2+siys6zoPFMFSHuUeoMBnj79HM6srWN9awsnnj6JVqOBhblZTDWb+LkXXYWX/uRV5rBEwYWBAPhL8fgmT+MMygMu556yorjrJ1h3cDXBqItFhVvn3/e+CGbJ6Dueth1nO249OK7AHI1dGglcvSXr94+YLSa+jVtwzEAip2HS/NL/B3jOwCxEagG+duD0QMF6UR5FFYWYS85U4dusCACHb27W4c28rjzrOVb+JG3h+Xl5ZQEoT2kqW5ceE67CJBUIuc6oRl2ONTg2us4bC9pq3eh08MzyMs6sr2MwGpbmfzdQBUh7lPqDAU4++xwgBB49eQoCAmmaoNVooKXeKvuiy4+g2agjSRpIhXYS2D0xggRIUCA8DeWCkr3nBxI4nq5I/ugEz+w9Rzj5LgxjPSWetZAjvPSiOWDW05wZrcsnsscbxcriqKUaR8hkX+qTDpiNZZx4gn0HEBwBQfYaD/bQ8t+uNel+Jmu58YfDPopE7bbWPco8PzfBWOU/JuiLfpdxs43ji4PFpKAUK6NcXv2FD2PXGg/WYCNjMDovc4iIsNnp4vTyCs6srWG4w/uEzjVVgLSHSWujZDRY6crL1IRL0wRpYq0jszmT7EGaggr2lfiXlWqvS+N7d8byGrE8hCpPh25zMDJpzAR1XVtuRFnMf+bzXnSNHQCbJ9iMhaVe6KcBTqC4A/x7zNDhAY8acIRtlAG60N/DxZq174pOT9gpKhPVttNUBkDKAtPZELfoStcn2FHCIky/0xGABKA/HGCz20Wn18eIdjYs+1xTBUjPIxJCbpZt1utoNRuYaspd1YHbRosuBUZFC8j2HjHZxyyqooVY46kJgUYCkHwpnbWQMravQbuuIiftCVcQG3DkpoXQB6syl1YAbLo/tDhXZeUIGW1hyWbrcDzhwIJM6Ln6tPXFK9QfBHsmnVKlNTgFcO9YeJZfU3sAzpNr9V6LWcsYGBa4ssZZaUWh2WXBpGxggl9vLKrwXOx5YqV77rqwTvLnz5i5SGak5isga5tbePL0aZxeWcFgULnsKrpAJIRAql6ylSYp0jRBkiR28iiLyAeVQvcJdy/FKw2vUX7yoHzPQuLWXl4pLkC5oCQchl1hXiQsJcgoaDLuRw0JHigQGXBy8seYNKgzxnITvnC04CmCxF6aHKDdGZpAYDO34ySCftK1Gp7vbNIWAhvOrkdDJTA/3aT1jLMYB8Mhtrq9ykKq6MJSvZZiYW4Ws9NTmJlqBRphMOeLXFQBMZdShBwrSFXGsWX8OoXWArlGry2dkG+7yM9dd+q7ftGcmwQWYnibdNNUODP0cUasrSaZAnMDAFYAs2Q5TQzfquo1yv1KnlDMFUDMsvNqlNncMXC+XG6TrNNoKgNMTpDI+AI1M/Z3bDyVpKKoUJ8nMuMJjt4UDXMv2U+xAI1YvTqoYXVjo1pDqujCUS2tYX52HxZmZzHTbke1NKNzK4HvrMzwCTIuQsvN6HFiLRyChYH86C3tygsndxhdZliHdVNBCRrhWBrjhZZnCWrLztvxzl11rvBQC+S6tHEL6znuUVuHU7QBpfECS2huCgxZt4zzsf4T37tW7LIrAqWJwAhsyHBAVr/9Eibtjzxw8vcyyTVQO0V2ot/947J4mVkmAWlpeQWb3Q4GowqQKrpgRBhlGYajEba6Paysb6BRr6FRqyFJEiQisetHinJdE7HIHor9dq0Ey0m8SB6jEEThCdc9FreC9Bdh02tcYvjk1usJRcTTeWeOj10PGVdP2ftjBay3zlAotBH2/SSWyrYFZt6a0jmylLZFRXyM8RbkbeB1ywBce9l6CQq7QEd5FiTRNwkUPQaKSAYzjbIR+oMhuv0++oMBaIfPmjvXVAHS84hGWYatThe1JMUTzyzhoR89ipl2y5ze0Go0ZUi4tpDYWg8p6UtkhbAWyGZzpgdChvRcVqHaNoRZ+50IQrBXa6uCnTNfYS0cp+gk4p7j39mn75rKJT80OVcYKEki2Hd9ndga05iF6LLka9c+z9xVGa1Tp8spkwsv39UUXUckqHU1WfpOR4T5lLdXKAYA40BrHCjn5eRw4oN7MUiS981OLl5OtAyzZlmsUBlPA5+4irIsQ28wQK8/wNrmJs6sraE/GGCYVRZSRReIiAiD4Qi9wQDrWx08tyoH5b6pKRDkO5SajToAa1l4Cl1I1iyBfi+PrMzm4TZS3Npyb5RZunI2FzKgKiMUi4ApKhCKIgXDxOr/cmsdZWlc+jLWmgDUGXiTWUl5QS32f9c1dD6Aqew+pEktsEmt3tKUW6i7ljpxsePGhWp/RvIk7sFoiMFwiN5gYF4jsZeoAqTnEQ2GQzy7uor1rS1kWYann30OrUYdB/btQ6vZwM/95FX42Z+8Co1aDdOtNmrsPUoaMwQDD7vB00EeuOYNI5bX0Qi5e84BJ2aOGQ3cnYCC41HEOvCtJwdYYpNZmP8YI7bcPOGct6Fy0nUNXmZePQ7/zJrLE9JFe2Ly1mXyFsRDCtsXrgXG3VlFkW1lgxdyw8u9Oq0VEabhz25i9yhcECvi2mbbOXcjMZcFV4L8tumTvTe2Otjodnes/vNNFSA9j2gwHOG51TUIAKeeO2MmYC1N0ajXMBiMcNmhQ5hpt9BqNFBL1fFBwvmQ38wstILeuIS4Kg64IMRBibvueELBMxEMMAlv4mvXXo51JDzB4d10rwkzqyHM6QjMBcjKHLdgnbe5Ufe3s7E3IsgLNf5IOyYR+LKMYvCJCfMQsHJZzKVJ1n3KrhPlKQJ+ff5+njzA0mXGyrF6UhyU4vyVSVVAEV6K3c1wBqxOPxyNsLwmXwmx1e2el6CVc0EVID0PiaAtEy14tUACGnX5OmIevebhiiehbaEShwQDpTCNqUhPav7pLxz56xLGQiL3tGynZUzowIZSmztMmHB2eBUc7Maqvx4PZ7N50wm5tgWG4Dkxuf2SC1QF60tuuuLazlnQQUF9eeSAreapQHEZR7FhVwI2YQfsBP0y5jkZvjlTOU0ZZRk6/T42u13099hmWE4VIP0Y0CjLkGYZWs0mDs7NolGvI00TG0fGJ4ae04mIzi3uOjOiVRcDgAIpD3P8DymgMRFFKqkb2i1ByUxKU5Pe+Kpq5WXwiCaw15sLK/xlbAKb1YIi0odMqxzbyckbp1LuIHjCnH2a12j4aXLItQAU7yKeJwZEMcstrJMdO+VZV1ZY2iOXON9l1j4mJd/6zN3TkxMEMYYh+zXvnnDPO7RlAxwx3GjNHBLCmUsocKtGphQrRl4cDIdYWl7BM8vLWN/a2kGn4fmlCpB+XEgI1NIEjUYdjVoNvkbNB7/jhQAU5ti9QllmN786XriCuo3AUvnkspSszDG0+CKWQxqU3N/xFBHrhDEp4HplisN4d4CY8A6u++DEAKA0KLF2TbLvp+h+Ho3ja1IwLVvnJOXH8o2jKAjFwK3I+nLWVePjOPQIuPfG913csMoyQrffw1a3i/5wuD2f6y6gCpCe51RLU+ybnsJUs4npVku+KA6AY9YEJBwZSiBsdLawvtXB+uYWHn7iKWx0OtjXbmNmqo1GrYb9MzNo1OrY125jn9qUm4oEIhHhnA5qC7+4SqHIyeB+t/ipNFSyQGSMiBgDJp8uiIKLY1/252vYMVccc2Hqs+1oAqGZSxSP+SvjuuPWRmhJcZDMcUkxqyFmHeX10/hgiskAJZav9DYAWDAoDA+PuAR10IGAQPR4e4/4XTvcQz59ZQMCyCizBycnrvU6GI1wZm0dSysr2KyCGirarVSvpTiwbwazU1OYbrfsMg2AfD+A/o/M33qng1PLZ/D06efwhW9+E8+cWcbiwjwOLyxgpt3G5SpYYnF+Ac16HbU0QVrTk6aoHsQnOrs9XpjY73LpLDP5ZDkuVMXcb0EAhvbqeVZikesuGn3G19E0s+x3GZEbC4OOgkpBnjxex+6tcbQFcr754ndcuPZOAQ8HD6fMnHU7n8rwEXUH6nRBge7FsKfy+TPleXU7e4/UrSwjDLOR3OSeJI5FPByNcGZ9HaeXJSDtTfuoAqTnPenYhowIW90eltfW0ajX0azXkSQJ0jRFLUmNseRYCWqiEUkf9Wani42OtJLWNjeN62+q1QQRYarZxMZWB8vr62g1G7hobr88ebzeQKtet0z5LqzYRGVuviIKI+8AeYo574PxwjxeuO5Ae6EoCqpICMTWHqLpSrbX8SaNV8zPO53LvUpFm0v9iMdJKRfsxvHkBdjE+PPVMg7qVjfzLG29PkqE59bWsLSygiRJ0G42kCapOYnlObXdY6PblSd8Vy67inYjEQjD0RD9wQBPnT6N4w//ENPtNhYPLqDdbGCm3cZ0uy0TK1DiSrFQboi1zS08dfpZPHX6NJ48fRonnzuDZ84so15LkSSJAbjpVgvTzRYuOrAff/+aq3HxgQM4cvHFOHLxxVJIkAUj8oGJERfgRYIlqgEDEJ5YiFkEZddRTNAApHVVGEbt8UakwjwYgkwCsi6/9pNIQJ9+YULwhTDvWCoqN3fx3KPQMnBNUeOaLCgjVv9OkuCdEqmnyDXouNu8MqPuO9ZWe89aMH4P8GAHsqkDUPLHP8FLJASyLMM3v/8DfPGb30SSJJjftw/NegMX7Z/Dwbk5PLO8jEeeehqnzpzBZqeykCrarUTK1B9l2Njq4vTKKnr9AfZNtZFRpvYo1SVYKEQSYEfUqJnRHw6x2e1is9PFVq+HjvrzSVpfNax3tvCiI5eh2WigNxh4SMdKzgOmMS6t4vUBBUk7trhOoSSJpwrKFxHNuIiKhbZA9DYTfJyXor4r57LzS+MmGcZq4ecjPNy6ttTvyL0Y2UhH65b1847nPXjiY9KzVJE6mSEe5MhAOLO2hkeeehppkmB1bg6tRgO9QR+jLMPpFWkhbXV7GAyrsO+KdikNRyOsbW6h0+vheycew5m1NTQbdRmEUK/j4P5ZLMzNoVGv48A+eW12agr7pqbQqNexf98MUpFgfWsLS2eWcWZtvXDAj0Yj9AAMRiOzITdNU0AIFUoumGiT0kCQ1fTPJgIrdu/sBaI2OUIdt8zxq3kW2bj1FlOXdhsaHhg/zHKTZcC6Oj0eyq4pFbbF/W9svrwNxpLXya2lwug+8yW0iLgbrziiUrD8ygoiFoAS5BUg2MNLhbDdY0COK075TLv5NQdCnVHXH6A36GNtawurG5sgELq9Pmq1FM+uruLRU89gq9vFyvoG+oMBRnvsQFVOEwPSl7/8ZfyX//JfcOzYMZw8eRL33nsvfvEXfzGa9m1vext+//d/Hx//+Mdx2223meu9Xg/vfe978T/+x/9Ap9PBa1/7Wtx111249NJLt9uOinJolGVY39oCAKysb+BvH3scgPWxX7Iwj8ML85iZauOKSw5hRrnzLjm4gJmpNlqNOpqNBta2trC0vIIza+uF71gZZZk5cTxNU9TrdRncoA5JFQm3fOQMJFL7k/h6TUxujFnAtreK3WqTkI7J8M/wsxp5HJTONjRaVsXAxoAR7wO+ygDTJ84eIcbPpHuDxlkYk7hBi9buYv1Rdk+X+pLLY577zS2IleGDBCtfRPgnpl6Ze5Ngrc+X4/4jjCjDVq+HrV4Pa1ty7XYwGmFZbLj8kTzte6/TxIC0ubmJa6+9Fr/2a7+GX/7lX85N9/nPfx5f//rXsbi4GNy77bbb8Gd/9me45557sLCwgNtvvx1veMMbcOzYMalNV3ROKNMRDooEgK1eD6ubmxgMh2g1GphqbWEwHGGz28N0u4VOt49GvY4nl05jZWMDG51OKQ0sEQlazSam2y00atIl6E4+LQBKrD2oT+JCwrnpupDKTsvSYCUXgVhV5NYbOIy2Lxism88isymda9ChHFRphLtW5YESTzcONNmvifmPXeef5zLoYXIqADbHU6m1EzjD1z4TgUBpyhsSDAQHwxGGoyGyjNAbDkBEqNVS1Os1+fbXnnSTD4bD4FnG1qD2Mk0MSDfeeCNuvPHGwjRPPfUU3vGOd+ALX/gCXv/61zv3VldX8alPfQqf+cxncP311wMA7r77blx22WW477778LrXvW5SliraJhGA1Y0NbHW6SJIEjz+zhCRJ0KjVUK+lqNfq2D8zjVqa4sz6OpbXNjAYynetjKNGvYbDCwdw6cUXY3Z6CiJJzHx2Sa9dyfe8RIUkSbFsrCiVT7fBsRByIveiSy9jNOuAiYDzklYOaXZCAHRAUcAETeh/hnmyLkIj4wqsEVub2y4fGIosE7OuaNprgbII0DjojAugiO0ZyqNcBaIggjEPIC3oq/VSjR3GujT/sY50n4d304xB18hS7Ussq/qe7s/1zhbOrK+j2+vhmeVl9AYDHNy/Hwf3z2IwlOHcnW5PnsDwPAKfGO34GlKWZbjllltwxx134MUvfnFw/9ixYxgMBrjhhhvMtcXFRVx99dX42te+FgWkXq+HHltAX1tb22m2f2xpMBxhoFxwG52Ocy9NEky3W0iTFMPREIPhCBllpSykNPEtJMDM+kAoyXtFr3TQkzd3H5Avo+BbUvk7iMqs54Rp4vUaYeW1M09m+m2KHowq3GCGIpGkharQlfplFeWd0GoZFyJdBEbj3GhF93cuWEKNR10Nry9i7Fjm4D3nvNIF/EGnrVyDVaQChjpdbHY7eHZ1DZ1+D0maotGoYzgcYmNrC1u9Hnp7+Iy6srTjgPTRj34UtVoN73rXu6L3T506hUajgQMHDjjXDx06hFOnTkXz3HnnnfiP//E/7jSrFY2hjAi9/gBCDOUu8YwcLTtGOspuZmoKM+0Wptot1NPUnI1HBKaFutZMGXFIgglwLjBAtuwYf46LjV0CCoWqZK9gHSJqejFg0NJHu/oimfOA2LDDIhEdR5rHl5GRKr3Dr9fGScFp3LMpsjbzaNy6Ud79ScAo3KcmjNUa48cfmtDjSn13C9Ogw1x53v08zcUMVQArGxt49JlTWF5bx4MnTmBtcxMzU23MqO0Yw9EIw1GGx5955nmxTlREOwpIx44dw2//9m/jgQcemFjbKtKIPvCBD+A973mP+b22tobLLrvsrHitaDwRkQzZnoCa9Rpm2m3sm2pjut3CdKupyoKcoJmd4HJSlnDZCDY+9PKNZ22R41DyMoMJ1IilJOCOP38sFu1JccrJASfvC1uTsCp2UJpyGVlZWOB68oA9qrgroM4LLigOo2f8e4BfZi1qUmum1L6oMUEtsbx8KwPxxR/PfCXd98xtF/UEC12a/c05t25aMuufbEUQSASQEVY2N/DYqWdw6swZfOtvv4/Tq6sKy+QRQe1mE2mSYKvXe9677JKdLOwrX/kKlpaWcOTIEdRqNdRqNTz22GO4/fbbccUVVwAADh8+jH6/j+XlZSfv0tISDh06FC232WxidnbW+atod1K9VsNUu4VWs4EkSaz1E0xkdo0bPGMUGRMc4eXVVgj3DLoZEbnI6mWfEMITLHEg8P+K7+fxkuvvyWc4h3ygISpygpYs03y6G2E5XZAABSp1prYl4a/48cGS5xr0L/jf5XMVxhISxijiLmqC3AbRH8rABV22hsf+YIiNbkcGLoyGyFikqsw3QG8wwGgPvgF2UtpRQLrlllvwne98B8ePHzd/i4uLuOOOO/CFL3wBAHDdddehXq/j6NGjJt/Jkyfx0EMP4RWveMVOslPReSYhBOamp3HpxRfh0PwBNOp18Bmqw77lJ2DXRoQDCrG/qNBwylbfE/3JgCsGBt6fCRBgSbnAi4FOrP3j/2J1ezwyXn1LzQ9MiK3TEBGyLEOWZaAss+mYNVpkmdp6wD5hAC4GBHnt5XVMGnZelraTSw4bfkCp7h6CYJGfIhH2zzwzO+aESCCSBEkiIFIBkSamXKHG4JAyrHc6WNncQHfQt/mTBBDAemcLTz37LJZWVoJ3GWVZhm5/gE6vh8GPASBN7LLb2NjAI488Yn6fOHECx48fx/z8PI4cOYKFhQUnfb1ex+HDh/FTP/VTAIC5uTm89a1vxe23346FhQXMz8/jve99L6655hoTdVfR3qV6vYbpVgvtZlNaSJy0H0kAMozaDT3gFoq9WOCmMX4UOFJJp4rtwC8iDop5eUqtY3A+lYtQR9HBXy3fJhW5uJ11IuaiFIofPwpuLFDIwkz+c0nn3CXFLE/bFDNibDLufjPjyxtQ3FKHHs9QVpEwRlhGhG6/j/5ggJSdjJKS3LfXGwyw1e2i2+tF14iyPbzRdVKaGJC+9a1v4TWveY35rdd2br31Vnz6058uVcbHP/5x1Go13HzzzWZj7Kc//elqD9IeJwFgpt3GofkDmJ/dh3pdPU/lr9dzWsfLubNeTWl/QrI1C+Z9z2cgeLW6fXGf/F+/UM5mI50qlEvlKWrBifC7Xscxlce2VvrFRFyGKm+s7jJAMy7CTfNGsIqDA0wT0nYj47YTyBAEQyQaHGyIN8DXc5irM5cR5yMchMK9aHQPAMvr67jvW8dw6swZzE5PYXZqGs16HQdm9yFNEnzv0cdw8rkz0graw8f+7AQJ2oOrZGtra5ibm7vQbFTkUZokeMVLrsYrXvJiHF6Yxyt/9hpctH9OgREHCVjzhez3vJ380QACecNe4HWwfIFwAlvPoTAdN7qcujjvMb7MgjmsS4Zd14VTXn7v3th1mRzLkYMbeeBRVGJ8j5IuzG3bJIA07jnKIuMl+u7KSILCuk3+RCg3GtR+OKH6222vHUGejazALN9shgN0/DoAfPfEY7jzM3+Ev3n0MczNTGN2ahozU21cfvgw2s0GHvzhj/DdE49iOBphNBqd9brfhaDV1dUdWduvzrKraEcpSWRkUJL4byHKIQ4OXJqy68xI8vIy62mcmcGo0BopWYxjUXll+02SP8YEGEwo6GOdwl1zBBjBy3kL8hRZUQA4pBW5Mk0aLwKvDJVxGwbtndh16O74itlE5P021eTVZTDIu6/SD0cjjLIReoM+eoOBcs31IITAKBvh9MoKmvW6Of1kJ4JQ9jpVgFTRjlKaJGjUa6intfiCuXagafcagNjxQTynfNWCyu3hwLgJHIQ5g8wrNaKOGq7oekadc8O/x5DUt0zK8laWDNCMAROHs23s3Qm9p8WtGrcRtmze3LUxxK00vrxjfjMyAK3qCV114RVj8MQsH6c+5svz+N7qdbG2JU9h6PR66A8GWM1G2Oh0kCQCp86cgRAJur0ehqPR8z6kuwxVgFTRjhKRPOQxowyD4RD9wdBdSlH/2wA4O6HdN7QyW4VdE87hYR557rG8kwRK66EFyJdfQhk7glUxASg5gjrXbFS3PW7K1BDwkmcBXEAisNBg5ibNXQVyhgSpcSZcJcgU4AGqYO7dnC4g5dckuMEiAKljtnryFRGjkZwXwxEGkNFyW93w9S0/7lQBUkU7RhkRHj15CkSE2elp/Oipk9g31cY+8zqLGvbvm0GjXsPs1DT2Tclz8lqNBlIVAhuLXChlEUUECqe88GZbgw9+xW0tZopvaEWACC4v46Ei1zIxayEIwMl3HeaR7y5zQSmsNw+azoV2H/AGmPU5/lufcwjAPdGCrePx0yxiJONc/HPotOuTXdSWOoD+YIAzq+vm1RBrmx3UaykO7JtBrVbD2uYm1rY2cXp5Bf0f82CFslQBUkU7RkSER08+g8dPLaFRr+PbP3gYrUYDl6jXWexrt3G5ecXFQSweFGjW62jUahKQoGWs0jTNf6p8eEKWC/sJ1pA0GeHrSKkcMe6n8SyJkEm2PO4UFauzmMcxCZz1KeMuzAudL1MnxHa7dEfIOTUD3DumN566faIDDqxLTycX5jOmBPCDYnU2vl/LrcRe06DXGw5x8swZrG1t4unTz+HpZ5/FVKuJyw8fxlSriY1OBxudDk6vrP7YR8+VpQqQKtpRIiKMSL42favbw2iUYWV9A7U0xWanA5EITDWb2OzIF4q1Wy1csjCPdrOpLKm2FR6BIPVBgrvvIgCS5z1zsMSe+hzNn0O54ciR+tzSc+qK8LZjVODe40LbHkHEujbWDxHMHheevd31Mq+aACxsCD3lPu/NbhedXk+6kdVaTV293iFNEjTrdaRJgjRJkaaJrVMbY7pOhXZ6xIyyDBvdDlY3NvHs6ipOnTmDVqMBIqDVaKDT76HT71UW0gRUAVJF54Tkm2o3IYTA6uYmnlCvtmjW60iSBPVaDY2adOG95O/8BBbmZnHdT/0kXvpTVyE1AoAJMcoJQsiJdvNJ8LemGbyjKHBJTbmcfTB+n4wWl/z4oHyX2KTLNbGz6HgtQhdZIirNaYt+BMrEYyEHLq8TYMzZgJLfBt+Vp/uXu9iEEMiI8PjSEh5+8kl0+30sb8g3Hh/cP4eDc3OYajWxuHAQU60mplttzLRb1jOn6hRsPFpQkqd0P7F0GieffQ5/8+ij+NtHHweEPGA4EYnpnN5ggLWNzW21+8eNKkCq6JwQEcxrLfqDIfKm4/zsLA7s24dev4+fvCz+xmB/v04ueQLSOUCTAY+/AZcLSmcNuwBsfCAaL2xj6ru8VgwV+UES5yUqS/VhLvZsA5SAYt7HbegddxCvQ0TY7HawtLKMrW4PSyvL6A8HGIyGICKzxklEqKUpmo26WqbSbjx5xI92FXKgyjLCZqeLtc1NLK9v4NnVVeekhUQIJEkCAmE0+vE5beFsqAKkii4oCQGkaYI0TZEkzDXiuYOcE61zFvJ1XmtV2ctESiDkWD7WTagvWDAbJyB9K2U7e3GKyV09M5ZPUdkUhjL7lL/Ar6MTlaWo1sSCVR2vr84WHoP2FASihGnjZRIRVjc28cTSEta3Onjq2dPo9Pt46tlnMdOeQrNew/6ZGTTqdSzMzmJhbhbNeh1zMzNo1uvYNz2N2ekpNBryZIWGcvMlQmA4GmJ5fQ1Ly8vY7HSC9uszBS/EOtxepQqQKrqgJCA30tZSdSClkn8aN2Kh27lg5JF3LoKszwhqX9NWQGfkfnnVv4y15AvQ4rPwYhddoc8hitcfDQbwT4GIlBGwwEBJFeHy4hUU666ipTG/j/xIPz+fz2upM/iIkIGwurmBJ5ZOY3VzAydOncJmt+sAura6Dh84gIvnD2Cm3cblh1XwzUUHsbhwEDNTbbSaDaTqcOBUSLf0mbV1LC2vYLPbDcYk4TxZsc8j2pOAVD3k5w9lRGq/0gDdvnxNc5okThR3eKRNsTrO153YRfWpL8QASSawdU+q9rNVrkCTj7nrkHOvLFm3kiwx37UZHqFUgspubCXbXW7AiJOkNMUAiV931nS8yvx6hqMROr0++sMhBqORtFhyLOzecIjeYIB6mqLb76OWJNjq9rDZlcE4G52OCYio1VJsdrvoDwbqRIYf71MWdkom78mz7J588snqBX0VVVRRRbuEnnjiCVx6aXwNeBLak4CUZRmefvppEBGOHDmCJ554Yk+/tE+/AXcvt+P50Aagasduo6odu4v8dhAR1tfXsbi4GL5uZhu0J112SZLg0ksvxdraGgA8b94i+3xox/OhDUDVjt1GVTt2F/F27OSbF3b0jbEVVVRRRRVVtF2qAKmiiiqqqKJdQXsakJrNJn7jN34DzWbzQrNyVvR8aMfzoQ1A1Y7dRlU7dhed63bsyaCGiiqqqKKKnn+0py2kiiqqqKKKnj9UAVJFFVVUUUW7gipAqqiiiiqqaFdQBUgVVVRRRRXtCqoAqaKKKqqool1BexaQ7rrrLlx55ZVotVq47rrr8JWvfOVCs1RId955J/7u3/272LdvHy6++GL84i/+Ir7//e87aYgIH/rQh7C4uIh2u41Xv/rV+O53v3uBOB5Pd955J4QQuO2228y1vdSGp556Cr/6q7+KhYUFTE1N4Wd/9mdx7Ngxc38vtGU4HOLf//t/jyuvvBLtdhsvfOEL8Z/+039Cltn37+zGdnz5y1/GG9/4RiwuLkIIgc9//vPO/TI893o9vPOd78TBgwcxPT2Nm266CU8++eR5bEVxOwaDAd73vvfhmmuuwfT0NBYXF/GWt7wFTz/99K5qx7hnweltb3sbhBD4xCc+4VzfsTbQHqR77rmH6vU6/cEf/AF973vfo3e/+900PT1Njz322IVmLZde97rX0R/+4R/SQw89RMePH6fXv/71dOTIEdrY2DBpPvKRj9C+ffvoT/7kT+jBBx+kf/bP/hldcskltLa2dgE5j9M3vvENuuKKK+glL3kJvfvd7zbX90obzpw5Q5dffjn9i3/xL+jrX/86nThxgu677z565JFHTJq90Jb//J//My0sLNCf//mf04kTJ+h//s//STMzM/SJT3zCpNmN7fhf/+t/0Qc/+EH6kz/5EwJA9957r3O/DM9vf/vb6QUveAEdPXqUHnjgAXrNa15D1157LQ2Hw13RjpWVFbr++uvpj//4j+lv//Zv6f/8n/9DP//zP0/XXXedU8aFbse4Z6Hp3nvvpWuvvZYWFxfp4x//uHNvp9qwJwHp5S9/Ob397W93rr3oRS+i97///ReIo8lpaWmJANCXvvQlIiLKsowOHz5MH/nIR0yabrdLc3Nz9N/+23+7UGxGaX19na666io6evQovepVrzKAtJfa8L73vY9e+cpX5t7fK215/etfT//yX/5L59ov/dIv0a/+6q8S0d5ohy8Ey/C8srJC9Xqd7rnnHpPmqaeeoiRJ6H//7/993njnVCTMNX3jG98gAEZ53m3tyGvDk08+SS94wQvooYceossvv9wBpJ1sw55z2fX7fRw7dgw33HCDc/2GG27A1772tQvE1eS0uroKAJifnwcAnDhxAqdOnXLa1Ww28apXvWrXtevf/Jt/g9e//vW4/vrrnet7qQ1/+qd/ipe97GX4p//0n+Liiy/GS1/6UvzBH/yBub9X2vLKV74Sf/EXf4Ef/OAHAIC//uu/xle/+lX843/8jwHsnXZwKsPzsWPHMBgMnDSLi4u4+uqrd227ADnvhRDYv38/gL3RjizLcMstt+COO+7Ai1/84uD+TrZhz532/eyzz2I0GuHQoUPO9UOHDuHUqVMXiKvJiIjwnve8B6985Stx9dVXA4DhPdauxx577LzzmEf33HMPHnjgAXzzm98M7u2VNgDAj370I/ze7/0e3vOe9+Df/bt/h2984xt417vehWazibe85S17pi3ve9/7sLq6ihe96EVI0xSj0Qi/+Zu/iV/5lV8BsLeeiaYyPJ86dQqNRgMHDhwI0uxWOdDtdvH+978fb37zm81J2XuhHR/96EdRq9Xwrne9K3p/J9uw5wBJU+yV0ONeabxb6B3veAe+853v4Ktf/Wpwbze364knnsC73/1ufPGLX0Sr1cpNt5vboCnLMrzsZS/Dhz/8YQDAS1/6Unz3u9/F7/3e7+Etb3mLSbfb2/LHf/zHuPvuu/HZz34WL37xi3H8+HHcdtttWFxcxK233mrS7fZ2xGg7PO/Wdg0GA7zpTW9ClmW46667xqbfLe04duwYfvu3fxsPPPDAxPxspw17zmV38OBBpGkaIO/S0lKgUe1Geuc734k//dM/xf333++8YfHw4cMAsKvbdezYMSwtLeG6665DrVZDrVbDl770JfzO7/wOarWa4XM3t0HTJZdcgp/5mZ9xrv30T/80Hn/8cQB743kAwB133IH3v//9eNOb3oRrrrkGt9xyC/7tv/23uPPOOwHsnXZwKsPz4cOH0e/3sby8nJtmt9BgMMDNN9+MEydO4OjRo877kHZ7O77yla9gaWkJR44cMXP+sccew+23344rrrgCwM62Yc8BUqPRwHXXXYejR486148ePYpXvOIVF4ir8UREeMc73oHPfe5z+Mu//EtceeWVzv0rr7wShw8fdtrV7/fxpS99ade067WvfS0efPBBHD9+3Py97GUvwz//5/8cx48fxwtf+MJd3wZNv/ALvxCE3f/gBz/A5ZdfDmBvPA8A2NraCt7UmaapCfveK+3gVIbn6667DvV63Ulz8uRJPPTQQ7uqXRqMHn74Ydx3331YWFhw7u/2dtxyyy34zne+48z5xcVF3HHHHfjCF74AYIfbMFEIxC4hHfb9qU99ir73ve/RbbfdRtPT0/Too49eaNZy6V/9q39Fc3Nz9Fd/9Vd08uRJ87e1tWXSfOQjH6G5uTn63Oc+Rw8++CD9yq/8ygUPzx1HPMqOaO+04Rvf+AbVajX6zd/8TXr44Yfpj/7oj2hqaoruvvtuk2YvtOXWW2+lF7zgBSbs+3Of+xwdPHiQfv3Xf92k2Y3tWF9fp29/+9v07W9/mwDQb/3Wb9G3v/1tE31Whue3v/3tdOmll9J9991HDzzwAP3Df/gPz3vYd1E7BoMB3XTTTXTppZfS8ePHnXnf6/V2TTvGPQuf/Cg7op1rw54EJCKi3/3d36XLL7+cGo0G/dzP/ZwJn96tBCD694d/+IcmTZZl9Bu/8Rt0+PBhajab9A/+wT+gBx988MIxXYJ8QNpLbfizP/szuvrqq6nZbNKLXvQi+v3f/33n/l5oy9raGr373e+mI0eOUKvVohe+8IX0wQ9+0BF4u7Ed999/f3Q+3HrrraV57nQ69I53vIPm5+ep3W7TG97wBnr88cd3TTtOnDiRO+/vv//+XdOOcc/Cpxgg7VQbqvchVVRRRRVVtCtoz60hVVRRRRVV9PykCpAqqqiiiiraFVQBUkUVVVRRRbuCKkCqqKKKKqpoV1AFSBVVVFFFFe0KqgCpoooqqqiiXUEVIFVUUUUVVbQrqAKkiiqqqKKKdgVVgFRRRRVVVNGuoAqQKqqooooq2hVUAVJFFVVUUUW7gv5/xgwrH7rI7u0AAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 640x480 with 1 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "plt.imshow(image_gen.random_transform(para_img))\n",
    "# para_img"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 24958 images belonging to 2 classes.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.preprocessing.image.DirectoryIterator at 0x7f9a5f7a65c0>"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "image_gen.flow_from_directory(train_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 2600 images belonging to 2 classes.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.preprocessing.image.DirectoryIterator at 0x7f9a5f7cbfd0>"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "image_gen.flow_from_directory(test_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.models import Sequential\n",
    "from tensorflow.keras.layers import Dense,Conv2D,MaxPool2D,Dropout,Flatten"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 93,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model_17\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_18 (InputLayer)       [(None, 130, 130, 3)]     0         \n",
      "                                                                 \n",
      " conv1 (Conv2D)              (None, 128, 128, 32)      896       \n",
      "                                                                 \n",
      " pool1 (MaxPooling2D)        (None, 64, 64, 32)        0         \n",
      "                                                                 \n",
      " conv2 (Conv2D)              (None, 62, 62, 9)         2601      \n",
      "                                                                 \n",
      " pool2 (MaxPooling2D)        (None, 31, 31, 9)         0         \n",
      "                                                                 \n",
      " conv3 (Conv2D)              (None, 29, 29, 1)         82        \n",
      "                                                                 \n",
      " pool3 (MaxPooling2D)        (None, 14, 14, 1)         0         \n",
      "                                                                 \n",
      " flatten_17 (Flatten)        (None, 196)               0         \n",
      "                                                                 \n",
      " dense (Dense)               (None, 13)                2561      \n",
      "                                                                 \n",
      " dropout_17 (Dropout)        (None, 13)                0         \n",
      "                                                                 \n",
      " output (Dense)              (None, 1)                 14        \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 6,154\n",
      "Trainable params: 6,154\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "from keras.layers import Input, Conv2D, MaxPooling2D, Flatten, Dense, Dropout\n",
    "from keras.models import Model\n",
    "#Define the input shape\n",
    "input_shape = image_shape\n",
    "input_layer = Input(shape=image_shape)\n",
    "\n",
    "# Convolutional layers\n",
    "x = Conv2D(filters=32, kernel_size=(3, 3), activation='relu', name = 'conv1')(input_layer)\n",
    "x = MaxPooling2D(pool_size=(2, 2), name= 'pool1')(x)\n",
    "\n",
    "x = Conv2D(filters=9, kernel_size=(3, 3), activation='relu', name = 'conv2')(x)\n",
    "x = MaxPooling2D(pool_size=(2, 2) , name ='pool2')(x)\n",
    "\n",
    "x = Conv2D(filters=1, kernel_size=(3, 3), activation='relu', name = 'conv3')(x)\n",
    "x = MaxPooling2D(pool_size=(2, 2), name = 'pool3')(x)\n",
    "\n",
    "# Flatten the output\n",
    "x = Flatten()(x)\n",
    "\n",
    "# Fully connected layers\n",
    "x = Dense(13, activation='relu', name = 'dense')(x)\n",
    "x = Dropout(0.5)(x)\n",
    "\n",
    "output = Dense(1, activation='sigmoid', name ='output')(x)\n",
    "\n",
    "# Create the model\n",
    "model = Model(inputs=input_layer, outputs=output)\n",
    "\n",
    "# Compile the model\n",
    "model.compile(loss='binary_crossentropy',\n",
    "              optimizer='adam',\n",
    "              metrics=['accuracy'])\n",
    "\n",
    "# Print the summary\n",
    "model.summary()\n",
    "######################################################################################\n",
    "# from tensorflow.keras.models import Sequential\n",
    "# from tensorflow.keras.optimizers import Adam\n",
    "# from tensorflow.keras.regularizers import l1\n",
    " \n",
    "# from tensorflow.keras.layers import Activation\n",
    "# from qkeras.qlayers import QDense, QActivation\n",
    "# from qkeras.quantizers import quantized_bits, quantized_relu\n",
    "# model = Sequential()\n",
    "# model.add(\n",
    "#     QConv2D(\n",
    "#         filters=12,\n",
    "#         kernel_size=(3, 3),\n",
    "#         activation=quantized_relu(6),\n",
    "#         name='conv1',\n",
    "#         input_shape=image_shape,\n",
    "#         kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#         bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#     )\n",
    "# )\n",
    "# model.add(MaxPooling2D(pool_size=(2, 2), name='pool1'))\n",
    "# model.add(\n",
    "#     QConv2D(\n",
    "#         filters=10,\n",
    "#         kernel_size=(3, 3),\n",
    "#         activation=quantized_relu(6),\n",
    "#         name='conv2',\n",
    "#         kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#         bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#     )\n",
    "# )\n",
    "# model.add(MaxPooling2D(pool_size=(2, 2), name='pool2'))\n",
    "# model.add(\n",
    "#     QConv2D(\n",
    "#         filters=14,\n",
    "#         kernel_size=(3, 3),\n",
    "#         activation=quantized_relu(6),\n",
    "#         name='conv3',\n",
    "#         kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#         bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#     )\n",
    "# )\n",
    "# model.add(MaxPooling2D(pool_size=(2, 2), name='pool3'))\n",
    "# model.add(Flatten())\n",
    "# model.add(\n",
    "#     QDense(\n",
    "#         units=20,\n",
    "#         activation=quantized_relu(6),\n",
    "#         name='dense',\n",
    "#         kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#         bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#     )\n",
    "# )\n",
    "# model.add(Dropout(0.9))\n",
    "# model.add(\n",
    "#     QDense(\n",
    "#         units=1,\n",
    "#         activation='sigmoid',\n",
    "#         name='output',\n",
    "#         kernel_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#         bias_quantizer=quantized_bits(6, 0, alpha=1),\n",
    "#     )\n",
    "# )\n",
    "\n",
    "# model.compile(\n",
    "#     loss='binary_crossentropy',\n",
    "#     optimizer=Adam(),\n",
    "#     metrics=['accuracy']\n",
    "# )\n",
    "\n",
    "# model.summary()\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "####################\n",
    "# model = Sequential()\n",
    "# model.add(Conv2D(filters=32,kernel_size=(3,3),input_shape=image_shape,activation='relu'))\n",
    "# model.add(MaxPool2D(pool_size=(2,2)))\n",
    "\n",
    "# model.add(Conv2D(filters=64,kernel_size=(3,3),activation='relu'))\n",
    "# model.add(MaxPool2D(pool_size=(2,2)))\n",
    "\n",
    "# model.add(Conv2D(filters=64,kernel_size=(3,3),activation='relu'))\n",
    "# model.add(MaxPool2D(pool_size=(2,2)))\n",
    "\n",
    "# model.add(Flatten())\n",
    "\n",
    "# model.add(Dense(128,activation='relu'))\n",
    "# model.add(Dropout(0.5))\n",
    "\n",
    "# model.add(Dense(1,activation='sigmoid'))\n",
    "\n",
    "# model.compile(loss='binary_crossentropy',\n",
    "#              optimizer='adam',\n",
    "#              metrics=['accuracy'])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 94,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model_17\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_18 (InputLayer)       [(None, 130, 130, 3)]     0         \n",
      "                                                                 \n",
      " conv1 (Conv2D)              (None, 128, 128, 32)      896       \n",
      "                                                                 \n",
      " pool1 (MaxPooling2D)        (None, 64, 64, 32)        0         \n",
      "                                                                 \n",
      " conv2 (Conv2D)              (None, 62, 62, 9)         2601      \n",
      "                                                                 \n",
      " pool2 (MaxPooling2D)        (None, 31, 31, 9)         0         \n",
      "                                                                 \n",
      " conv3 (Conv2D)              (None, 29, 29, 1)         82        \n",
      "                                                                 \n",
      " pool3 (MaxPooling2D)        (None, 14, 14, 1)         0         \n",
      "                                                                 \n",
      " flatten_17 (Flatten)        (None, 196)               0         \n",
      "                                                                 \n",
      " dense (Dense)               (None, 13)                2561      \n",
      "                                                                 \n",
      " dropout_17 (Dropout)        (None, 13)                0         \n",
      "                                                                 \n",
      " output (Dense)              (None, 1)                 14        \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 6,154\n",
      "Trainable params: 6,154\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 95,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.callbacks import EarlyStopping\n",
    "early_stop = EarlyStopping(monitor='val_los',patience=2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 96,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 24958 images belonging to 2 classes.\n",
      "Found 2600 images belonging to 2 classes.\n"
     ]
    }
   ],
   "source": [
    "batch_size = 16\n",
    "train_image_gen = image_gen.flow_from_directory(train_path,target_size=image_shape[:2],\n",
    "                                               color_mode = 'rgb',\n",
    "                                               batch_size=batch_size,\n",
    "                                               class_mode='binary')\n",
    "test_image_gen =  image_gen.flow_from_directory(test_path,target_size=image_shape[:2],\n",
    "                                               color_mode = 'rgb',\n",
    "                                               batch_size=batch_size,\n",
    "                                               class_mode='binary',shuffle=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 97,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'parasitized': 0, 'uninfected': 1}"
      ]
     },
     "execution_count": 97,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "train_image_gen.class_indices"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 99,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/10\n",
      "   2/1560 [..............................] - ETA: 1:25 - loss: 0.6931 - accuracy: 0.5000"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_211376/2113544301.py:1: UserWarning: `Model.fit_generator` is deprecated and will be removed in a future version. Please use `Model.fit`, which supports generators.\n",
      "  results = model.fit_generator(train_image_gen,\n",
      "2023-07-07 00:38:03.955695: I tensorflow/core/common_runtime/executor.cc:1197] [/device:CPU:0] (DEBUG INFO) Executor start aborting (this does not indicate an error and you can ignore this message): INVALID_ARGUMENT: You must feed a value for placeholder tensor 'Placeholder/_0' with dtype int32\n",
      "\t [[{{node Placeholder/_0}}]]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1559/1560 [============================>.] - ETA: 0s - loss: 0.6932 - accuracy: 0.4985"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2023-07-07 00:39:26.452541: I tensorflow/core/common_runtime/executor.cc:1197] [/device:CPU:0] (DEBUG INFO) Executor start aborting (this does not indicate an error and you can ignore this message): INVALID_ARGUMENT: You must feed a value for placeholder tensor 'Placeholder/_0' with dtype int32\n",
      "\t [[{{node Placeholder/_0}}]]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 89s 57ms/step - loss: 0.6932 - accuracy: 0.4986 - val_loss: 0.6932 - val_accuracy: 0.5000\n",
      "Epoch 2/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.4962WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 88s 56ms/step - loss: 0.6932 - accuracy: 0.4962 - val_loss: 0.6931 - val_accuracy: 0.5000\n",
      "Epoch 3/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.4958WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 89s 57ms/step - loss: 0.6932 - accuracy: 0.4958 - val_loss: 0.6931 - val_accuracy: 0.5000\n",
      "Epoch 4/10\n",
      "1559/1560 [============================>.] - ETA: 0s - loss: 0.6932 - accuracy: 0.4943WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 93s 59ms/step - loss: 0.6932 - accuracy: 0.4941 - val_loss: 0.6931 - val_accuracy: 0.5000\n",
      "Epoch 5/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.4968WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 124s 79ms/step - loss: 0.6932 - accuracy: 0.4968 - val_loss: 0.6931 - val_accuracy: 0.5000\n",
      "Epoch 6/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.5006WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 108s 69ms/step - loss: 0.6932 - accuracy: 0.5006 - val_loss: 0.6932 - val_accuracy: 0.5000\n",
      "Epoch 7/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.4928WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 114s 73ms/step - loss: 0.6932 - accuracy: 0.4928 - val_loss: 0.6932 - val_accuracy: 0.5000\n",
      "Epoch 8/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.5010WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 125s 80ms/step - loss: 0.6932 - accuracy: 0.5010 - val_loss: 0.6932 - val_accuracy: 0.5000\n",
      "Epoch 9/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.5013WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 122s 78ms/step - loss: 0.6932 - accuracy: 0.5013 - val_loss: 0.6931 - val_accuracy: 0.5000\n",
      "Epoch 10/10\n",
      "1560/1560 [==============================] - ETA: 0s - loss: 0.6932 - accuracy: 0.4978WARNING:tensorflow:Early stopping conditioned on metric `val_los` which is not available. Available metrics are: loss,accuracy,val_loss,val_accuracy\n",
      "1560/1560 [==============================] - 123s 79ms/step - loss: 0.6932 - accuracy: 0.4978 - val_loss: 0.6931 - val_accuracy: 0.5000\n"
     ]
    }
   ],
   "source": [
    "results = model.fit_generator(train_image_gen,\n",
    "                             epochs = 10,\n",
    "                             validation_data=test_image_gen,\n",
    "                             callbacks=[early_stop])\n",
    "from tensorflow.keras.models import load_model\n",
    "# model = load_model('malaria_detector.h5')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 100,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_211376/4011314882.py:1: UserWarning: `Model.evaluate_generator` is deprecated and will be removed in a future version. Please use `Model.evaluate`, which supports generators.\n",
      "  model.evaluate_generator(test_image_gen)\n",
      "2023-07-07 01:28:28.535325: I tensorflow/core/common_runtime/executor.cc:1197] [/device:CPU:0] (DEBUG INFO) Executor start aborting (this does not indicate an error and you can ignore this message): INVALID_ARGUMENT: You must feed a value for placeholder tensor 'Placeholder/_0' with dtype int32\n",
      "\t [[{{node Placeholder/_0}}]]\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "[0.6931465268135071, 0.5]"
      ]
     },
     "execution_count": 100,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.evaluate_generator(test_image_gen)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 101,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['loss', 'accuracy']"
      ]
     },
     "execution_count": 101,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "model.metrics_names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 102,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_211376/2032896581.py:1: UserWarning: `Model.predict_generator` is deprecated and will be removed in a future version. Please use `Model.predict`, which supports generators.\n",
      "  pred = model.predict_generator(test_image_gen)\n",
      "2023-07-07 01:28:40.097775: I tensorflow/core/common_runtime/executor.cc:1197] [/device:CPU:0] (DEBUG INFO) Executor start aborting (this does not indicate an error and you can ignore this message): INVALID_ARGUMENT: You must feed a value for placeholder tensor 'Placeholder/_0' with dtype int32\n",
      "\t [[{{node Placeholder/_0}}]]\n"
     ]
    }
   ],
   "source": [
    "pred = model.predict_generator(test_image_gen)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[0.50047284],\n",
       "       [0.50047284],\n",
       "       [0.50047284],\n",
       "       ...,\n",
       "       [0.50047284],\n",
       "       [0.50047284],\n",
       "       [0.50047284]], dtype=float32)"
      ]
     },
     "execution_count": 103,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pred"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 104,
   "metadata": {},
   "outputs": [],
   "source": [
    "predictions = pred > 0.7"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 105,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[False],\n",
       "       [False],\n",
       "       [False],\n",
       "       ...,\n",
       "       [False],\n",
       "       [False],\n",
       "       [False]])"
      ]
     },
     "execution_count": 105,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "predictions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 106,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "2600"
      ]
     },
     "execution_count": 106,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(pred)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 107,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([0, 0, 0, ..., 1, 1, 1], dtype=int32)"
      ]
     },
     "execution_count": 107,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from sklearn.metrics import classification_report,confusion_matrix\n",
    "test_image_gen.classes"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 108,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "              precision    recall  f1-score   support\n",
      "\n",
      "           0       0.50      1.00      0.67      1300\n",
      "           1       0.00      0.00      0.00      1300\n",
      "\n",
      "    accuracy                           0.50      2600\n",
      "   macro avg       0.25      0.50      0.33      2600\n",
      "weighted avg       0.25      0.50      0.33      2600\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/ayush/.local/lib/python3.10/site-packages/sklearn/metrics/_classification.py:1344: UndefinedMetricWarning: Precision and F-score are ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "/home/ayush/.local/lib/python3.10/site-packages/sklearn/metrics/_classification.py:1344: UndefinedMetricWarning: Precision and F-score are ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n",
      "/home/ayush/.local/lib/python3.10/site-packages/sklearn/metrics/_classification.py:1344: UndefinedMetricWarning: Precision and F-score are ill-defined and being set to 0.0 in labels with no predicted samples. Use `zero_division` parameter to control this behavior.\n",
      "  _warn_prf(average, modifier, msg_start, len(result))\n"
     ]
    }
   ],
   "source": [
    "print(classification_report(test_image_gen.classes,predictions))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 109,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<Axes: >"
      ]
     },
     "execution_count": 109,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAxIAAAMtCAYAAAAL6EezAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMCwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy88F64QAAAACXBIWXMAAA9hAAAPYQGoP6dpAAA6iklEQVR4nO3de5jVZbk38HviMA6EE8cZxnCHRaVBlmgkpuLm4GEj8nZAQ9HKDLeGjYgaL5bU9cps2VuxZIOHreIhw3dXqPWqWzqRhBZBVLA9VJLIYRzREUVpZmDW+4fbVUtAeWjoNz/n87mudV2uZz1rcQ9XIV/vez1PWaFQKAQAAECCt2VdAAAAkD+CBAAAkEyQAAAAkgkSAABAMkECAABIJkgAAADJBAkAACCZIAEAACTrnHUBr2nZ/GTWJQC0qYqao7MuAaBNbW/ekHUJu9Se/x7Zpc9BWZewz+hIAAAAyQQJAAAgWbsZbQIAgL3SuiPrCjokHQkAACCZIAEAACQz2gQAQL4VWrOuoEPSkQAAAJIJEgAAQDKjTQAA5Fur0aYs6EgAAADJBAkAACCZ0SYAAHKt4NSmTOhIAAAAyQQJAAAgmdEmAADyzalNmdCRAAAAkgkSAABAMqNNAADkm1ObMqEjAQAAJBMkAACAZEabAADIt9YdWVfQIelIAAAAyQQJAAAgmdEmAADyzalNmdCRAAAAkgkSAABAMqNNAADkW6vRpizoSAAAAMkECQAAIJnRJgAAcq3g1KZM6EgAAADJBAkAACCZ0SYAAPLNqU2Z0JEAAACSCRIAAEAyo00AAOSbU5syoSMBAAAkEyQAAIBkRpsAAMi31h1ZV9Ah6UgAAADJBAkAACCZ0SYAAPLNqU2Z0JEAAACSCRIAAEAyo00AAORbq9GmLOhIAAAAyQQJAAAgmdEmAADyzalNmdCRAAAAkgkSAABAMqNNAADkm1ObMqEjAQAAJBMkAACAZEabAADItUJhR9YldEg6EgAAQDJBAgAA2oGf/exncfLJJ0dNTU2UlZXF3XffXXytpaUlLr300hgyZEh07949ampq4swzz4yNGzeWfEZTU1NMmTIl+vTpE927d49x48bF+vXrS/Y0NjbGpEmTorKyMiorK2PSpEnxwgsvJNcrSAAAkG+F1vb7SPDyyy/HoYceGnPnzt3ptVdeeSVWrlwZX/nKV2LlypXxve99L5544okYN25cyb7a2tpYtGhRLFy4MJYuXRpbt26NsWPHxo4dfxn/mjhxYqxatSoeeOCBeOCBB2LVqlUxadKk5N/2skKhUEh+1z7QsvnJrEsAaFMVNUdnXQJAm9revCHrEnbpz6t+kHUJu7Xfh8bu1fvKyspi0aJFMX78+N3uWb58eXzkIx+Jp556Kg488MDYsmVL9O3bN26//fY49dRTIyJi48aNMWDAgLjvvvvi+OOPj0cffTQOOeSQeOSRR2LYsGEREfHII4/EkUceGY899li8733v2+MadSQAAGAfaWpqihdffLHk0dTU1CafvWXLligrK4t3vOMdERGxYsWKaGlpiTFjxhT31NTUxODBg2PZsmUREfHwww9HZWVlMURERHz0ox+NysrK4p49JUgAAJBvra3t9lFXV1f8LsJrj7q6ur/5R/7zn/8cX/7yl2PixImx//77R0REfX19dO3aNXr27Fmyt6qqKurr64t7+vXrt9Pn9evXr7hnTzn+FQAA9pHp06fH1KlTS9bKy8v/ps9saWmJ0047LVpbW2PevHlvur9QKERZWVnx+V//8+727AlBAgAA9pHy8vK/OTj8tZaWlpgwYUKsXbs2fvzjHxe7ERER1dXV0dzcHI2NjSVdiYaGhhg+fHhxzzPPPLPT5z777LNRVVWVVIvRJgAA8i3rk5na6NSmN/NaiPj9738fP/zhD6N3794lrw8dOjS6dOkSixcvLq5t2rQpVq9eXQwSRx55ZGzZsiV++ctfFvf84he/iC1bthT37CkdCQAAaAe2bt0af/jDH4rP165dG6tWrYpevXpFTU1NfPKTn4yVK1fGD37wg9ixY0fxOw29evWKrl27RmVlZZx99tlx0UUXRe/evaNXr14xbdq0GDJkSIwaNSoiIg4++OA44YQT4pxzzonrr78+IiK+8IUvxNixY5NObIpw/CvAPuP4V+Ctpt0e/7ri7qxL2K39ho7f470//elP47jjjttp/ayzzoqZM2fGwIEDd/m+n/zkJzFixIiIePVL2BdffHHceeedsW3bthg5cmTMmzcvBgwYUNz//PPPxwUXXBD33ntvRESMGzcu5s6dWzz9aU8JEgD7iCABvNW02yCx/LtZl7Bb+x3xiaxL2Gd8RwIAAEgmSAAAAMl82RoAgHxr49OR2DM6EgAAQDJBAgAASGa0CQCAfGs12pQFHQkAACCZIAEAACQz2gQAQL45tSkTOhIAAEAyQQIAAEhmtAkAgHxzalMmdCQAAIBkggQAAJDMaBMAAPlmtCkTOhIAAEAyQQIAAEhmtAkAgFwrFHZkXUKHpCMBAAAkEyQAAIBkggQAAJDMdyQAAMg3x79mQkcCAABIJkgAAADJjDYBAJBvBaNNWdCRAAAAkgkSAABAMqNNAADkm1ObMqEjAQAAJBMkAACAZEabAADIN6c2ZUJHAgAASCZIAAAAyYw2AQCQb05tyoSOBAAAkEyQAAAAkhltAgAg35zalAkdCQAAIJkgAQAAJDPaBABAvjm1KRM6EgAAQDJBAgAASGa0CQCAfDPalAkdCQAAIJkgAQAAJDPaBABAvrmQLhM6EgAAQDJBAgAASGa0CQCAfHNqUyZ0JAAAgGSCBAAAkMxoEwAA+ebUpkzoSAAAAMkECQAAIJnRJgAA8s2pTZnQkQAAAJIJEgAAQDKjTQAA5JtTmzKhIwEAACQTJAAAgGRGmwAAyDenNmVCRwIAAEgmSAAAAMmMNgEAkG9GmzKhIwEAACQTJAAAgGRGmwAAyLdCIesKOiQdCQAAIJkgAQAAJDPaBABAvjm1KRM6EgAAQDJBAgAASGa0CQCAfDPalAkdCQAAIJkgAQAAJDPaBABAvhWMNmVBRwIAAEgmSAAAAMmMNgEAkG9ObcqEjgQAAJBMkAAAAJIZbQIAIN8Khawr6JB0JAAAgGSCBAAAkMxoEwAA+ebUpkzoSAAAAMkECQAAIJnRJgAA8s1oUyZ0JAAAgGSCBAAAkMxoEwAA+VYw2pQFHQkAACCZIAEAACQz2gQAQK4VWgtZl9Ah6UgAAADJBAkAACCZ0SYAAPLNhXSZ0JEAAACSCRIAAEAyo00AAOSbC+kyoSMBAAAkEyQAAIBkRpsAAMg3F9JlQkcCAABIJkgAAADJjDYBAJBvLqTLhI4EAACQTJAAAIB24Gc/+1mcfPLJUVNTE2VlZXH33XeXvF4oFGLmzJlRU1MTFRUVMWLEiFizZk3JnqamppgyZUr06dMnunfvHuPGjYv169eX7GlsbIxJkyZFZWVlVFZWxqRJk+KFF15IrleQAAAg31pb2+8jwcsvvxyHHnpozJ07d5evz549O66++uqYO3duLF++PKqrq2P06NHx0ksvFffU1tbGokWLYuHChbF06dLYunVrjB07Nnbs2FHcM3HixFi1alU88MAD8cADD8SqVati0qRJyb/tZYVCoV2cl9Wy+cmsSwBoUxU1R2ddAkCb2t68IesSdumVb5ybdQm71e1L1+3V+8rKymLRokUxfvz4iHi1G1FTUxO1tbVx6aWXRsSr3Yeqqqq48sorY/LkybFly5bo27dv3H777XHqqadGRMTGjRtjwIABcd9998Xxxx8fjz76aBxyyCHxyCOPxLBhwyIi4pFHHokjjzwyHnvssXjf+963xzXqSAAAwD7S1NQUL774Ysmjqakp+XPWrl0b9fX1MWbMmOJaeXl5HHvssbFs2bKIiFixYkW0tLSU7KmpqYnBgwcX9zz88MNRWVlZDBERER/96EejsrKyuGdPCRIAAORbodBuH3V1dcXvIrz2qKurS/4R6+vrIyKiqqqqZL2qqqr4Wn19fXTt2jV69uz5hnv69eu30+f369evuGdPOf4VAAD2kenTp8fUqVNL1srLy/f688rKykqeFwqFndZe7/V7drV/Tz7n9XQkAABgHykvL4/999+/5LE3QaK6ujoiYqeuQUNDQ7FLUV1dHc3NzdHY2PiGe5555pmdPv/ZZ5/dqdvxZgQJAADyLeuTmdro1KY3MnDgwKiuro7FixcX15qbm2PJkiUxfPjwiIgYOnRodOnSpWTPpk2bYvXq1cU9Rx55ZGzZsiV++ctfFvf84he/iC1bthT37CmjTQAA0A5s3bo1/vCHPxSfr127NlatWhW9evWKAw88MGpra2PWrFkxaNCgGDRoUMyaNSu6desWEydOjIiIysrKOPvss+Oiiy6K3r17R69evWLatGkxZMiQGDVqVEREHHzwwXHCCSfEOeecE9dff31ERHzhC1+IsWPHJp3YFCFIAABAu/CrX/0qjjvuuOLz175bcdZZZ8WCBQvikksuiW3btsV5550XjY2NMWzYsHjwwQejR48exffMmTMnOnfuHBMmTIht27bFyJEjY8GCBdGpU6finm9961txwQUXFE93Gjdu3G7vrngj7pEA2EfcIwG81bTbeyT+7fNZl7Bb3ab9R9Yl7DO+IwEAACQTJAAAgGS+IwEAQL4V2u50JPacjgSZ+tWq38X5l1wex407PQYfdWL86GdvfDX7yt+sjjPOvSiOOnFCDD3ulDj50+fEbQsX7fM6n/jj2vjM+RfH0ONOiX885YyYf/O34q+/XpRVXUDHdu7ks+L3jz8cW1/8Y/zikfvjY0d9JOuSgA5ER4JMbdv253jfew6K8SeNiQtn/J833V9RsV9M/MTJ8d53D4yKiv1i5W/XxNdnfzMqKsrjU6ectFc1bNj0TBz/yc/E6p/fv8vXt778cpxTOyM+ctgHY+FN34g/rdsQl11xVVRU7Bef+fQn9lldAG/kU58aF1dfNTO+OOV/x7KHl8c5n58UP/j+HTHk0BHx9NMbsy4P6AAECTJ19JFHxNFHHrHH+w9+73vi4Pe+p/j8gP5V8cOf/jxW/GZNyV/YF/2/B+Pmb30nNmyqjwOqq+L0T50Sp3187F7V+IMHfxLNzc1xxYyp0bVr1xh00Lviqac3xG0LF8VZp308ysrK9rgugLZy4ZfOiZtvWRg33/LtiIi4aNrlMWbMsXHu5DNjxmX/knF18HfW2i4OIe1wkkeb1q9fHzNmzIjjjjsuDj744DjkkEPiuOOOixkzZsTTTz+9L2qE3Xr0iT/EqtWPxuEfGlJc+86998c3r781LvjCWXHvt26ICyZ/Jq698ba4577Fb/BJu/eb1Y/F4R8aEl27di2uHTXssGjY/Fxs2LTzFfO7qwugrXTp0iUOO+yDsfiHS0rWFy9eEkd+9PCMqgI6mqSOxNKlS+PEE0+MAQMGxJgxY2LMmDFRKBSioaEh7r777rj22mvj/vvvj6OOOuoNP6epqSmamppK1t7W1BTl5eXpPwEd0sjxZ8TzL2yJHTta47zPnR6fHHdC8bXrFnw7Lp5yTowe8er/Dt9ZUx1P/mld/N977o9TThqd/Gttfu75OKB/Vcla7549X33t+cZ4Z031HtUF0Fb69OkVnTt3joZnNpesNzRsjqrqfhlVBXQ0SUHiwgsvjM9//vMxZ86c3b5eW1sby5cvf8PPqauri6997Wsla5ddfEF89ZIvpZRDB3brvH+LV7Zti9+ueSzmzL8lDnxnTZw0ekQ83/hC1D/zbHy17pq4/MpvFPfv2LEj3t69e/H5KadPjo3PNLz65H++NH3EqP9VfL2mql/c863ri8/LyspKfv1CvPqe0tXd1wWwL7z+TtmysrKd1qAjKLQ6tSkLSUFi9erVcccdd+z29cmTJ8d11133pp8zffr04pXfr3nbS+3zpkTap9e6AO9998B47vkXYt5Nd8RJo0dE6//8C3TmpRfEBz/w/pL3vO1tf5nkm3/V12P79h0REfHMs5vjs1+8NL674N+Lr3fu/Jdr5Pv07hWbn2ss+aznG1+IiIjevXruUV0AbWnz5udj+/btUVXdt2S9b9/e0fDMsxlVBXQ0SUGif//+sWzZsnjf+963y9cffvjh6N+//5t+Tnl5+U5jTC3Nm3ezG95YoVCI5paWiIjo06tnVPXtHes31sfY4/9xt++pqf7LqFKnTq+GhgPfWbPLvYcOfn988/pbo6WlJbp06RIREct+uTL69em908jT7uoCaEstLS2xcuVvY9TIY+Keex4oro8adUx8//v/lWFlQEeSFCSmTZsW5557bqxYsSJGjx4dVVVVUVZWFvX19bF48eL4j//4j7jmmmv2Uam8Fb3yyrZYt/4vxxRu2PhMPPbEH6Ny/x7Rv7pfzJl/SzRsfi7qvjItIiK+/d3vR/+qvjHwHwZERMTK366JBd/+bkz85LjiZ/zz586If7nmuujevVsc/dHDo7mlJdY89vt48aWtcdZpH0+u8Z9GHxfzb74zZlxxdZxz5qnx1NMb4sbb7opzPzuxOPK0J3UBtKU537gxbr3lG7FixW/ikV+siHPOPiMOHHBAXH/D7VmXBn9/Tm3KRFKQOO+886J3794xZ86cuP7662PHjldHQzp16hRDhw6N2267LSZMmLBPCuWtafVjv4/PTbm0+Hz2tTdERMQpJ46KKy67KDY/93xseu27DBHR2toa11y3IDZsqo9OnTrFgAP6R+0/fzYm/NURq58cd0JU7Fcet9z5nbh63k1Rsd9+8d53vyvOmDB+r2rs8fbuceM1V8QVV82LU8++IPbv8fY487SPl4SSPakLoC3953/eG7179YzLZlwY/fv3i9VrHo+Tx02KdeuMCgN/H2WFvfxWVktLS2ze/Oo4Up8+fYojH3urZfOTf9P7Adqbipqjsy4BoE1tb26fQfXlK87MuoTd6j7jtqxL2Gf2+kK6Ll267NH3IQAAYJ8qOLUpC8kX0gEAAAgSAABAsr0ebQIAgHbBqU2Z0JEAAACSCRIAAEAyo00AAORbq1ObsqAjAQAAJBMkAACAZEabAADIN6c2ZUJHAgAASCZIAAAAyYw2AQCQbwWnNmVBRwIAAEgmSAAAAMmMNgEAkG9ObcqEjgQAAJBMkAAAAJIZbQIAINcKrU5tyoKOBAAAkEyQAAAAkhltAgAg35zalAkdCQAAIJkgAQAAJDPaBABAvhltyoSOBAAAkEyQAAAAkhltAgAg3woupMuCjgQAAJBMkAAAAJIZbQIAIN+c2pQJHQkAACCZIAEAACQz2gQAQK4VjDZlQkcCAABIJkgAAADJjDYBAJBvRpsyoSMBAAAkEyQAAIBkRpsAAMi31tasK+iQdCQAAIBkggQAAJDMaBMAAPnm1KZM6EgAAADJBAkAACCZ0SYAAPLNaFMmdCQAAIBkggQAAJDMaBMAALlWKBhtyoKOBAAAkEyQAAAAkhltAgAg35zalAkdCQAAIJkgAQAAJDPaBABAvhltyoSOBAAAkEyQAAAAkhltAgAg1wpGmzKhIwEAACQTJAAAgGRGmwAAyDejTZnQkQAAAJIJEgAAQDKjTQAA5Ftr1gV0TDoSAABAMkECAABIZrQJAIBccyFdNnQkAACAZIIEAACQzGgTAAD5ZrQpEzoSAABAMkECAABIZrQJAIB8cyFdJnQkAACAZIIEAACQzGgTAAC55kK6bOhIAAAAyQQJAAAgmdEmAADyzalNmdCRAAAAkgkSAABAMqNNAADkmlObsqEjAQAAJBMkAACAZEabAADIN6c2ZUJHAgAASCZIAAAAyYw2AQCQawWjTZnQkQAAAJIJEgAAQDKjTQAA5JvRpkzoSAAAAMkECQAAIJnRJgAAcs2pTdnQkQAAgHZg+/btcdlll8XAgQOjoqIiDjrooPj6178era1/SUqFQiFmzpwZNTU1UVFRESNGjIg1a9aUfE5TU1NMmTIl+vTpE927d49x48bF+vXr27xeQQIAANqBK6+8Mq677rqYO3duPProozF79uz413/917j22muLe2bPnh1XX311zJ07N5YvXx7V1dUxevToeOmll4p7amtrY9GiRbFw4cJYunRpbN26NcaOHRs7duxo03rLCoVCoU0/cS+1bH4y6xIA2lRFzdFZlwDQprY3b8i6hF3afPyxWZewWz3ufTCamppK1srLy6O8vHynvWPHjo2qqqq46aabimuf+MQnolu3bnH77bdHoVCImpqaqK2tjUsvvTQiXu0+VFVVxZVXXhmTJ0+OLVu2RN++feP222+PU089NSIiNm7cGAMGDIj77rsvjj/++Db72XQkAABgH6mrq4vKysqSR11d3S73fuxjH4sf/ehH8cQTT0RExG9+85tYunRpnHTSSRERsXbt2qivr48xY8YU31NeXh7HHntsLFu2LCIiVqxYES0tLSV7ampqYvDgwcU9bcWXrQEAYB+ZPn16TJ06tWRtV92IiIhLL700tmzZEu9///ujU6dOsWPHjrjiiivi05/+dERE1NfXR0REVVVVyfuqqqriqaeeKu7p2rVr9OzZc6c9r72/rQgSAADkWns+tWl3Y0y7ctddd8Udd9wRd955Z3zgAx+IVatWRW1tbdTU1MRZZ51V3FdWVlbyvkKhsNPa6+3JnlSCBAAAtAMXX3xxfPnLX47TTjstIiKGDBkSTz31VNTV1cVZZ50V1dXVEfFq16F///7F9zU0NBS7FNXV1dHc3ByNjY0lXYmGhoYYPnx4m9brOxIAANAOvPLKK/G2t5X+9bxTp07F418HDhwY1dXVsXjx4uLrzc3NsWTJkmJIGDp0aHTp0qVkz6ZNm2L16tVtHiR0JAAAyLX2PNqU4uSTT44rrrgiDjzwwPjABz4Qv/71r+Pqq6+Oz33ucxHx6khTbW1tzJo1KwYNGhSDBg2KWbNmRbdu3WLixIkREVFZWRlnn312XHTRRdG7d+/o1atXTJs2LYYMGRKjRo1q03oFCQAAaAeuvfba+MpXvhLnnXdeNDQ0RE1NTUyePDm++tWvFvdccsklsW3btjjvvPOisbExhg0bFg8++GD06NGjuGfOnDnRuXPnmDBhQmzbti1GjhwZCxYsiE6dOrVpve6RANhH3CMBvNW013skGka233sk+v1oSdYl7DM6EgAA5NpbZbQpb3zZGgAASCZIAAAAyYw2AQCQb4W2vWiNPaMjAQAAJBMkAACAZEabAADINac2ZUNHAgAASCZIAAAAyYw2AQCQa4VWpzZlQUcCAABIJkgAAADJjDYBAJBrTm3Kho4EAACQTJAAAACSGW0CACDXCgWnNmVBRwIAAEgmSAAAAMmMNgEAkGtObcqGjgQAAJBMkAAAAJIZbQIAINcKrU5tyoKOBAAAkEyQAAAAkhltAgAg1wqFrCvomHQkAACAZIIEAACQzGgTAAC55tSmbOhIAAAAyQQJAAAgmdEmAAByzWhTNnQkAACAZIIEAACQzGgTAAC55kK6bOhIAAAAyQQJAAAgmdEmAAByzalN2dCRAAAAkgkSAABAMqNNAADkWqFgtCkLOhIAAEAyQQIAAEhmtAkAgFwrtGZdQcekIwEAACQTJAAAgGRGmwAAyLVWpzZlQkcCAABIJkgAAADJjDYBAJBrLqTLho4EAACQTJAAAACSGW0CACDXCq1Gm7KgIwEAACQTJAAAgGRGmwAAyLVCIesKOiYdCQAAIJkgAQAAJDPaBABArjm1KRs6EgAAQDJBAgAASGa0CQCAXGstGG3Kgo4EAACQTJAAAACSGW0CACDXCkabMqEjAQAAJBMkAACAZEabAADItUIh6wo6Jh0JAAAgmSABAAAkM9oEAECuuZAuGzoSAABAMkECAABIZrQJAIBccyFdNnQkAACAZIIEAACQzGgTAAC55kK6bOhIAAAAyQQJAAAgmdEmAAByzYV02dCRAAAAkgkSAABAMqNNAADkmgvpsqEjAQAAJBMkAACAZEabAADINac2ZUNHAgAASCZIAAAAyYw2AQCQa4WsC+igdCQAAIBkggQAAJDMaBMAALnm1KZs6EgAAADJBAkAACCZ0SYAAHKtYLQpEzoSAABAMkECAABIZrQJAIBca826gA5KRwIAAEgmSAAAAMmMNgEAkGuFcGpTFnQkAACAZIIEAACQzGgTAAC51lrIuoKOSUcCAABIJkgAAADJjDYBAJBrrU5tyoSOBAAAkEyQAACAdmLDhg1xxhlnRO/evaNbt27xoQ99KFasWFF8vVAoxMyZM6OmpiYqKipixIgRsWbNmpLPaGpqiilTpkSfPn2ie/fuMW7cuFi/fn2b1ypIAACQa4Uoa7ePFI2NjXHUUUdFly5d4v7774///u//jquuuire8Y53FPfMnj07rr766pg7d24sX748qqurY/To0fHSSy8V99TW1saiRYti4cKFsXTp0ti6dWuMHTs2duzY0Va/5RERUVYoFNrFgVktm5/MugSANlVRc3TWJQC0qe3NG7IuYZd+VHVq1iXs1shn7trjvV/+8pfj5z//eTz00EO7fL1QKERNTU3U1tbGpZdeGhGvdh+qqqriyiuvjMmTJ8eWLVuib9++cfvtt8epp776+7Jx48YYMGBA3HfffXH88cf/7T/U/9CRAACAfaSpqSlefPHFkkdTU9Mu9957771x+OGHx6c+9ano169ffPjDH44bb7yx+PratWujvr4+xowZU1wrLy+PY489NpYtWxYREStWrIiWlpaSPTU1NTF48ODinrYiSAAAkGut7fhRV1cXlZWVJY+6urpd/hxPPvlkzJ8/PwYNGhT/9V//Feeee25ccMEFcdttt0VERH19fUREVFVVlbyvqqqq+Fp9fX107do1evbsuds9bcXxrwAAsI9Mnz49pk6dWrJWXl6+y72tra1x+OGHx6xZsyIi4sMf/nCsWbMm5s+fH2eeeWZxX1lZ6XcvCoXCTmuvtyd7UulIAADAPlJeXh77779/yWN3QaJ///5xyCGHlKwdfPDBsW7duoiIqK6ujojYqbPQ0NBQ7FJUV1dHc3NzNDY27nZPWxEkAADItaxPZmqrU5uOOuqoePzxx0vWnnjiifiHf/iHiIgYOHBgVFdXx+LFi4uvNzc3x5IlS2L48OERETF06NDo0qVLyZ5NmzbF6tWri3vaitEmAABoBy688MIYPnx4zJo1KyZMmBC//OUv44YbbogbbrghIl4daaqtrY1Zs2bFoEGDYtCgQTFr1qzo1q1bTJw4MSIiKisr4+yzz46LLrooevfuHb169Ypp06bFkCFDYtSoUW1aryABAADtwBFHHBGLFi2K6dOnx9e//vUYOHBgXHPNNXH66acX91xyySWxbdu2OO+886KxsTGGDRsWDz74YPTo0aO4Z86cOdG5c+eYMGFCbNu2LUaOHBkLFiyITp06tWm97pEA2EfcIwG81bTXeyQeqDot6xJ264RnFmZdwj7jOxIAAEAyQQIAAEjmOxIAAORaa9YFdFA6EgAAQDJBAgAASGa0CQCAXEu9+I22oSMBAAAkEyQAAIBkRpsAAMi1VpNNmdCRAAAAkgkSAABAMqNNAADkWqtTmzKhIwEAACQTJAAAgGRGmwAAyLVC1gV0UDoSAABAMkECAABIZrQJAIBca826gA5KRwIAAEgmSAAAAMmMNgEAkGutZS6ky4KOBAAAkEyQAAAAkhltAgAg11xIlw0dCQAAIJkgAQAAJDPaBABArrmQLhs6EgAAQDJBAgAASGa0CQCAXGt1H10mdCQAAIBkggQAAJDMaBMAALnWGmabsqAjAQAAJBMkAACAZEabAADItULWBXRQOhIAAEAyQQIAAEhmtAkAgFxzIV02dCQAAIBkggQAAJDMaBMAALnWmnUBHZSOBAAAkEyQAAAAkhltAgAg11xIlw0dCQAAIJkgAQAAJDPaBABArrmQLhs6EgAAQDJBAgAASCZIAAAAyXxHAgCAXHOzdTZ0JAAAgGSCBAAAkMxoEwAAuWa0KRs6EgAAQDJBAgAASGa0CQCAXCu42ToTOhIAAEAyQQIAAEhmtAkAgFxzalM2dCQAAIBkggQAAJDMaBMAALlmtCkbOhIAAEAyQQIAAEhmtAkAgFwrZF1AB6UjAQAAJBMkAACAZEabAADItdayrCvomHQkAACAZIIEAACQzGgTAAC55kK6bOhIAAAAyQQJAAAgmdEmAAByzWhTNnQkAACAZIIEAACQzGgTAAC5Vsi6gA5KRwIAAEgmSAAAAMmMNgEAkGutZVlX0DHpSAAAAMkECQAAIJnRJgAAcs2FdNnQkQAAAJIJEgAAQDKjTQAA5JoL6bKhIwEAACQTJAAAgGRGmwAAyLVWw02Z0JEAAACSCRIAAEAyo00AAOSaC+myoSMBAAAkEyQAAIBkRpsAAMg1ZzZlQ0cCAABIJkgAAADJjDYBAJBrTm3Kho4EAACQTJAAAACSGW0CACDXWsuyrqBj0pEAAACSCRIAAEAyo00AAORaqyvpMqEjAQAAJBMkAACAZIIEAAC5VmjHj71VV1cXZWVlUVtb+5efs1CImTNnRk1NTVRUVMSIESNizZo1Je9ramqKKVOmRJ8+faJ79+4xbty4WL9+/d9Qye4JEgAA0I4sX748brjhhvjgBz9Ysj579uy4+uqrY+7cubF8+fKorq6O0aNHx0svvVTcU1tbG4sWLYqFCxfG0qVLY+vWrTF27NjYsWNHm9cpSAAAwD7S1NQUL774Ysmjqalpt/u3bt0ap59+etx4443Rs2fP4nqhUIhrrrkmZsyYER//+Mdj8ODBceutt8Yrr7wSd955Z0REbNmyJW666aa46qqrYtSoUfHhD3847rjjjvjd734XP/zhD9v8ZxMkAADItdZ2/Kirq4vKysqSR11d3W5/lvPPPz/+6Z/+KUaNGlWyvnbt2qivr48xY8YU18rLy+PYY4+NZcuWRUTEihUroqWlpWRPTU1NDB48uLinLTn+FQAA9pHp06fH1KlTS9bKy8t3uXfhwoWxcuXKWL58+U6v1dfXR0REVVVVyXpVVVU89dRTxT1du3Yt6WS8tue197clQQIAAPaR8vLy3QaHv/b000/Hl770pXjwwQdjv/322+2+srKykueFQmGntdfbkz17w2gTAAC51hqFdvvYUytWrIiGhoYYOnRodO7cOTp37hxLliyJb37zm9G5c+diJ+L1nYWGhobia9XV1dHc3ByNjY273dOWBAkAAMjYyJEj43e/+12sWrWq+Dj88MPj9NNPj1WrVsVBBx0U1dXVsXjx4uJ7mpubY8mSJTF8+PCIiBg6dGh06dKlZM+mTZti9erVxT1tyWgTAABkrEePHjF48OCSte7du0fv3r2L67W1tTFr1qwYNGhQDBo0KGbNmhXdunWLiRMnRkREZWVlnH322XHRRRdF7969o1evXjFt2rQYMmTITl/ebguCBAAAufa3XPyWJ5dcckls27YtzjvvvGhsbIxhw4bFgw8+GD169CjumTNnTnTu3DkmTJgQ27Zti5EjR8aCBQuiU6dObV5PWaFQaBe/9y2bn8y6BIA2VVFzdNYlALSp7c0bsi5hly5516ezLmG3Zv/p21mXsM/4jgQAAJDMaBMAALnWmnUBHZSOBAAAkEyQAAAAkhltAgAg11IufqPt6EgAAADJBAkAACCZ0SYAAHLNYFM2dCQAAIBkggQAAJDMaBMAALnmQrps6EgAAADJBAkAACCZ0SYAAHKt4NymTOhIAAAAyQQJAAAgmdEmAAByzalN2dCRAAAAkgkSAABAMqNNAADkWqtTmzKhIwEAACQTJAAAgGRGmwAAyDWDTdnQkQAAAJIJEgAAQDKjTQAA5JpTm7KhIwEAACQTJAAAgGRGmwAAyLXWrAvooHQkAACAZIIEAACQzGgTAAC5VnBqUyZ0JMjUr1b9Ls6/5PI4btzpMfioE+NHP1v2hvtX/mZ1nHHuRXHUiRNi6HGnxMmfPiduW7hon9f5xB/XxmfOvziGHndK/OMpZ8T8m78VhcJf/tDKqi6gYzt38lnx+8cfjq0v/jF+8cj98bGjPpJ1SUAHoiNBprZt+3O87z0HxfiTxsSFM/7Pm+6vqNgvJn7i5HjvuwdGRcV+sfK3a+Lrs78ZFRXl8alTTtqrGjZseiaO/+RnYvXP79/l61tffjnOqZ0RHznsg7Hwpm/En9ZtiMuuuCoqKvaLz3z6E/usLoA38qlPjYurr5oZX5zyv2PZw8vjnM9Pih98/44YcuiIePrpjVmXB3QAggSZOvrII+LoI4/Y4/0Hv/c9cfB731N8fkD/qvjhT38eK36zpuQv7Iv+34Nx87e+Exs21ccB1VVx+qdOidM+PnavavzBgz+J5ubmuGLG1OjatWsMOuhd8dTTG+K2hYvirNM+HmVlZXtcF0BbufBL58TNtyyMm2/5dkREXDTt8hgz5tg4d/KZMeOyf8m4Ovj7cmpTNow2kWuPPvGHWLX60Tj8Q0OKa9+59/745vW3xgVfOCvu/dYNccHkz8S1N94W99y3eK9+jd+sfiwO/9CQ6Nq1a3HtqGGHRcPm52LDpmf2uC6AttKlS5c47LAPxuIfLilZX7x4SRz50cMzqgroaNq8I/H000/H5ZdfHjfffPNu9zQ1NUVTU1PJ2tuamqK8vLyty+EtauT4M+L5F7bEjh2tcd7nTo9Pjjuh+Np1C74dF085J0aPOCoiIt5ZUx1P/mld/N977o9TThqd/Gttfu75OKB/Vcla7549X33t+cZ4Z031HtUF0Fb69OkVnTt3joZnNpesNzRsjqrqfhlVBXQ0bR4knn/++bj11lvfMEjU1dXF1772tZK1yy6+IL56yZfauhzeom6d92/xyrZt8ds1j8Wc+bfEge+siZNGj4jnG1+I+meeja/WXROXX/mN4v4dO3bE27t3Lz4/5fTJsfGZhlef/M+Xpo8Y9b+Kr9dU9Yt7vnV98XlZWVnJr//a6RClq7uvC2Bf+OtDHyJe/bPq9WvQETi1KRvJQeLee+99w9effPLJN/2M6dOnx9SpU0vW3vbShtRS6MBe6wK8990D47nnX4h5N90RJ40eEa3/8y/QmZdeEB/8wPtL3vO2t/1lkm/+VV+P7dt3RETEM89ujs9+8dL47oJ/L77euXOn4j/36d0rNj/XWPJZzze+EBERvXv13KO6ANrS5s3Px/bt26Oqum/Jet++vaPhmWczqgroaJKDxPjx49/0v3i8/r/evl55eflOY0wtzZt3sxveWKFQiOaWloiI6NOrZ1T17R3rN9bH2OP/cbfvqan+y6hSp06vhoYD31mzy72HDn5/fPP6W6OlpSW6dOkSERHLfrky+vXpvdPI0+7qAmhLLS0tsXLlb2PUyGPinnseKK6PGnVMfP/7/5VhZUBHkhwk+vfvH//+7/8e48eP3+Xrq1atiqFDh/6tddFBvPLKtli3/i/HFG7Y+Ew89sQfo3L/HtG/ul/MmX9LNGx+Luq+Mi0iIr793e9H/6q+MfAfBkRExMrfrokF3/5uTPzkuOJn/PPnzoh/uea66N69Wxz90cOjuaUl1jz2+3jxpa1x1mkfT67xn0YfF/NvvjNmXHF1nHPmqfHU0xvixtvuinM/O7EYmvekLoC2NOcbN8att3wjVqz4TTzyixVxztlnxIEDDojrb7g969Lg786pTdlIDhJDhw6NlStX7jZImM8kxerHfh+fm3Jp8fnsa2+IiIhTThwVV1x2UWx+7vnY9Np3GSKitbU1rrluQWzYVB+dOnWKAQf0j9p//mxM+KsjVj857oSo2K88brnzO3H1vJuiYr/94r3vflecMWH8XtXY4+3d48ZrrogrrpoXp559Qezf4+1x5mkfLwkle1IXQFv6z/+8N3r36hmXzbgw+vfvF6vXPB4nj5sU69YZFQb+PsoKiX/rf+ihh+Lll1+OE07Y9Wk0L7/8cvzqV7+KY489NqmQls1v/t0KgDypqDk66xIA2tT25vYZVM961yeyLmG3bv3Td7MuYZ9J7kgcffQb/4uxe/fuySECAAD2VqtpmEy4kA4AAEgmSAAAAMna/EI6AAD4ezLYlA0dCQAAIJkgAQAAJDPaBABArrUabsqEjgQAAJBMkAAAAJIZbQIAINcKRpsyoSMBAAAkEyQAAIBkRpsAAMi11qwL6KB0JAAAgGSCBAAAkMxoEwAAueZCumzoSAAAAMkECQAAIJnRJgAAcs2FdNnQkQAAAJIJEgAAQDKjTQAA5JoL6bKhIwEAACQTJAAAgGRGmwAAyLVCwalNWdCRAAAAkgkSAABAMqNNAADkWqsL6TKhIwEAACQTJAAAgGRGmwAAyDUX0mVDRwIAAEgmSAAAAMmMNgEAkGsFpzZlQkcCAABIJkgAAADJjDYBAJBrLqTLho4EAACQTJAAAACSGW0CACDXCgWjTVnQkQAAAJIJEgAAQDKjTQAA5Fpr1gV0UDoSAABAMkECAABIZrQJAIBcK7iQLhM6EgAAQDJBAgAASGa0CQCAXGs12pQJHQkAACCZIAEAACQz2gQAQK4VCkabsqAjAQAAJBMkAACAZEabAADINac2ZUNHAgAASCZIAAAAyYw2AQCQawWjTZnQkQAAAJIJEgAAQDKjTQAA5FqrC+kyoSMBAAAkEyQAAIBkRpsAAMg1g03Z0JEAAIB2oK6uLo444ojo0aNH9OvXL8aPHx+PP/54yZ5CoRAzZ86MmpqaqKioiBEjRsSaNWtK9jQ1NcWUKVOiT58+0b179xg3blysX7++zesVJAAAoB1YsmRJnH/++fHII4/E4sWLY/v27TFmzJh4+eWXi3tmz54dV199dcydOzeWL18e1dXVMXr06HjppZeKe2pra2PRokWxcOHCWLp0aWzdujXGjh0bO3bsaNN6ywqF9vE195bNT2ZdAkCbqqg5OusSANrU9uYNWZewS0cd8I9Zl7BbP9/w471+77PPPhv9+vWLJUuWxDHHHBOFQiFqamqitrY2Lr300oh4tftQVVUVV155ZUyePDm2bNkSffv2jdtvvz1OPfXUiIjYuHFjDBgwIO677744/vjj2+TnitCRAACAfaapqSlefPHFkkdTU9MevXfLli0REdGrV6+IiFi7dm3U19fHmDFjinvKy8vj2GOPjWXLlkVExIoVK6KlpaVkT01NTQwePLi4p60IEgAAsI/U1dVFZWVlyaOuru5N31coFGLq1KnxsY99LAYPHhwREfX19RERUVVVVbK3qqqq+Fp9fX107do1evbsuds9bcWpTQAA5FprOz63afr06TF16tSStfLy8jd93xe/+MX47W9/G0uXLt3ptbKyspLnhUJhp7XX25M9qXQkAABgHykvL4/999+/5PFmQWLKlClx7733xk9+8pN45zvfWVyvrq6OiNips9DQ0FDsUlRXV0dzc3M0Njbudk9bESQAAKAdKBQK8cUvfjG+973vxY9//OMYOHBgyesDBw6M6urqWLx4cXGtubk5lixZEsOHD4+IiKFDh0aXLl1K9mzatClWr15d3NNWjDYBAJBr7eQQ0r/Z+eefH3feeWfcc8890aNHj2LnobKyMioqKqKsrCxqa2tj1qxZMWjQoBg0aFDMmjUrunXrFhMnTizuPfvss+Oiiy6K3r17R69evWLatGkxZMiQGDVqVJvWK0gAAEA7MH/+/IiIGDFiRMn6LbfcEp/5zGciIuKSSy6Jbdu2xXnnnReNjY0xbNiwePDBB6NHjx7F/XPmzInOnTvHhAkTYtu2bTFy5MhYsGBBdOrUqU3rdY8EwD7iHgngraa93iPx0ZoRWZewW49s/GnWJewzOhIAAORaez616a3Ml60BAIBkggQAAJDMaBMAALlWMNqUCR0JAAAgmSABAAAkM9oEAECutZPbDDocHQkAACCZIAEAACQz2gQAQK65kC4bOhIAAEAyQQIAAEhmtAkAgFxzalM2dCQAAIBkggQAAJDMaBMAALnm1KZs6EgAAADJBAkAACCZ0SYAAHKtYLQpEzoSAABAMkECAABIZrQJAIBca3UhXSZ0JAAAgGSCBAAAkMxoEwAAuebUpmzoSAAAAMkECQAAIJnRJgAAcs2pTdnQkQAAAJIJEgAAQDKjTQAA5JpTm7KhIwEAACQTJAAAgGRGmwAAyDWnNmVDRwIAAEgmSAAAAMmMNgEAkGtObcqGjgQAAJBMkAAAAJIZbQIAINec2pQNHQkAACCZIAEAACQz2gQAQK45tSkbOhIAAEAyQQIAAEhmtAkAgFwrFFqzLqFD0pEAAACSCRIAAEAyo00AAORaq1ObMqEjAQAAJBMkAACAZEabAADItULBaFMWdCQAAIBkggQAAJDMaBMAALnm1KZs6EgAAADJBAkAACCZ0SYAAHLNqU3Z0JEAAACSCRIAAEAyo00AAORaq9GmTOhIAAAAyQQJAAAgmdEmAAByreBCukzoSAAAAMkECQAAIJnRJgAAcs2FdNnQkQAAAJIJEgAAQDKjTQAA5FqrU5syoSMBAAAkEyQAAIBkRpsAAMg1pzZlQ0cCAABIJkgAAADJjDYBAJBrrUabMqEjAQAAJBMkAACAZEabAADINac2ZUNHAgAASCZIAAAAyYw2AQCQa61htCkLOhIAAEAyQQIAAEhmtAkAgFxzalM2dCQAAIBkggQAAJDMaBMAALnWarQpEzoSAABAMkECAABIZrQJAIBcK7iQLhM6EgAAQDJBAgAASGa0CQCAXHNqUzZ0JAAAgGSCBAAAkMxoEwAAuVYw2pQJHQkAACCZIAEAACQz2gQAQK65kC4bOhIAAEAyQQIAAEhmtAkAgFxzalM2dCQAAIBkggQAAJDMaBMAALlmtCkbOhIAAEAyQQIAAEgmSAAAkGuFdvzYG/PmzYuBAwfGfvvtF0OHDo2HHnpoLz9p3xIkAACgnbjrrruitrY2ZsyYEb/+9a/j6KOPjhNPPDHWrVuXdWk7KSu0k2+ntGx+MusSANpURc3RWZcA0Ka2N2/IuoRd6tz1gKxL2K2XX3oympqaStbKy8ujvLx8l/uHDRsWhx12WMyfP7+4dvDBB8f48eOjrq5un9aaqt2c2tSlz0FZl0AH0NTUFHV1dTF9+vTd/h8Y2kp7/Rcuby3+XIP2/eftzJkz42tf+1rJ2uWXXx4zZ87caW9zc3OsWLEivvzlL5esjxkzJpYtW7Yvy9wr7aYjAX8PL774YlRWVsaWLVti//33z7ocgL+ZP9egfWtqatrjjsTGjRvjgAMOiJ///OcxfPjw4vqsWbPi1ltvjccff3yf15ui3XQkAADgreaNxph2p6ysrOR5oVDYaa098GVrAABoB/r06ROdOnWK+vr6kvWGhoaoqqrKqKrdEyQAAKAd6Nq1awwdOjQWL15csr548eKSUaf2wmgTHUp5eXlcfvnlvpAIvGX4cw3eWqZOnRqTJk2Kww8/PI488si44YYbYt26dXHuuedmXdpOfNkaAADakXnz5sXs2bNj06ZNMXjw4JgzZ04cc8wxWZe1E0ECAABI5jsSAABAMkECAABIJkgAAADJBAkAACCZIEGHMW/evBg4cGDst99+MXTo0HjooYeyLglgr/3sZz+Lk08+OWpqaqKsrCzuvvvurEsCOhhBgg7hrrvuitra2pgxY0b8+te/jqOPPjpOPPHEWLduXdalAeyVl19+OQ499NCYO3du1qUAHZTjX+kQhg0bFocddljMnz+/uHbwwQfH+PHjo66uLsPKAP52ZWVlsWjRohg/fnzWpQAdiI4Eb3nNzc2xYsWKGDNmTMn6mDFjYtmyZRlVBQCQb4IEb3mbN2+OHTt2RFVVVcl6VVVV1NfXZ1QVAEC+CRJ0GGVlZSXPC4XCTmsAAOwZQYK3vD59+kSnTp126j40NDTs1KUAAGDPCBK85XXt2jWGDh0aixcvLllfvHhxDB8+PKOqAADyrXPWBcDfw9SpU2PSpElx+OGHx5FHHhk33HBDrFu3Ls4999ysSwPYK1u3bo0//OEPxedr166NVatWRa9eveLAAw/MsDKgo3D8Kx3GvHnzYvbs2bFp06YYPHhwzJkzJ4455pisywLYKz/96U/juOOO22n9rLPOigULFvz9CwI6HEECAABI5jsSAABAMkECAABIJkgAAADJBAkAACCZIAEAACQTJAAAgGSCBAAAkEyQAAAAkgkSAABAMkECAABIJkgAAADJ/j82239xvv7m4QAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 1000x1000 with 2 Axes>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "confusion_matrix(test_image_gen.classes,predictions)\n",
    "plt.figure(figsize=(10,10))\n",
    "sns.heatmap(confusion_matrix(test_image_gen.classes,predictions),annot=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 110,
   "metadata": {},
   "outputs": [],
   "source": [
    "from tensorflow.keras.preprocessing import image\n",
    "my_image = image.load_img(para_cell,target_size=image_shape)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 111,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAIIAAACCCAIAAAAFYYeqAAAt80lEQVR4nOV9a7MlyVXdWjurzu3HaIQEXxwBRpLNr7EBozAyL8NfE+hlBcYW+NcYSRaYjzaE0KCevrcy9/KHnZm1q865090zd2aEyZjoOefcqqzM/X7lLuJfxvjfP/ieCJIkf+03/9PnvZzzWD7vBXxGwyG5AJTCz3stN8a/FDRQAAnA3T/vtdwYv4ik8YTjx3/+ZwDMjCQAkmJHw1f+wx99nis7jv/fuaE5ALkESCIpU3z4vFd2GL9Yq3nj+Nv//l0A7q7a4hd3DzkT6tfAKXZIOhS/50kkzeudkLQsJulr//FPPtPNpPHPjBskSTLByYAmADOLz5Jcmp8D+oJQLP8ypwJAgUDg8TPfzT7+maGh1ippobn7BHcpJXhCErVfPC+w+DrgPPXE/Le29vmKqc/i2X/3P74fVgqGNPjVf/+Nd5rhh9/9ZucDkGQm/y7xj0wgSepSq/OEVEgzq+5my/57AsAUX/Hhq9/47HT4Z8EN7p5J72OYjO4e0gOEpDxDxsH8BUDwQJncMZABBG/sKAQAu6E8PsvxWaBBDaEqi8XW330KlwZ8cQRT1sAdH80hlUD8APpYCsyYqSEwYQgt8jkgIManKJR++N1vch8FgNPH177bCZGQ7AUFAc3mU/pjgIxkwVnHYjBE/iU+mNkUX6db5uisY5zMMfGadYksxKlIsti6rgB+7Td//6lg9SlygxrA/p/QSAoNJM18FwIhymnayZaCgIKOK0kEOxcRCIM1GZ1ZKMWHEIMn6XeSXcj4awMHZqVYS/KKxcwMcAAOAqRuTPUJx9Nzww+/+03vRr1NcTFEcCfSneIkM8uWflg77s6wPY9kHp/n9Wa235XwMbln+s875pLSjkfOaQGUUoKBJKH0dZpZ+N7OmLPrkjx//PJr/+73Ph7Qnp4b3J0sJ4kxwJT2D8Tn1loWCADkpB+oO0/epw1oDujnZ01TKqazABPp4+J8CwYTBJ4GIo2EQAnhigQByWL9kPenYFf1RyX0juPp0cDYQYJ++l0k4ehkCZAmCQIi9DbpVAGprlQmmVMWt+5SYVqZIAADpUYgmExAa7vl6u7GRQ53kTawHsFXGo0inAF6FiMpgyQ0SII5zRxGisYsGOGfKEDy8dHwkx98dwBzKlWguZrrSmpnewbjFiT4nvXtI5I3o3beOKlyXGUAhN0QOrHUtaDLv+MotejEMC5Am2I8FjnZ65PgAJ8EDR3QIXOdgJm8SWQJxWvaTUCHsvdwU1vGhw7oW0/Mt0w0zw/IAYzOT6DtCoZHNZCv/4hH5CtjqkKi7NdfEcHHGe+Aw7/5q+8AkI/VJO0XsgLNW2uU+VbzxkKP5QAcbvFBX9AtJAGAd1AGOrNliSNvZZAd6DphK8PuJibiRzMTAwcys4gD2kIuJXQ1yZBdp3likn/9W3/wlrB9F25QLN0RmiuoWyZRcgAIzhiWTGy1OwSlTEycoH/ysXGUCXPc/OuJCd5qE+mWawV2etBQO9Rg47jXXFPHWdBZsdP8b7meGB9TKO0UHaZL0K9DonabfdgVEkey5Xp9ma4nwZ44BkMDZ7q+SfjzKVkW3Zx8Pj3rD51sinlxD4kp5DBKt5t33j1y8KeIBg27Wzd/lKCOmHWEPMOPJdntFh1iQWe6G7Bw91IKbhF7hqy7981fgfVa+s9/HyN8HMMbE8rTM5AEhlTkmNbm2luK0V7LqDeOd0DDMBMVbmR4Zwv6tk0medidgQBJrYWSoPuVCgVi53Of07KMQN5EMEFoGrgdAR1YyWKZoBwoP3BVhk5rLaureUFI0YwJJJkJgKBcViweDIhmXVfSp6I1K9l1fWI07JwuCxUAIIIQFKCdS7IOyFAws9ba1BNZVQb1BXSWZVFzJkPzmm/yL9mpzrIIVyR5kk64hafru84TusOKpKBAyEiT2sdggn1hb7zib/7qO3K6O4d/0KM7LkmGMvcf5BxxiNMeegiTB9s8g+MkxzG45yZcTrfEcwOFWUPqylLKN95cxlxAlmz77xYXNy4FgPZIJb20+TnyGQCWZQlqe6PJ9GZuCKHPfW890tBJWI4j+U8c5Oix0OPJtbXOAe4HmR7sQsv7v4Z+l4oDUvGhlHIi2IPgSgju8tPsNGee+TT5AXlNAiJeDwCiAOfQCiFAjWKfp9aKtxtvJZS6vtoNVgKgenBij/O4SPoMcF6ZbrqyQ67lUgZNBuvUH7yypmaALwPu9KA5SV7PXNKJXTBE6Gn9+y1NZPjXgAhS1lfu7oXdj3p7AfXOlpIJEQML3wUJHPvO1an7JBxC+ucPU57glhzQ0QzFkTZPUMtfpxp7DBBMBlUO8Z6ecvO5cMkIMOIlJyDcfNbNNeTxFmiQhQ85PABaZMO4q8dIikwlHUoYV/nOuD6CyVNo1FqXZcnEO+3xG2u5FYDKWJxfT8bSzUmmFMoiCwPH2a9k8lSAbrPPSgOy7/0kyqbJ+0YYv5v7JkkOJn1o3VfYKUvNMWyhCGIHlKdpFNreSHe01kB5G/rNjGQppWlEPgKmEgK+Edfk0DoQiKY9T0c7RE0mUK6xkpk1YzfLukkr865ujPWLSdJEk9XaSindCFQXV0EeTW/WEG+Lhnhq+gxJdE1KCMm+bdvd3R2A1iLiinDEwps7ce5UdOhR57NVsydV0vXXv+QRGbubajmT8ySam5Pg6HKfJN4MNJ3gk9nrLaE6x5vRcFOtIZSEuw33bXLfw8PDzABn+bCvb0RA4M4ZmwI53THASsFR4l+rDRzVUhIZt03VDJ3slJ1mnjeeyOWjCQKDEAEIKj3ed1sqXo83o6G1FkCKNYbyxVipjw2H/AmRkjeQXVNMnZnS/a1LpL5td1/W9US8easT4rtMb85wY1wOlYHC0P+xnljepI8sux9THhklJ1hHockkMne3S2eseFApBURYrvAb3PbOaEAirhiZGDUkfrgqOascH6ZLkdWXkxoRmZCn8lD7fdoJoBMasmS//nF+jRsDAdmBCMTMC2YkOGvRKbWm/js9i6QGaU5CoQel9n/7st9aOL0ZDca9QkKjSGL+tZTSWst+SpZRGQpdEAPyISUCgmYRjpE0A0d+LfQfMVWDyTKadTRX5tduHVzJoggxza8Z9Dd0z5XtFJ/dm5n1CpI9LHjD5r4N5DdekWXl9QgE5EU/PDxk0jOzUoqRdpS5JPfw99EGPdHmicOYxrzgJDeQrKMsdmLm+W+Yzje3/NEa4gTZKUJDHoRcwlCK17i8Hm/mhoh3QqBgNN8jrCBpZRkP66s2sm5blPdCKssauQcpCn0YyfQJuxDlef9e3ZZzkG4uZpo32eU+Sep5fZ6Ew8lQCmLPiph8y9Qc+d6JmywtZ7GPcZFEZyklrBcAtBBPT+Q39M3cQuoRUsdihasLJgJCJUxiydtDzqo+spizYkiPO11zrTZOHzIXzq9TZzyGnrh+ymp3b2j7LVJgJ/wH7mT26HgrbojwRWQC3cXs9SjvoX8+imYf26SicoYzeYteUUBMzQGgZ9oeiRBcc0mOb18PJj2vo792KjvDEW2nuzB4cX9QTm4PgpBEl1MclVF4KqHUw849sNrhrS6CUmBOALiUUXo1NsFkQZNsrYWRGibKMFh3OjWzaWNc0/5bSlsd1exUZjMOiCOnnkT/Y0+5yR8hloBIejHS9e6uYdm/cbVv4b7pELK2HloVXASEbllOdUfSaK01sxLgzU4AyWVZMExsd49QR+YhSY5z8f21ntghogN08mw3780yMEbWpSes5JF3gRD9Y/6ZgyEEK4AgWmjR5j/5iz+LuNtXf+dPPiYa0pMg9TPesZv890kRc6uD03fhG/pgkn8pJVASIztTj4mjU55y/gFXpH2S/nPanMc/BTMy/sIQT3s/8NaoSjnMP1EfciniXXFnhsPN8ahJ++O/+BaAQGck2rxKx9p3pVgNR0Aibo+4qST3Nv3q2G9Upc+7OKzbqbpJwg7G4r7cWwk7+O6dnEj+ROMYTvtUwkwx2tPIoD/Jxm5E2f64YTKJZIOihCkqaGQyGwmtfmX52tf/OD/rUW7IPAgRINDc3Vs1W0jCSNCbpyVqUrQZ3RuPsQ0WSmpqpZTIrWNEQWDdvXJ4sZJp+SSOT8nOYcJG2UCXhziWrmYOG8s7+Gt5vxMB+a7Tj30ecFoohREJhoIHuFNJGCTujPUBdD/HXB9Fw0BAiL0USntEUJ6I9PZn7Voaw33NsDglha7HTBYpqccT05yAftjO8bIM1hPTTJf7hC0c69smKHrMZk7WQ91uZnPXnXavDl7gGg3/6wffMuwHK4MPDqydzOCTYNGtut08lEzvmfPK+8w0nuE1r5ncli++xsHp80n64xaS8o2nu3ALSRo+I1MyY3/ueJCZ0fZf1G8/g/2KG2RdsbSY2voqpB7Mwg0OyNvmscL3IHmnBrs6GHKSDJnYccQQjgVFp0c7zrg54eCauk/Xn34/EdZJNMVSc6gKHdBmZu7pWemWHDiIcUaD76EJSOp6JWzVXjsEA8NaXayEa5chmG2MjC2SViz4LBRGjrVlmXtyX+fG5lMm9UU0Yq52AmXi/hphN8Vd1jc3qCdBfELptJKOmyF71ENqAgA3gSiI7OE1291Aww4OK4D3nhNJ7pN2baefVpnFbibt04e87euV5f3Pz9monXA/T2LMvv1pDY8xwelP1xJ8PmKS0en3PK3U6WmCvkuRR0zTGyq6810PP4RqFZACDMf9n9TmZNtrKCgV2Wd18hhcMmrzBSd4HalkSH/cQFWm+uvZPvrraQ35r3N3PZBAWYkihyFL9vKAt0RDAxS4axox26iF6dG2SM+jqwocz/v1TRMYcQ6w11dVbzO6GbwcvttECUeuprUW9l8/jBWbvyp9mGbV6Zf4ugtG24VFUJMmNG1EB45lhpNiTnCfkjBbCkhBwEJzdyum2sqy9GNb7Nhg8lfegIZ/87u9Q8GPvven8wGh4KNc1eU9jBEPTqXXmG7qMWEQyw0O1VHFnahpXoArVvgIqszyDYM/MkpuTojEK2YmgDqLrBPfPDZ4lSM5rDCt/6ZiwEf7DfsGQunp0SedpMTNhWIeC7ylKuJPZlZrvWnL9pKLW4s8GSqB5mtrJN8yZ77W4addXG/wNMPpejJc3Qg8iMNXwEdi4k0xJe+qRbfU8s0Zg1Mmz56SMEgWLW4pbfVCzRugwRBNp53jRDTJqM0UHevJdYLzxyAOh2wo05NumxfnJZ1lwOTF8dchu/YTElNF/+1ffgfAr//2H8bXjwhmRPoMPg6dBXDh+7GOExo0lPfNugqOgwVz8xgRHgyPejdCjvfuUx1V3GkBGQ0nozlDbRYV5kXuv8TZhFv220Tw/GvGxPzg8hLlxunkaFRAzL2fKp3O5PzX/+VPibI7UW33Dy3+f3VgZBJ+LyNMguKkA3ycYJhafT43J5zjuTfB3W/HYfMnufGYuLgemRpwJakmR15LoWtlMyvbSFZvpdDd46QirB9fJGlLl5ZKnizJWwZraxrgjnkDAVFDz5sLInptyBEQJ7mRledcQWyGZK11ZkbxSPihA+iW1XgTKxpxEd7i4GsQz69zbXnOm2OSnY3jZTZOE7ALIkiHk2FzX3PaK/fNBRpGgUrBzhgdMccmBQGaOI3ko8poAiKn6TOSrgU3XIV2YL5U2qURSXVVjczi3InZmuE4UZsBmlHSK6OOEmnuZd7Y0lG4DL4TE8SHJncIkjeRrHJbyo0YpcvVbCnqIakeM9/R8OM//7Yk36o6PDEhdSK6jM9ZDJKhkOk3L3fC6LQxJN2bWWTOiSmOmoLvsDen2VcYgJ42NFOt1Jx8UsZNlj2Nm0yQ6Wnu5aTzw1PpkooiJ0QHygX3xtKtxwXHP7vjbA1c2QnXLNwvwDmKcB0PuN5eVN8g+UEnZspEkNew0/sslZDkrrkDDqcPB+LIOzrpKkkUbJRy3sTQaRdZgk00QPuCMctOyTC5Z2mBty4ndjTIOaLkOwq6jHYByMHLm4yJRMs3xfQJBPHhpB6R5MAUR1mwaMjiHQrDSkBvQ7ZHD8ez0MlS8trGXIgbaKQGDQl+XOeJbm7yh6STRyNRYvT7S32L+sWarStcLmfJgW93uJtZiXxdjXRqf8Zk7X7IR4gzDVHXNREwwXe9k2tmCq/Vdd6bwYqKpCgvW7kSbFvbti1utzLxISAOKu9o0wKJahG/CmujObsKbdrr+2Ods4PPgEPUAu2nZjKDXu/rBkoGkQ0lBPfR/CQqRkf2gCPpe8jIS4LL0SuRgP2kLUeeD0dWYCpyPa3mJgXF74aD2cw0JGGTA4bFWw8XSxHdioZXXsoUOyIB0b3BihklsMFockFQCYgTYJx53JWQpnpBqy2Dr5MqD0JprvCU5Jn7OkmFMzQgpcjmuq7uHgE2Xhusklqr5ZZb5Loh6DP5Zyq7XgqSqrhmlH6xdzGoStLaQ/3ww/soky2lrOv6cH8vSauhl7YDhMdRZYgESDlocW6Irt1aHfJNHJHnuZ6w5ZCyGiR51ds+s/uBFm+xPkd9Ma5M3lydFfOcVbQky86U+ioDnRHzmVeWUuSwYkyG0PWyJj44dCD6mRlvrZoZWLw1Napy1Wp+9+GHH37wT6+2++qbJBpKNT0slYuVC71UyUthba3Y6gRhtKI4xW895mxmhSU+AyBVrEhEcwFOcdS6oRkcat7gMGnVsiyETTib7YgUu2TOih3ei3w7WM3k7lBrLeyDuEdSa2330q3bJjsaUm32blAy2ayt1hBklo5OzjD6TnFXqvgs+lPs00h3X6xstVkr9V6Q+4evXv3s/oN/fLXdV28s4LJcHnT/4f2H73/5+Rd+6cV6KU6YlVJWSXHULuLq3OPtCPEaD5WkJkeTVNYeKia50CS0LEWlML50LCc8cFWykToibQ/haWYA+yn2bC/dFhi3uCE/OC6yIslWkoyCorgyZ29is0DvX4KroYmeoUyIYrRWqzvgxTewWn2or/7vw8/+/tX9BxtcEl9Xd7wSXYs+wM+XZV1fPItdBBrKWqa+DdLbLcJtP+TSB5xcd0FPSKB6yzZJBE1Ac9murpSd9qOpmpVK+qApjnCFBleuKrpCA4aJnUgjT70TNIlhCB9cTalXH52WlZ8aaxmAs3VlfdCq9eGh8QH1lV7/w337qdo/aXt935oeat38gRe+96XnvCx+3woL12IGFJZ0IDAmhIeIMLlUdQYiUbfWCyaMAlo7xsmFCMPNfjfXMnZ+zfvK1zhhdobazgF7yUxIxZb8hiHu0bqvMLkPyaRbuGT+9RQA4y2+ux4aVjZpgC1WXPXCu2K+uW+vtw///vXrn26v/vHD+tDc/dV272jP37/DeyqC11ZrXQpsXfoyCuS9nBCCO1oTvUnR4glAAXoXCZEIJ1azqqj7DYQNO1wAvDZDgJODeHbQnxCDY4nQpGaezEiL0+QM4ckhP3c0dJHq8ggRJ4T3vKWHEOzGWaQwI0A94ou31pehPz9MZm+t3tf68/azn/3sw7+///n/ee3/pJ/+3Qfttf/8Z/ettVJWmda71cTtvr7HF5dysVC+62prBFxhEc5yNG+qUqVc7vKqWqtqD2xEhtVWooCFcLKgoHRlaxiuRiNtWZZlWZgc+ynYDpx9K/2OAuY2FlMo9fBfB/vs23pDKPXwFncJOGdWUiHRPrUspZSCDv3z+k4qDokxgzc1YnaLLWj3Bnv16uc//+CVNl4ul5/+9GcffPAPv/QrX/ril98vz6wsZVmWdV0vlwsLavWlgCTXBWGrDJ/AwNcPD3CiudowTJ1xSsArABYrgEX9q6tTXiklmn1mGjrBIcN9vyBVdUrytvcH6Fcyw+RcAXSjQIbG3aptkKDWCouG/BnxsjpjPiZy8q+ESGMdT0eZ2bglzmRYc5doZg6BXO4uz18s95ft/qHqQbys73/xi8/ee1kuKHfrr/zqL2Ntz7642B3LWspqKPAwKdUkRTpKxs2rb+5V2FBrYwsXDTJxYXM8W+8MVlzFqRKeYYt0tNzLxS6XRZKsZxInB0wa2sXykFFtq0od92gFQJObWTGQAo1kn9LoR4V0o1yM3o+WkIyO7z0MMNsl5cJTAhi1m0d68dYmDsLSJUtrDrRSlh4pMnp3Mt0MVfXuvefvfemlHvD87uXW6vPlhbPyArG+94UX5bk9f7mud4tMonP0q1iWxataa3SheX3Ytq1iY62VLYRNaHKYGQWqi9PqW2utrMXMVGBmVoBiBIQ92JU5e4qmndKzB5qYPg7ZV3kogYk2d33lt/7wUW4IqMXxzGgDBsnd59tDFN5HzoqkToSTNEL498KUkcrr+V73ZVlLKdu2qcGrINXWQvU86N4u5Uv/6v1XH9w/vP6wmq+rP/vC3fu/9JLP/O6L6/KS5dkiEwtYyuHASyyujaIeAYK5zQZxYUE5+wELl7fW4szaUW50MppCZiq8Wc+QoZ/hriTNOJQlbyjIs/Gy/Pi/fi8MIRyD8hGJHF6AJhqUjlECEKO05OA/D2EVT+52s4UxQrXWKMBF0YQmuWq5lPUF36vPH35eyxcMcF/ay+fPSX7hy8/f//LL9cX6/q+8fMBreyYYtYTt4lJvdFlrRVoe2d9eAoCM5HOwpnscdSlwd/FcUTopxoZLLIV5dZZOGbInfOQ/WZleczuHWycaNO22iQP2Ni62c9L+V8CmQZ3utVR/UE9pBnV1MsoU3FtTKYu7pApYKcWl5c7WX35ve9l4V+6+dAGsFC7Lcnm+rJfy/pdfaG2rleX5ujwrFZvkUqMh4vNWABgWmFmDS8M1dvXUcuzFAMC9LksRZm/M7GH1nU7Ky2KHqQgjjx7X26OBcQY537tzybVzu0Q1Sp53hkrcXaAtpTWXEY0AzGC2zLxrd5nMZlYrypnd3b0nLG2055F6UKWjyin31nR5fqfqfuet6tl7S/nyF0xoTWT4WXr+/MJLe/HihQpqrZseyKDWSE33GjUJtdbn773cbCulYSPKgz/Mky9mZiqFbKUU2lAVg1GCpuabOo7QP7zZLNNZTDvavweILM7uJZj0l2B2ZXlVQrlw8tt4TBjXYg9NTOxN7kuOwjkfohH+Gysk2WVraw3eSayUotY7Zi5Waq0mkrx7ubbWmjtdz5Y712Zmd3erpMvzhYuaN6GVYkBqAlAsThbZWqxW1SY5TCy0hYAtWMxMRbHy6ve2FPcNo+EQw8wPUDoXj8yEJhkhpXWyXJqQg+0OUxsmS64T6D2nCAsP/owGOMGImwIgRvlixOsBjCYsI3Gxn+ufjDxx0Jc419wf3uG10OReluK1uftClcVa26NYlQ0LFpgtNMPzy0szs3Vxd5APcoe4lJ4NHAn3u8vS6gNENV9LefXqNY3toYIsFy53y7Zt5XJZyuLu8K2Q7jUqVrzVUgoEMzM4QsHbEgf0Mjkj1Sbn1ELvUJN6/xJxhLxzkoUDX0gyY+uABjPz5qWUttViBmPX1Uaot82PJMBEbE4RKx145uwoNgyYST7d0jBMkJOU0XlUbsVIWileZGYyohwOP3WXhTD1ZPqM3QsQInvjYSFLXLr87GcCzYz0Gm82UETASrgLAGBeSllsDWDxCmSxx1mIlihdUzXmMerS9kLKPbR+QkPOJcXVyN08h46fnLgXchkxunzmhd7ENpIfl/WepHxagoCZLZe1Ya/vi7t8nBPt7gshY22+ivHyvGj15h3B6vUpxUhG1oElXqbCIptysvf26P7HCKyJ9F7InrcTQDQ7BAtOkmBuNguudMG5ZVpHQ2utsARBRY5i8tsOnamnACd6OlcHJOmq+CXeA5L1f/w1dN28t78oJIjLmZfYH2pRERMZBMDUeTRmI9DD2q2/lqyY6jjcaHJ5JEe7ICGNFiRc3CTB6Q0ADEaxNdkSZHv7iPxsWxdfe0nDYOspKiSht2+KivFDVOqMhrxnM4NYcinV1QstsnK+1s84VlzlyXXVKCr4o3DXNAI8PMTVSNpSXIpCxJHMkZmJoszd4+i1kt3SpUSRnLRihLtoAXq6uxWKJSK8Vsy3amZ1uzczmFmxpNdus/WIqO5A4Mjsn8h8RHEimnn+/YCGUopvTtJbnB6lZ9k33tux03vbs+d2lVOdy5yqYucSdGewrIsNTS6pPbSpFeZdFCVpawAaD/kMRcMINFIR9DVy27Z5wYRIYM5Q5rTzLStzYSggeGfPWmuSt1YlrlhO28kf5pZDH0dyH0cx3luJcIZs+xa6Ork+ghj0FVKyteZNS67HvhIpp3NDOayYsZ2l6mSOYnvtkI+29Bqpi0xKUpcq/fCP9Zagcfpx2iHuAf1Q40XsLUFRrJ8XTz1ffDazH9ZdHCuSxvFvkmQbkoPL7XxJ4uz9VOTQwLv0lnrd6gTF/H0q+R0NZuYCzJo7jKaDTTJA1CMEnYiOrTlzbwkm1TfxtMuTUjrcPd7kRQnTWJqxH5LuM8ZgpE9dGodQ4JFIpsEgyGEo3iIcaTRIqlGqdVRF7t4gc5A00KzUh4fw4Un2boalRzNbjVTKTojxvogJ53AmHIia1AyoXgDgApSN12492pVukNTLkHukc28DC2C08juc3MNRMZx4FukldhMNJ1KaQk6z6+y4MdZa1rAa1Frnkm3bgvdba23bvIHkEvIHZUpndw8PKV5prBnSGky5WolOQsEH0cN2UKsBwDg1PLlhZ+sdDcTezfEQXp34mESZJUqUDbTrZg2ZBgMoSODOgmI+7MSrc5O8VTaZcTCvd2q66Bi2R8ai97LDsm3bDLAvyxL3LcuiHGtLCZUD1AaEEJ2Ex8v/lmVpra1l2baNY2Z337y6uznWcgF6VUcHa9pzEG58DD1wDaioj+rnDZKfG+tZylWXgN/4xn+OTz/63rcwKpmULLOg+2sBx2Qdz3iLhknKK+stFhH7yFvKuJzOQWgblygtZiSrpNa4n1xPUX71Utch5W83WB203lGe9eosDsq8O2aI3PJ+pmpX73boIHIitQmuDvzox9Krux83WLuDqiHvBkwBIHIzvsMLvWi3V4vkQDwy36QlxnKUVPEMVe0rHvmlMNscbaqWZVlqrfE+SCMj3ce5bPfW4lztXvTGoSTnsjlKuwz9SIBfucTzBWKT6ycBnWgr91M6EBNBRF0h4is4Arxd1D9+IHeQ8J68bBIPraauwDo2lo/l7ngaLDI32XF8DK1P/HHk7Ehe1jt3r1VV6oUMNPpCW9z9YasDa9bg7snwcIfDyBr5kpExyS20tvrg7hqV5JMtSlkulwtLf0NMF0o9Jz+zuqEfdrhPlktUO0SxaZ+niwQAh2PYZzQEIFqNvj9d1PAg+g/xkJMawDCow6Q5ycozyRwdvWnMBDq3bQvNvK6XyWetNdJGk9e+ryhLWKYp0jvSDZ2RiGbG3cLDIGml1Frdfdu2dV1ba+3BAZR1sdXKsrS2nWhl5/guXHeHINPf/NNsDposoLc4nh5Opm9JwgSxyDAir1nsRpQ/+7ccxz3n1xmj3+m99xMPMww9KO1srW2vNwB3l2ckZj42knbWjOSFz7ZtY6Naa60ZC0Gtxd2XtTf487YBoAxOjOIEA9XQvMmhKrlqrT3KLWtblQSVygbjencH9WjotNRP0YFSiozTFyF3YRVx74l4ke6CyYpZRLeuHJIDGjLZdpHdTZEz5nUk53lvJo1OCvn1X0cqOBBRYu/aNvNSSpmhIffmHu9rWbw2yNQEdYOkPvQ+llCsJ54Svm5oDknegwrNJdValXI40WDeLuu6rstlqeEVstPWlLp5v3OP6EUnTZKMQnhfHmUtRhIOKGzyr/7OoRLgBhom2q8bxESs08+uHybCJgSVjhfOYzwcRn07Bn/i3x7jjKM4BTNUDmDb2vQTF1slbFvbtmbyQR+lJ22MvkWITQirJooIxxme+aE1elWP0AJgMzMY18ulXJZ1XbGyhuCyHQ2ZFczMoSYfEcb91XXZGOFocBe5HFsO/R3fjAbD7qNPigZ6WeGk+kkOmQlihOs0uTJpl6OPgx4R4mDpRebuvjWSlM0+9u4ubbVWwnxr8z2ExrCtI/0ZtUbNLGR3HLPRpCUI3lyuWl2CR2EGPUhk+nEEaTI7vTIw6nh2TVNrBbSua9dKERMcTkbsvSu8dcGVgnwUDTyaQBNeSezc6JudL56fM/NmeZqPQZwu6Mi27ut3HdOFjAi22uSKqBchbyAxXl/rMoBu04eQh36cdBrp/Vqbmj+8fqi1Nn/QKLJfLiV6azdvbMkhH3ZgaxtnTwd3G84HSSeiwWOiyOnfeSjoX//t338MATfQgCRMMuUO4d4AKL0meAIRqYYna4t8WWia/gt9uA2I9EpvkFkaicUufr95bZsHW6hXHzkpK7aQlNf5iFJWku61bnFYKr2itxDYTVLf6uvXr7b60Fpb7paXL19eXiyllHJZbClanE5HK4D3eo6goVTL1E1Yv1xWJ7b00gGSLGGsWpUjIkvlEMt5bJx19v/89jdD5HWApgOX8WPPkMzeBCn8u9tXKd4Xo2vaGey1xGQRETKTVDeXZFiwtfbQ7u83swWubauUSTL2d2KF3Tk6MsX8gw7Qck9LjbFtW71/kJrg67revVhfvHhR7grJcjEAXiSpqReFkrshlBV19dZPdBEAekm16pTAZhZ5+698/bZCvh5XSsOsqllkAYcEjw0VW0MChB+LUCel+BA4J4Mq4y92skSLPbK1PZ4IuhldjUZZdXdSjXDz5W5xh+RlWeTeNhlhZhHm4zCOzTgP4bo7HAUlwqGtbXvUvXkpLMvFVizLwpVciRVWrJVQAIJEWO8ko7a/nyaK0tBNVY66pklwLGVKkIbGecbk46EhkNnD3cKoZN2fF4iZ/rANTdDSy3OmkZrl/nQv/MhhGIeEs9pnkaHQgaYaUfFeW9ik3vB2vj8u7jXAa+X01VPe26xXybtXGdY7u1wuWLFc1tBGw7oDIys0mlVM/p5MH9hStME6ADrqfVJ177uMR6/+4Xe+5aNXfeyq9GBD+P37e0A4cgzdqNAhVJ5Wvw8lUYv8gtOoWkQcPXOyoGHbNlXS2SrqthVb2+beC1Li5RXKzDHqM7qkAmDrUkpxr+6+3hUWrOvKFcuyRAlI9W2AEhN5GKHTDvohUZ0HtQfga7//R+8E9OvxeD+lxVR7yTQaGC+AIdf1YOMieQY9iHQ0Z3fQJ+u7P+LIAUjNGswCJJL6wQpar3SCsNoS3pzgRmq4hV3rwAhYNNzsqYhIiK5NzRZb7mxdV+sHER9aaxNzR3I5x+xkjAKfw2WPdDF8p/EoGqYYQWfJHqyBdXtHkkC0PQI8oRkfjsbuHlc58UfeUtzYK50IgxAHK+LgQIWtpVZHxVIgL60191aKoUx+xV28dHGUxZuRRhDFymVdN9/KpbDQ2TuKgYhyMXQ+mCXV+yGRCK6N39WjdT0+9smx8Dgavva73dT90fe/EwRnLK21VtsIN5qZxXEJ8pD9v4YvToGQZMXy5gUxjAQKl/B4RTdxLfagBheXUgrRhrXmsQzZAjPKKYVKR9RmwxqXYoLIrfWUsxUifLPhbc/CHyyjHALgXiwzXo4x1vzxYZ/GW7xGowBuYX7TYL12sT9+vlttQnBCv0N5sMiu7sgZCnb3WVqpEQ0kSRRhHJ6gIltiiC4auLMS4QyKi3qMfeHSWlts6eZN89Ir0iWLoDedFYUsqFvthwFYEFGgMUCwV0YdylhKKTfljz+BTHpcRV+Pv/7+twFQ0cPJDeGjltaa6l4VcNINSoeu5lQj9NijbNGIAckYW8plmlUYqPXUYL1bBP3QzpKRPSnD3dH8crlIvL+/j3NzMgUR9A5ZYdqVvvggi1B1KLtQihelR+BF6ork337jTz4p+Md4hzfkRm1W2yqnOwYhXsE6CF/DVZ4m6dQQ07Kcf41T2t0nmrXMJEZWclebXT/t03am6ZrrRhebiBHZ0mu2S6F73TbnUsqy3FLIe9i4i9n+FJEjDAPEXVdFdJ90vAMa+mGNZhPQ7h5x9RbcPFLWvJKe1wocA6yeaqHj4tYatMcAJivkr/MRRsJTW0/SEguiWGsVqYG7u9tYYVwfHIArNJAegdr59l7rJuyhzv5JxhOg9Uff/k639wUAtdZyPEuMIxrm1+hgMe1xDDJ3IN5j5/MwhNRr5YZRy1GHYKNDOFJnTwARF2EqNqXLzBp0ebbGNRMN8WLXhvRWG6CfzAhWHAenSML4xlDdu453e233zXGi02n7X1sREyW9z3d6EauG82FmcqcJ3NN2wB46Bvd+h0hybyKy32XC6CUmea2VLGi969iUjUKLpcxKnonI/iadPEYpxicH2mk8ARp2c2gUQz62zLR5SAqPbHKDmUXRemhOB9DfGbpXMXU5NmKOJ/YKBAfdhmzZAisjLd0jLktXHvPGrgSSWcFRa4QSZXuRmHp6BMR4AjTsUgJSzwh6Vn+TbDMJh8c7b48flYJLM94ep6NMu41USumJPKnWulxKT/OwpzNba7QSNpgkmNlS2lb7ebKjJ19KaZ2HDACLeWuKY0VAP/ZA0vhYCvOTj6fghkUjFBiVqQdFHfxRaAKcjk7UGInCQ04qwlaLmR8PNkkho0RyMXNvvTYCKuuhsHOavK7NCiWP/rCSWMBeQ6dIMYnOZGU5947tJCs2M6N9zGjdO40nQAO7AUcGBDjyUIcLfJaqnUygzCJbawCWZbFT2m7YrOUYP89WUxZQmJVRya+c7BiREgxzAEA03ptsHWNWQ3/t6580cvfG8TRCKT5EHLKh74pdLgOjpYnGu98zB7QE6HmOO5NehrJIpR+BnfOmyXuNocNUxboLQiLOZEZzNqBE4Sg5sgV7QcKnPZ4ADfv7CQyQCqPZxIi3jNwR2L2tMICQEt1zq5aac8TY7ZaDeYNs1fgAK6MGZlT/h9YdAbhuEHHc2CvmbTgQQCDGLM4rTnPss0DDUz7jJ//t+5LUPMrw4rBi1O/0g1zjOOZhBdPIGbV7swtcZposi+aNeZ6cWZrT6nhSiOOEkqTf+IM/Piz+L74bhkMbrSi+8ju/94TA+ejxFNwwRic+k4uO/pLuaOUaDcssEdeeK2a/k8XmSaL+8tnUOT3AOs2nrJbjsyNM2aHbUwgkS7AmsVy19hysg5GJuv2S8k9tPCUaegs+knREzJnGXg0GpFpojgt17LCIEZvrcmm8OkxSP8aculbu8mpv3ZUKczjq+AHM60nj7TddfuXrT+wYv9N4Wm7oVAmAZmVUNZtMTnfv3fBcs3c5LXqZ9NrvYKCH9lBG3w9yHFawXf1OLT3mCMe4tdY06nYPNnFfYPQhlka7g1+c8ZRo0AiNKfUv7pLaROhwZu8q1DFp3Mzy20xOFmf+fUinRlJxTmkohokwnmytY27qF2Q8PVH8zV9+H75D2YfdMkXKjLVhOLGn+oHIEyABDskwzRo4Lmg4+OddLCYPIP70Warcdx1PqhsAdI+3q7yd6JJw4DheZ0lzjksGrIvN0NOQYFONnrWuJWK3aJmXE3nkiE394o6nRwPgZNHjlmUGIoZLseveSBw9OvUwq8Ki2bvy7mqAI8I6lLT0KTD9046nRwN7Flfi1fHfN43dzgEwyFxpnPhgyp89+CN99XO1eT7eeHo0+DjfiqicH7gI55fZjuw3nIv1c9CJ6X0JvRIQwCFHRkMj1X33X3S6vz0+i1X/5AffzaZRVpuYwD1aQTgS/smy2oN04xeSX/vUotCfwfg0dMONkW2e/OFdZ+i3Y3eSP95sv2jjM0IDki0fI9ud84KThZr/pJ4C6q8AzFi56RX/8xr/D5wwIeNsabrkAAAAAElFTkSuQmCC",
      "text/plain": [
       "<PIL.Image.Image image mode=RGB size=130x130>"
      ]
     },
     "execution_count": 111,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "my_image"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 112,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model: \"model_17\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_18 (InputLayer)       [(None, 130, 130, 3)]     0         \n",
      "                                                                 \n",
      " conv1 (Conv2D)              (None, 128, 128, 32)      896       \n",
      "                                                                 \n",
      " pool1 (MaxPooling2D)        (None, 64, 64, 32)        0         \n",
      "                                                                 \n",
      " conv2 (Conv2D)              (None, 62, 62, 9)         2601      \n",
      "                                                                 \n",
      " pool2 (MaxPooling2D)        (None, 31, 31, 9)         0         \n",
      "                                                                 \n",
      " conv3 (Conv2D)              (None, 29, 29, 1)         82        \n",
      "                                                                 \n",
      " pool3 (MaxPooling2D)        (None, 14, 14, 1)         0         \n",
      "                                                                 \n",
      " flatten_17 (Flatten)        (None, 196)               0         \n",
      "                                                                 \n",
      " dense (Dense)               (None, 13)                2561      \n",
      "                                                                 \n",
      " dropout_17 (Dropout)        (None, 13)                0         \n",
      "                                                                 \n",
      " output (Dense)              (None, 1)                 14        \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 6,154\n",
      "Trainable params: 6,154\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 113,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(130, 130, 3)"
      ]
     },
     "execution_count": 113,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "img_array = image.img_to_array(my_image)\n",
    "img_array.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 114,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 0s 48ms/step\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "array([[0.50047284]], dtype=float32)"
      ]
     },
     "execution_count": 114,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "img_array = np.expand_dims(img_array,axis=0)\n",
    "model.predict(img_array)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 123,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_18, layer type: InputLayer, input shapes: [[None, 130, 130, 3]], output shape: [None, 130, 130, 3]\n",
      "Layer name: conv1, layer type: Conv2D, input shapes: [[None, 130, 130, 3]], output shape: [None, 128, 128, 32]\n",
      "Layer name: pool1, layer type: MaxPooling2D, input shapes: [[None, 128, 128, 32]], output shape: [None, 64, 64, 32]\n",
      "Layer name: conv2, layer type: Conv2D, input shapes: [[None, 64, 64, 32]], output shape: [None, 62, 62, 9]\n",
      "Layer name: pool2, layer type: MaxPooling2D, input shapes: [[None, 62, 62, 9]], output shape: [None, 31, 31, 9]\n",
      "Layer name: conv3, layer type: Conv2D, input shapes: [[None, 31, 31, 9]], output shape: [None, 29, 29, 1]\n",
      "Layer name: pool3, layer type: MaxPooling2D, input shapes: [[None, 29, 29, 1]], output shape: [None, 14, 14, 1]\n",
      "Layer name: flatten_17, layer type: Reshape, input shapes: [[None, 14, 14, 1]], output shape: [None, 196]\n",
      "Layer name: dense, layer type: Dense, input shapes: [[None, 196]], output shape: [None, 13]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 13]], output shape: [None, 1]\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_18, layer type: InputLayer, input shapes: [[None, 130, 130, 3]], output shape: [None, 130, 130, 3]\n",
      "Layer name: conv1, layer type: Conv2D, input shapes: [[None, 130, 130, 3]], output shape: [None, 128, 128, 32]\n",
      "Layer name: pool1, layer type: MaxPooling2D, input shapes: [[None, 128, 128, 32]], output shape: [None, 64, 64, 32]\n",
      "Layer name: conv2, layer type: Conv2D, input shapes: [[None, 64, 64, 32]], output shape: [None, 62, 62, 9]\n",
      "Layer name: pool2, layer type: MaxPooling2D, input shapes: [[None, 62, 62, 9]], output shape: [None, 31, 31, 9]\n",
      "Layer name: conv3, layer type: Conv2D, input shapes: [[None, 31, 31, 9]], output shape: [None, 29, 29, 1]\n",
      "Layer name: pool3, layer type: MaxPooling2D, input shapes: [[None, 29, 29, 1]], output shape: [None, 14, 14, 1]\n",
      "Layer name: flatten_17, layer type: Reshape, input shapes: [[None, 14, 14, 1]], output shape: [None, 196]\n",
      "Layer name: dense, layer type: Dense, input shapes: [[None, 196]], output shape: [None, 13]\n",
      "Layer name: output, layer type: Dense, input shapes: [[None, 13]], output shape: [None, 1]\n",
      "Creating HLS model\n",
      "WARNING: Cannot use \"Latency\" model strategy for conv1 layer. Switching to \"Resource\" strategy.\n",
      "WARNING: Invalid ReuseFactor=2458 in layer \"conv3\".Using ReuseFactor=81 instead. Valid ReuseFactor(s): 1,3,9,27,81.\n",
      "WARNING: Invalid ReuseFactor=2458 in layer \"dense\".Using ReuseFactor=2548 instead. Valid ReuseFactor(s): 1,2,4,7,14,28,49,98,196,2548.\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/ayush/vivado_2019/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/ayush/vivado_2019/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'ayush' on host 'binodssd' (Linux_x86_64 version 5.19.0-45-generic) on Fri Jul 07 02:29:42 IST 2023\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/ayush/lasthls4ml/malaria_tf/normal_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C SIMULATION *****\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../../myproject_test.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "0.5 \n",
      "INFO: Saved inference results to file: tb_data/csim_results.log\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "***** C SIMULATION COMPLETED IN 0h0m10s *****\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:69\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:73\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 939.125 ; gain = 524.027 ; free physical = 10950 ; free virtual = 111390\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 939.125 ; gain = 524.027 ; free physical = 10950 ; free virtual = 111390\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:88) in function 'void nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>' (firmware/nnet_utils/nnet_activation_stream.h:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>' (firmware/nnet_utils/nnet_activation_stream.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:297).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config10>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 940.773 ; gain = 525.676 ; free physical = 10831 ; free virtual = 111288\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 940.773 ; gain = 525.676 ; free physical = 10824 ; free virtual = 111281\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:84) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 144-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 208-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 144-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 208-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 144-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>'.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:13:43).\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:181) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 127.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 287.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 288.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 288.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 13.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w8.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w12.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w8.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w12.V' : incorrect reshape factor 1.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:84) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:8) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:51) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:55) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:39) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:43) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:63) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:67) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:76) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:80) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:47) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:71) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_18.V.data.V' (firmware/myproject.cpp:7) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.11' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.2'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv_stream.h:214:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.13' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:63) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:67) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:71) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_18.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>'\n",
      "\t 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:101:1) in function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>'... converting 28 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>'... converting 40 basic blocks.\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.81i16P.i7' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...12 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...847 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...2583 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 7915.148 ; gain = 7500.051 ; free physical = 7695 ; free virtual = 108132\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' : \n",
      "\n",
      "more than one sub loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>' to 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15>' (firmware/nnet_utils/nnet_activation_stream.h:80:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' to 'relu<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' to 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' to 'relu<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' to 'relu<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,13u>,relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' to 'pooling2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' to 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' to 'dense<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,13u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' to 'dense<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config14>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' to 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,9u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>'.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:57 ; elapsed = 00:03:00 . Memory (MB): peak = 7915.148 ; gain = 7500.051 ; free physical = 7687 ; free virtual = 108141\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,9u>,config5>' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,relu_config6>' to 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,config7>' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,relu_config9>' to 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,13u>,config12>' to 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,13u>,relu_config13>' to 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config14>' to 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15>' to 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 183.13 seconds; current allocated memory: 560.723 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.29 seconds; current allocated memory: 575.862 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 576.915 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 578.167 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 581.214 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 585.164 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.69 seconds; current allocated memory: 631.500 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 54.38 seconds; current allocated memory: 679.795 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 15.53 seconds; current allocated memory: 681.426 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 681.837 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 682.843 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 684.140 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 687.209 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 700.947 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 701.111 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 701.230 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 701.550 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 701.872 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 704.055 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 708.750 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 711.157 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 715.147 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,13u>,relu_config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 715.329 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 715.849 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 716.138 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 716.456 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 716.583 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 716.866 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 716.995 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 717.183 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 718.131 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.59 seconds; current allocated memory: 727.415 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufcud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufeOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufg8j' due to the length limit 80\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 755.410 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.9 seconds; current allocated memory: 814.318 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_127' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Aem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Bew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_CeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_DeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Ee0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Ffa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Gfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Hfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_IfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_JfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_KfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Lf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Mgi' due to the length limit 80\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_6_1_1': 32 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 824.822 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_147' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_156' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_175' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_266' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_0' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_1' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_1' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_2' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_2' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_3' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_3' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_4' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_4' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_5' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_5' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_6' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_6' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_7' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_7' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_8' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_8' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_9' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_9' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_10' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_10' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_11' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_11' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_12' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_12' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_13' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_13' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_14' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_14' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_15' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_15' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_16' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_16' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_17' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_17' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_18' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_18' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_19' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_19' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_20' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbrm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_20' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_21' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbtn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_21' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_22' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_22' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_23' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_23' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbyn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_24' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_24' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_25' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_25' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbCo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_26' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_26' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_27' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbFp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_27' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbGp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_28' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_28' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_29' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_29' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbKp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_30' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_30' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_31' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbNq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_31' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbOq' due to the length limit 80\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.73 seconds; current allocated memory: 934.292 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 26.63 seconds; current allocated memory: 1.094 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubQq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubRq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubSr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_4' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubTr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_5' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubUr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_6' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubVr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_7' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubWr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_8' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubXr' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_6_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 1.097 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_0' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_1' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbZs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_2' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb0s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_3' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb1s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_4' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb2s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_5' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb3s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_6' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb4t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_7' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb5t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_8' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb6t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_0' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb7t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_1' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb8t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_2' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb9t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_3' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcau' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_4' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcbu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_5' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffccu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_6' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcdu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_7' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffceu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_8' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcfu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_94_16_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 1.105 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 1.117 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_3' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' is 6272, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_1682_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_1682_p6 == 1'd0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9s_16s_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_134_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1968_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 1.124 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 1.156 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 1.158 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 1.159 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.160 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_18_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_18_V_data_1_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_18_V_data_2_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer15_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_U0' to 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_U0' to 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 1.167 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 240.62 MHz\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_U(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0_U(start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv_U(start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0_U(start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0_U(start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ_U(start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0_U(start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv_U(start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0_U(start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_U(start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:10 ; elapsed = 00:06:23 . Memory (MB): peak = 7915.148 ; gain = 7500.051 ; free physical = 7568 ; free virtual = 108088\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h6m11s *****\n",
      "***** C/RTL SIMULATION *****\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port input_18_V_data_0_V.\n",
      "ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***\n",
      "command 'ap_source' returned error code\n",
      "    while executing\n",
      "\"source build_prj.tcl\"\n",
      "    (\"uplevel\" body line 1)\n",
      "    invoked from within\n",
      "\"uplevel \\#0 [list source $arg] \"\n",
      "\n",
      "INFO: [HLS 200-112] Total elapsed time: 394.98 seconds; peak allocated memory: 1.167 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Jul  7 02:36:16 2023...\n",
      "Implementation report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "ename": "FileNotFoundError",
     "evalue": "[Errno 2] No such file or directory: 'normal_cnn//myproject_prj/solution1/sim/verilog/fifo_opt.vcd'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mFileNotFoundError\u001b[0m                         Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[123], line 26\u001b[0m\n\u001b[1;32m     23\u001b[0m cfg[\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mOutputDir\u001b[39m\u001b[38;5;124m'\u001b[39m] \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mnormal_cnn/\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m     24\u001b[0m cfg[\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mPart\u001b[39m\u001b[38;5;124m'\u001b[39m] \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mxczu7ev-ffvc1156-2-e\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[0;32m---> 26\u001b[0m hls_model \u001b[38;5;241m=\u001b[39m \u001b[43mhls4ml\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mconverters\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mkeras_to_hls\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcfg\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     30\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m----------------compilation starts-------------------\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m     31\u001b[0m hls_model\u001b[38;5;241m.\u001b[39mcompile()\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/converters/keras_to_hls.py:314\u001b[0m, in \u001b[0;36mkeras_to_hls\u001b[0;34m(config)\u001b[0m\n\u001b[1;32m    312\u001b[0m layer_list, input_layers, output_layers \u001b[38;5;241m=\u001b[39m parse_keras_model(model_arch, reader)\n\u001b[1;32m    313\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mCreating HLS model\u001b[39m\u001b[38;5;124m'\u001b[39m)\n\u001b[0;32m--> 314\u001b[0m hls_model \u001b[38;5;241m=\u001b[39m \u001b[43mModelGraph\u001b[49m\u001b[43m(\u001b[49m\u001b[43mconfig\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mreader\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mlayer_list\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43minput_layers\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43moutput_layers\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    315\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m hls_model\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/model/graph.py:358\u001b[0m, in \u001b[0;36mModelGraph.__init__\u001b[0;34m(self, config, data_reader, layer_list, inputs, outputs)\u001b[0m\n\u001b[1;32m    355\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_make_graph(layer_list)\n\u001b[1;32m    357\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m flow \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mconfig\u001b[38;5;241m.\u001b[39mflows:\n\u001b[0;32m--> 358\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mapply_flow\u001b[49m\u001b[43m(\u001b[49m\u001b[43mflow\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/model/graph.py:416\u001b[0m, in \u001b[0;36mModelGraph.apply_flow\u001b[0;34m(self, flow, reapply)\u001b[0m\n\u001b[1;32m    413\u001b[0m         \u001b[38;5;28;01mreturn\u001b[39;00m\n\u001b[1;32m    415\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_applied_flows\u001b[38;5;241m.\u001b[39mappend(applied_flows)\n\u001b[0;32m--> 416\u001b[0m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_apply_sub_flow\u001b[49m\u001b[43m(\u001b[49m\u001b[43mflow\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mapplied_flows\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/model/graph.py:428\u001b[0m, in \u001b[0;36mModelGraph._apply_sub_flow\u001b[0;34m(self, flow_name, applied_flows)\u001b[0m\n\u001b[1;32m    425\u001b[0m         \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_apply_sub_flow(sub_flow, applied_flows)\n\u001b[1;32m    427\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mlen\u001b[39m(flow\u001b[38;5;241m.\u001b[39moptimizers) \u001b[38;5;241m>\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[0;32m--> 428\u001b[0m     applied_passes \u001b[38;5;241m=\u001b[39m \u001b[43moptimize_model\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mflow\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43moptimizers\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    429\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    430\u001b[0m     applied_passes \u001b[38;5;241m=\u001b[39m \u001b[38;5;28mset\u001b[39m()\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/model/optimizer/optimizer.py:312\u001b[0m, in \u001b[0;36moptimize_model\u001b[0;34m(model, passes)\u001b[0m\n\u001b[1;32m    310\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m opt_name, opt \u001b[38;5;129;01min\u001b[39;00m optimizers\u001b[38;5;241m.\u001b[39mitems():\n\u001b[1;32m    311\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28misinstance\u001b[39m(opt, ModelOptimizerPass) \u001b[38;5;129;01mand\u001b[39;00m opt_name \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;129;01min\u001b[39;00m applied_passes:\n\u001b[0;32m--> 312\u001b[0m         res \u001b[38;5;241m=\u001b[39m \u001b[43mopt\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mtransform\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    313\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m res:\n\u001b[1;32m    314\u001b[0m             applied_passes\u001b[38;5;241m.\u001b[39madd(opt_name)\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/backends/vivado/passes/fifo_depth_optimization.py:81\u001b[0m, in \u001b[0;36mFifoDepthOptimization.transform\u001b[0;34m(self, model)\u001b[0m\n\u001b[1;32m     73\u001b[0m     vars_to_profile \u001b[38;5;241m=\u001b[39m {\n\u001b[1;32m     74\u001b[0m         k: v\n\u001b[1;32m     75\u001b[0m         \u001b[38;5;28;01mfor\u001b[39;00m k, v \u001b[38;5;129;01min\u001b[39;00m model\u001b[38;5;241m.\u001b[39moutput_vars\u001b[38;5;241m.\u001b[39mitems()\n\u001b[1;32m     76\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m v \u001b[38;5;241m!=\u001b[39m model\u001b[38;5;241m.\u001b[39mget_output_variables()[\u001b[38;5;241m0\u001b[39m] \u001b[38;5;129;01mand\u001b[39;00m v \u001b[38;5;241m!=\u001b[39m model\u001b[38;5;241m.\u001b[39mget_input_variables()[\u001b[38;5;241m0\u001b[39m]\n\u001b[1;32m     77\u001b[0m     }\n\u001b[1;32m     79\u001b[0m     set_big_fifos(vars_to_profile, profiling_fifo_depth)\n\u001b[0;32m---> 81\u001b[0m data \u001b[38;5;241m=\u001b[39m \u001b[43mget_vcd_data\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     83\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mlen\u001b[39m(data[\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mchildren\u001b[39m\u001b[38;5;124m'\u001b[39m]) \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[1;32m     84\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\n\u001b[1;32m     85\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFIFO depth optimization found no FIFOs implemented using BRAMs in the design, no optimization is possible.\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m     86\u001b[0m     )\n",
      "File \u001b[0;32m~/.local/lib/python3.10/site-packages/hls4ml/backends/vivado/passes/fifo_depth_optimization.py:29\u001b[0m, in \u001b[0;36mget_vcd_data\u001b[0;34m(model)\u001b[0m\n\u001b[1;32m     26\u001b[0m model\u001b[38;5;241m.\u001b[39mwrite()\n\u001b[1;32m     27\u001b[0m model\u001b[38;5;241m.\u001b[39mbuild(reset\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m, csim\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m, synth\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m, cosim\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m, validation\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m, export\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m, vsynth\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mFalse\u001b[39;00m, fifo_opt\u001b[38;5;241m=\u001b[39m\u001b[38;5;28;01mTrue\u001b[39;00m)\n\u001b[0;32m---> 29\u001b[0m \u001b[38;5;28;01mwith\u001b[39;00m \u001b[38;5;28;43mopen\u001b[39;49m\u001b[43m(\u001b[49m\n\u001b[1;32m     30\u001b[0m \u001b[43m    \u001b[49m\u001b[43mmodel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mconfig\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mget_output_dir\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     31\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m/\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\n\u001b[1;32m     32\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[43mmodel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mconfig\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mget_project_name\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     33\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m_prj\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\n\u001b[1;32m     34\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43m/solution1/sim/verilog/fifo_opt.vcd\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\n\u001b[1;32m     35\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m \u001b[38;5;28;01mas\u001b[39;00m vcd_file:\n\u001b[1;32m     36\u001b[0m     vcd \u001b[38;5;241m=\u001b[39m VcdParser()\n\u001b[1;32m     37\u001b[0m     vcd\u001b[38;5;241m.\u001b[39mparse(vcd_file)\n",
      "\u001b[0;31mFileNotFoundError\u001b[0m: [Errno 2] No such file or directory: 'normal_cnn//myproject_prj/solution1/sim/verilog/fifo_opt.vcd'"
     ]
    }
   ],
   "source": [
    " \n",
    "import hls4ml\n",
    " \n",
    "hls_config = hls4ml.utils.config_from_keras_model(model, granularity='name')\n",
    "hls_config['Model']['ReuseFactor'] = 2458\n",
    "hls_config['LayerName']['conv1']['Strategy'] = 'Latency'\n",
    "hls_config['LayerName']['conv2']['Strategy'] = 'Latency'\n",
    " \n",
    "hls_config['LayerName']['pool1']['Strategy'] = 'Latency'\n",
    "hls_config['LayerName']['pool2']['Strategy'] = 'Latency'\n",
    " \n",
    "\n",
    "hls_config['Model']['Precision'] = 'ap_fixed<6,2>'\n",
    "hls_config['LayerName']['output']['Strategy'] = 'Stable'\n",
    "#plotting.print_dict(hls_config_aq)\n",
    "hls_config['Flows'] = ['vivado:fifo_depth_optimization']\n",
    "hls4ml.model.optimizer.get_optimizer('vivado:fifo_depth_optimization').configure(profiling_fifo_depth=100)\n",
    "\n",
    "\n",
    "cfg = hls4ml.converters.create_config(backend='Vivado')\n",
    "cfg['IOType'] = 'io_stream'  # Must set this if using CNNs!\n",
    "cfg['HLSConfig'] = hls_config\n",
    "cfg['KerasModel'] = model\n",
    "cfg['OutputDir'] = 'normal_cnn/'\n",
    "cfg['Part'] = 'xczu7ev-ffvc1156-2-e'\n",
    "\n",
    "hls_model = hls4ml.converters.keras_to_hls(cfg)\n",
    " \n",
    " \n",
    "\n",
    "print(\"----------------compilation starts-------------------\")\n",
    "hls_model.compile()\n",
    " \n",
    "print(\"----------------compilation done-------------------\")\n",
    "\n",
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 124,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/ayush/vivado_2019/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/home/ayush/vivado_2019/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'ayush' on host 'binodssd' (Linux_x86_64 version 5.19.0-45-generic) on Fri Jul 07 02:37:16 IST 2023\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.2 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/ayush/lasthls4ml/malaria_tf/normal_cnn'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:69\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:73\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:65:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:86:77\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 939.125 ; gain = 524.027 ; free physical = 10901 ; free virtual = 111353\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 939.125 ; gain = 524.027 ; free physical = 10901 ; free virtual = 111353\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'void nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:88) in function 'void nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>' (firmware/nnet_utils/nnet_activation_stream.h:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>' (firmware/nnet_utils/nnet_activation_stream.h:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config8>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:286).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:297).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config10>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:19).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 940.773 ; gain = 525.676 ; free physical = 10782 ; free virtual = 111250\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.773 ; gain = 525.676 ; free physical = 10771 ; free virtual = 111239\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:84) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 144-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 208-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 144-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 208-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 16-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 512-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 144-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>'.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_latency.h:13:43).\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:181) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 127.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 287.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 32.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 288.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 288.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' completely with a factor of 9.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 13.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 13.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w8.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w12.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w8.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w12.V' : incorrect reshape factor 1.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:84) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:8) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:51) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:55) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:39) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:43) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:63) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:67) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:76) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:80) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:47) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:71) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_18.V.data.V' (firmware/myproject.cpp:7) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:32) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.11' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.2'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_conv_stream.h:214:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.13' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b12.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:63) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:67) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:71) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_18.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 13 process function(s): \n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>'\n",
      "\t 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:101:1) in function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>'... converting 28 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>'... converting 97 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>'... converting 40 basic blocks.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.81i16P.i7' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:56->firmware/nnet_utils/nnet_dense_resource.h:253->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:17:1)...12 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...847 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...2583 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 7928.180 ; gain = 7513.082 ; free physical = 7585 ; free virtual = 108072\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>'.\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81:69) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' : \n",
      "\n",
      "more than one sub loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::sigmoid<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config15>' to 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15>' (firmware/nnet_utils/nnet_activation_stream.h:80:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, relu_config6>' to 'relu<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' to 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, relu_config9>' to 'relu<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, relu_config13>' to 'relu<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,13u>,relu_config13>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config7>' to 'pooling2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config10>' to 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config12>' to 'dense<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,13u>,config12>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config14>' to 'dense<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config14>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_conv_stream.h:1:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 9u>, config5>' to 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,9u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>'.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>': loop nest is not flattened.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 7928.180 ; gain = 7513.082 ; free physical = 7576 ; free virtual = 108069\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,32u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,9u>,config5>' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,relu_config6>' to 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,9u>,config7>' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,9u>,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,relu_config9>' to 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config10>' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config12>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,13u>,config12>' to 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,13u>,relu_config13>' to 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config14>' to 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15>' to 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 172.09 seconds; current allocated memory: 560.076 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.32 seconds; current allocated memory: 575.235 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.63 seconds; current allocated memory: 576.352 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 577.600 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 580.663 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 584.620 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.6 seconds; current allocated memory: 630.933 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 55.13 seconds; current allocated memory: 679.274 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 16.01 seconds; current allocated memory: 681.093 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 681.501 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 682.535 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 683.834 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'KernelShiftWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 686.889 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 700.625 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 700.792 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 700.911 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 701.234 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 701.553 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 703.720 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 708.414 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 710.821 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 714.810 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,13u>,array<ap_fixed<16,6,5,3,0>,13u>,relu_config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 714.993 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 715.516 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config14>'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 715.802 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 716.119 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 716.216 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 716.499 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config15>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 716.613 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 716.802 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 717.764 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 6.61 seconds; current allocated memory: 726.785 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufcud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufdEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufeOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufg8j' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.66 seconds; current allocated memory: 754.778 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 813.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_127' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Aem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Bew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_CeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_DeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Ee0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Ffa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Gfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Hfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_IfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_JfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_KfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Lf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_4_0_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Mgi' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_6_1_1': 32 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 824.174 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_93' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_147' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_175' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_208' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_216' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_217' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_218' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_219' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_220' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_221' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_222' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_223' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_224' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_225' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_226' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_227' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_228' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_229' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_230' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_231' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_232' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_233' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_234' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_235' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_236' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_237' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_238' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_240' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_241' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_242' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_243' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_244' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_245' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_246' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_247' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_248' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_249' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_250' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_251' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_252' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_253' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_254' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_255' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_256' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_257' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_258' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_259' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_260' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_261' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_262' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_263' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_264' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_265' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_266' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_267' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_268' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_269' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_270' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_271' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_272' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_273' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_274' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_275' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_276' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_277' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_278' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_279' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_280' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_281' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_282' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_283' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_284' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_285' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_286' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_287' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_0' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_1' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_1' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_2' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_2' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_3' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_3' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_4' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_4' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_5' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_5' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_6' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_6' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_7' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_7' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf2iS' due to the length limit 80\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_8' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_8' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_9' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_9' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_10' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_10' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf8jQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_11' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buf9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_11' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_12' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_12' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_13' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_13' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_14' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_14' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbgk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_15' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_15' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_16' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_16' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbkl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_17' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbll' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_17' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_18' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_18' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbom' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_19' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbpm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_19' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbqm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_20' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbrm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_20' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbsm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_21' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbtn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_21' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbun' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_22' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbvn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_22' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbwn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_23' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbxn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_23' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbyn' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_24' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbzo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_24' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbAo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_25' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbBo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_25' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbCo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_26' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbDo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_26' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbEo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_27' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbFp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_27' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbGp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_28' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbHp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_28' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbIp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_29' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbJp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_29' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbKp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_30' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbLp' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_30' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbMq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_0_31' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbNq' due to the length limit 80\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_buffer_Array_V_1251_31' to 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufbOq' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 8.52 seconds; current allocated memory: 933.678 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 26.91 seconds; current allocated memory: 1.093 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_35' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubQq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubRq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubSr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_4' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubTr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_5' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubUr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_6' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubVr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_7' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubWr' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_buffer_Array_V_5_0_8' to 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubXr' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_6_1_1': 9 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.096 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_0' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_1' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbZs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_2' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb0s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_3' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb1s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_4' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb2s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_5' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb3s' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_6' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb4t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_7' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb5t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_0_8' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb6t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_0' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb7t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_1' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb8t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_2' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffb9t' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_3' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcau' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_4' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcbu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_5' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffccu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_6' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcdu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_7' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffceu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffer_Array_V_2_1_8' to 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffcfu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_10s_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_94_16_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 1.104 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 1.117 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_3' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 1.118 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' is 6272, found 2 HDL expressions with this fanout: (ap_phi_mux_do_init_phi_fu_1682_p6 == 1'd1), (ap_phi_mux_do_init_phi_fu_1682_p6 == 1'd0)\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_9s_16s_22_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_134_6_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1968_16_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1.124 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 1.144 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 1.156 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 1.157 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 1.159 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 1.160 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_18_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_18_V_data_1_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_18_V_data_2_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer15_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_U0' to 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_U0' to 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1.167 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 240.62 MHz\n",
      "INFO: [RTMG 210-279] Implementing memory 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_10_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_11_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_12_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w16_d100_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_U(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0_U(start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv_U(start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0_U(start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0_U(start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ_U(start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0_U(start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv_U(start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0_U(start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_U(start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:02 ; elapsed = 00:06:14 . Memory (MB): peak = 7928.180 ; gain = 7513.082 ; free physical = 7503 ; free virtual = 108062\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h6m13s *****\n",
      "***** VIVADO SYNTHESIS *****\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado v2019.2 (64-bit)\n",
      "  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019\n",
      "  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xczu7ev-ffvc1156-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xczu7ev-ffvc1156-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 218308 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1718.352 ; gain = 216.523 ; free physical = 6951 ; free virtual = 107476\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2429]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:132]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1391]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1394]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1441]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1447]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1486]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1488]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1490]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1492]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1494]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1497]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1499]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1501]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1503]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1505]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1507]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1509]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1512]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1514]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1516]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1518]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1520]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1522]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1524]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1526]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1528]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1530]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1532]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1534]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1536]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1538]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1541]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1543]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1545]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1547]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1549]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1551]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1553]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1555]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1557]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1559]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1562]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1564]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1566]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1568]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1570]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1572]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1574]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1576]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1578]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1580]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1583]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1585]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1587]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1589]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1591]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1593]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1595]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1597]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1599]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1601]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1603]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1605]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1607]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1610]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1612]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1614]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1616]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1618]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1620]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1622]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1624]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1626]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1628]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1630]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1632]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1634]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1636]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1638]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1640]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1643]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1645]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1647]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1649]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1651]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1653]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1655]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1657]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1659]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1662]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1664]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1666]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1668]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1670]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1672]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1674]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1677]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1679]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1681]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1683]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:1685]\n",
      "INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5217]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 8 - type: integer \n",
      "\tParameter DEPTH bound to: 130 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 8 - type: integer \n",
      "\tParameter DEPTH bound to: 130 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core' (1#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' (2#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5231]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5245]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5259]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5273]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 130 - type: integer \n",
      "\tParameter AddressWidth bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5287]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_0_V_U' of component 'regslice_both' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5301]\n",
      "INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'ibuf' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (3#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-3491] module 'obuf' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]\n",
      "INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "\tParameter W bound to: 17 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (4#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]\n",
      "INFO: [Synth 8-256] done synthesizing module 'regslice_both' (5#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_1_V_U' of component 'regslice_both' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5315]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_2_V_U' of component 'regslice_both' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:5329]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s' (6#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s.vhd:132]\n",
      "INFO: [Synth 8-3491] module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0' of component 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2547]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.vhd:219]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' (7#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2752]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:219]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_0_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1018]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 128 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 128 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core' (8#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' (9#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_1_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1032]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_2_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1046]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_3_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1060]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_4_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1074]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_5_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1088]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_6_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1102]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_7_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1116]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_8_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1130]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_9_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1144]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_10_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1158]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_11_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1172]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_12_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1186]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_13_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1200]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_14_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1214]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_15_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1228]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_16_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1242]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_17_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1256]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_18_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1270]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_19_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1284]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_20_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1298]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_21_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1312]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_22_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1326]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_23_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1340]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_24_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1354]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_25_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1368]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_26_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1382]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_27_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1396]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_28_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1410]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_29_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1424]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_30_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1438]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 128 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.vhd:59' bound to instance 'line_buffer_Array_V_4_0_31_U' of component 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1452]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U102' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1466]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_6_1_1' (10#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:29]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U103' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1484]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U104' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1502]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U105' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1520]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U106' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1538]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U107' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1556]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U108' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1574]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U109' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1592]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U110' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1610]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U111' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1628]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U112' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1646]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U113' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1664]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U114' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1682]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U115' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1700]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U116' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1718]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U117' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1736]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U118' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1754]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U119' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1772]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U120' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1790]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U121' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1808]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U122' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1826]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U123' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1844]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U124' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1862]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U125' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1880]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U126' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1898]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U127' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1916]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U128' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1934]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U129' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1952]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U130' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1970]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U131' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:1988]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U132' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:2006]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_42_6_1_1' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_6_1_1.vhd:10' bound to instance 'myproject_mux_42_6_1_1_U133' of component 'myproject_mux_42_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:2024]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' (11#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.vhd:219]\n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:2957]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:150]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13482]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 64 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:90]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 64 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core' (12#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' (13#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_0_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13496]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_1_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13510]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_1_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13524]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_2_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13538]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_2_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13552]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_3_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13566]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_3_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13580]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_4_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13594]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_4_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13608]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_5_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13622]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_5_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13636]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_6_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13650]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_6_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13664]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_7_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13678]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_7_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13692]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_0_8_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13706]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' declared at '/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs.vhd:59' bound to instance 'line_buffer_Array_V_1251_8_U' of component 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:13720]\n",
      "INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 64 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s' (14#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:150]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s.vhd:81]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s' (15#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s.vhd:81]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s.vhd:81]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 62 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 6 - type: integer \n",
      "\tParameter DEPTH bound to: 62 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core' (16#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq' (17#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 62 - type: integer \n",
      "\tParameter AddressWidth bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s' (18#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s.vhd:81]\n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:57]\n",
      "\tParameter DataWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 81 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V.vhd:98]\n",
      "\tParameter DataWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 81 - type: integer \n",
      "\tParameter AddressWidth bound to: 7 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 10 - type: integer \n",
      "\tParameter AWIDTH bound to: 7 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 81 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom' (19#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V' (20#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V.vhd:98]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 31 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 31 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core' (21#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs' (22#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 31 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_94_16_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_94_16_1_1.vhd:39]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_94_16_1_1' (23#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_94_16_1_1.vhd:39]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_22_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_22_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 10 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_22_1_1_DSP48_0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_22_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_22_1_1_DSP48_0' (24#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_22_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_22_1_1' (25#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_22_1_1.vhd:44]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s' (26#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:57]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s.vhd:33]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s' (27#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s.vhd:33]\n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s.vhd:33]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressRange bound to: 29 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu.vhd:74]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "\tParameter AddressRange bound to: 29 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 29 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu_core' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu.vhd:29]\n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 5 - type: integer \n",
      "\tParameter DEPTH bound to: 29 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu_core' (28#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu.vhd:29]\n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu' (29#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu.vhd:74]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 2 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s' (30#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s.vhd:33]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s.vhd:69]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s.vhd:232]\n",
      "\tParameter DataWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 2548 - type: integer \n",
      "\tParameter AddressWidth bound to: 12 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx.vhd:76]\n",
      "\tParameter DataWidth bound to: 4 - type: integer \n",
      "\tParameter AddressRange bound to: 2548 - type: integer \n",
      "\tParameter AddressWidth bound to: 12 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx.vhd:24]\n",
      "\tParameter DWIDTH bound to: 4 - type: integer \n",
      "\tParameter AWIDTH bound to: 12 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 2548 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom' (31#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx' (32#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx.vhd:76]\n",
      "\tParameter DataWidth bound to: 9 - type: integer \n",
      "\tParameter AddressRange bound to: 2548 - type: integer \n",
      "\tParameter AddressWidth bound to: 12 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V.vhd:709]\n",
      "\tParameter DataWidth bound to: 9 - type: integer \n",
      "\tParameter AddressRange bound to: 2548 - type: integer \n",
      "\tParameter AddressWidth bound to: 12 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 9 - type: integer \n",
      "\tParameter AWIDTH bound to: 12 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 2548 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' (33#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V' (34#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V.vhd:709]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din129_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din130_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din131_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din132_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din133_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din134_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din135_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din136_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din137_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din138_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din139_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din140_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din141_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din142_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din143_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din144_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din145_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din146_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din147_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din148_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din149_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din150_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din151_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din152_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din153_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din154_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din155_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din156_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din157_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din158_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din159_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din160_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din161_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din162_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din163_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din164_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din165_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din166_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din167_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din168_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din169_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din170_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din171_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din172_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din173_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din174_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din175_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din176_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din177_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din178_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din179_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din180_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din181_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din182_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din183_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din184_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din185_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din186_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din187_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din188_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din189_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din190_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din191_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din192_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din193_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din194_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din195_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din196_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_1968_16_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1968_16_1_1.vhd:413]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din26_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din27_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din28_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din29_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din30_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din31_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din32_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din33_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din34_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din35_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din36_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din37_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din38_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din39_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din40_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din41_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din42_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din43_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din44_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din45_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din46_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din47_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din48_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din49_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din50_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din51_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din52_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din53_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din54_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din55_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din56_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din57_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din58_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din59_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din60_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din61_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din62_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din63_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din64_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din65_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din66_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din67_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din68_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din69_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din70_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din71_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din72_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din73_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din74_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din75_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din76_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din77_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din78_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din79_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din80_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din81_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din82_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din83_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din84_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din85_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din86_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din87_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din88_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din89_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din90_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din91_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din92_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din93_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din94_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din95_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din96_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din97_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din98_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din99_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din100_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din101_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din102_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din103_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din104_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din105_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din106_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din107_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din108_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din109_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din110_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din111_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din112_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din113_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din114_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din115_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din116_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din117_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din118_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din119_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din120_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din121_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din122_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din123_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din124_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din125_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din126_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din127_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din128_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din129_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din130_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din131_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din132_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din133_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din134_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din135_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din136_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din137_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din138_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din139_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din140_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din141_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din142_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din143_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din144_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din145_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din146_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din147_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din148_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din149_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din150_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din151_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din152_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din153_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din154_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din155_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din156_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din157_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din158_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din159_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din160_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din161_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din162_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din163_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din164_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din165_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din166_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din167_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din168_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din169_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din170_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din171_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din172_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din173_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din174_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din175_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din176_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din177_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din178_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din179_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din180_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din181_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din182_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din183_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din184_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din185_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din186_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din187_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din188_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din189_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din190_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din191_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din192_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din193_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din194_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din195_WIDTH bound to: 16 - type: integer \n",
      "\tParameter din196_WIDTH bound to: 8 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1968_16_1_1' (35#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1968_16_1_1.vhd:413]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_134_6_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_134_6_1_1.vhd:47]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 6 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 4 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 6 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_134_6_1_1' (36#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_134_6_1_1.vhd:47]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 9 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_9s_16s_22_1_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9s_16s_22_1_1.vhd:44]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 9 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 16 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 22 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_9s_16s_22_1_1_DSP48_1' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9s_16s_22_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_9s_16s_22_1_1_DSP48_1' (37#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9s_16s_22_1_1.vhd:14]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_9s_16s_22_1_1' (38#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_9s_16s_22_1_1.vhd:44]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s' (39#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s.vhd:232]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s' (40#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s.vhd:69]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s.vhd:105]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s' (41#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s.vhd:105]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s.vhd:69]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' (42#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:37]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s' (43#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s.vhd:69]\n",
      "INFO: [Synth 8-638] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.vhd:30]\n",
      "\tParameter DataWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.vhd:192]\n",
      "\tParameter DataWidth bound to: 10 - type: integer \n",
      "\tParameter AddressRange bound to: 1024 - type: integer \n",
      "\tParameter AddressWidth bound to: 10 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.vhd:24]\n",
      "\tParameter DWIDTH bound to: 10 - type: integer \n",
      "\tParameter AWIDTH bound to: 10 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 1024 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom' (44#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2' (45#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2.vhd:192]\n",
      "\tParameter DataWidth bound to: 16 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s' (46#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s.vhd:30]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w16_d100_A' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d100_A.vhd:31]\n",
      "\tParameter MEM_STYLE bound to: block - type: string \n",
      "\tParameter DATA_WIDTH bound to: 16 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 7 - type: integer \n",
      "\tParameter DEPTH bound to: 100 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d100_A' (47#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d100_A.vhd:31]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_shiftReg' (48#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0' (49#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_shiftReg' (50#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0' (51#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_shiftReg' (52#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0' (53#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0_shiftReg' (54#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0' (55#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv_shiftReg' (56#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv' (57#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0_shiftReg' (58#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0' (59#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0_shiftReg' (60#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0' (61#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ_shiftReg' (62#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ' (63#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0_shiftReg' (64#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0' (65#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv_shiftReg' (66#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv' (67#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0_shiftReg' (68#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0' (69#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0.vhd:66]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg' (70#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.vhd:23]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-256] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0' (71#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0.vhd:66]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (72#1) [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:35]\n",
      "WARNING: [Synth 8-3331] design sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2 has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi has unconnected port ce0\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb has unconnected port reset\n",
      "WARNING: [Synth 8-3331] design conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb has unconnected port ce0\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2203.180 ; gain = 701.352 ; free physical = 6580 ; free virtual = 107123\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2203.180 ; gain = 701.352 ; free physical = 6650 ; free virtual = 107194\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_979_reg_58994_reg[15:0]' into 'kernel_data_V_166_load_1_reg_58986_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:15439]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_607_reg_56221_reg[15:0]' into 'kernel_data_V_79_load_1_reg_56212_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:16096]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1272_reg_61069_reg[15:0]' into 'kernel_data_V_239_load_1_reg_61060_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:16348]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_974_reg_58945_reg[15:0]' into 'kernel_data_V_165_load_1_reg_58940_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:17836]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_638_reg_56453_reg[15:0]' into 'kernel_data_V_86_load_1_reg_56444_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:18898]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1005_reg_59190_reg[15:0]' into 'kernel_data_V_172_load_1_reg_59182_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19044]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1319_reg_61464_reg[15:0]' into 'kernel_data_V_251_load_1_reg_61459_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19179]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_858_reg_58121_reg[15:0]' into 'kernel_data_V_138_load_1_reg_58111_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19623]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_912_reg_58519_reg[15:0]' into 'kernel_data_V_150_load_1_reg_58512_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19632]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_958_reg_58805_reg[15:0]' into 'kernel_data_V_160_load_1_reg_58800_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19642]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_570_reg_55952_reg[15:0]' into 'kernel_data_V_71_load_1_reg_55947_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19651]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_660_reg_56655_reg[15:0]' into 'kernel_data_V_92_load_1_reg_56648_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19660]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_1301_reg_61324_reg[15:0]' into 'kernel_data_V_247_load_1_reg_61315_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:15616]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_947_reg_58730_reg[15:0]' into 'kernel_data_V_158_load_1_reg_58722_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:17825]\n",
      "INFO: [Synth 8-4471] merging register 'sext_ln1118_841_reg_58007_reg[15:0]' into 'kernel_data_V_135_load_1_reg_57997_reg[15:0]' [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s.vhd:19614]\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"mem\". This will be implemented in logic\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ayush/lasthls4ml/malaria_tf/normal_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d100_A.vhd:88]\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"fifo_w16_d100_A:/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"fifo_w16_d100_A:/mem_reg\"\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:06 . Memory (MB): peak = 2797.590 ; gain = 1295.762 ; free physical = 791 ; free virtual = 101331\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                              |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB0  |           1|     29062|\n",
      "|2     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB1  |           1|      8229|\n",
      "|3     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB2  |           1|      6168|\n",
      "|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB3  |           1|      7967|\n",
      "|5     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB4  |           1|      9457|\n",
      "|6     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB0  |           1|     50506|\n",
      "|7     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB1  |           1|     46976|\n",
      "|8     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB2  |           1|     10806|\n",
      "|9     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB3  |           1|     11536|\n",
      "|10    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB4  |           1|     17916|\n",
      "|11    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB5  |           1|     24755|\n",
      "|12    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB6  |           1|     29233|\n",
      "|13    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB7  |           1|      4599|\n",
      "|14    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB8  |           1|     33093|\n",
      "|15    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB9  |           1|      5591|\n",
      "|16    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB10 |           1|      4648|\n",
      "|17    |dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s           |           1|     30970|\n",
      "|18    |myproject__GCB1                                                            |           1|      7915|\n",
      "|19    |myproject__GCB2                                                            |           1|     10160|\n",
      "|20    |myproject__GCB3                                                            |           1|     17741|\n",
      "|21    |myproject__GCB4                                                            |           1|     19885|\n",
      "|22    |myproject__GCB5                                                            |           1|     23318|\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 16    \n",
      "\t   3 Input     22 Bit       Adders := 461   \n",
      "\t   2 Input     22 Bit       Adders := 146   \n",
      "\t   2 Input     21 Bit       Adders := 41    \n",
      "\t   3 Input     21 Bit       Adders := 115   \n",
      "\t   3 Input     20 Bit       Adders := 88    \n",
      "\t   2 Input     20 Bit       Adders := 30    \n",
      "\t   2 Input     19 Bit       Adders := 14    \n",
      "\t   3 Input     19 Bit       Adders := 45    \n",
      "\t   2 Input     15 Bit       Adders := 3     \n",
      "\t   2 Input     13 Bit       Adders := 1     \n",
      "\t   3 Input     13 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 3     \n",
      "\t   2 Input     10 Bit       Adders := 4     \n",
      "\t   2 Input      8 Bit       Adders := 1     \n",
      "\t   2 Input      7 Bit       Adders := 460   \n",
      "\t   5 Input      6 Bit       Adders := 180   \n",
      "\t   3 Input      6 Bit       Adders := 367   \n",
      "\t   6 Input      6 Bit       Adders := 20    \n",
      "\t   2 Input      6 Bit       Adders := 351   \n",
      "\t   7 Input      6 Bit       Adders := 44    \n",
      "\t   4 Input      6 Bit       Adders := 140   \n",
      "\t   8 Input      6 Bit       Adders := 3     \n",
      "\t   9 Input      6 Bit       Adders := 29    \n",
      "\t  11 Input      6 Bit       Adders := 2     \n",
      "\t   2 Input      5 Bit       Adders := 81    \n",
      "\t   3 Input      5 Bit       Adders := 1     \n",
      "\t   2 Input      4 Bit       Adders := 49    \n",
      "\t   3 Input      4 Bit       Adders := 1     \n",
      "\t   2 Input      3 Bit       Adders := 25    \n",
      "\t   2 Input      2 Bit       Adders := 23    \n",
      "+---XORs : \n",
      "\t   2 Input     10 Bit         XORs := 1     \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 34    \n",
      "\t               22 Bit    Registers := 4     \n",
      "\t               18 Bit    Registers := 2     \n",
      "\t               17 Bit    Registers := 12    \n",
      "\t               16 Bit    Registers := 1933  \n",
      "\t               15 Bit    Registers := 10    \n",
      "\t               13 Bit    Registers := 3     \n",
      "\t               12 Bit    Registers := 91    \n",
      "\t               10 Bit    Registers := 6     \n",
      "\t                9 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                7 Bit    Registers := 308   \n",
      "\t                6 Bit    Registers := 1796  \n",
      "\t                5 Bit    Registers := 162   \n",
      "\t                4 Bit    Registers := 107   \n",
      "\t                3 Bit    Registers := 61    \n",
      "\t                2 Bit    Registers := 33    \n",
      "\t                1 Bit    Registers := 752   \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 153   \n",
      "+---ROMs : \n",
      "\t                              ROMs := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input    853 Bit        Muxes := 3     \n",
      "\t 523 Input    522 Bit        Muxes := 1     \n",
      "\t   2 Input    522 Bit        Muxes := 3     \n",
      "\t   4 Input     32 Bit        Muxes := 3     \n",
      "\t   5 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input     32 Bit        Muxes := 10    \n",
      "\t   2 Input     17 Bit        Muxes := 5     \n",
      "\t   3 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 1518  \n",
      "\t   2 Input     15 Bit        Muxes := 1     \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t  14 Input     13 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 4     \n",
      "\t  13 Input     12 Bit        Muxes := 1     \n",
      "\t 182 Input     10 Bit        Muxes := 1     \n",
      "\t 153 Input     10 Bit        Muxes := 1     \n",
      "\t 162 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 3     \n",
      "\t   2 Input      7 Bit        Muxes := 308   \n",
      "\t   2 Input      6 Bit        Muxes := 252   \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 3     \n",
      "\t   2 Input      3 Bit        Muxes := 4     \n",
      "\t   6 Input      3 Bit        Muxes := 6     \n",
      "\t   2 Input      2 Bit        Muxes := 171   \n",
      "\t   3 Input      2 Bit        Muxes := 47    \n",
      "\t   4 Input      2 Bit        Muxes := 5     \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 627   \n",
      "\t   3 Input      1 Bit        Muxes := 306   \n",
      "\t   8 Input      1 Bit        Muxes := 2     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module xil_defaultlib_ibuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module xil_defaultlib_ibuf__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   3 Input     22 Bit       Adders := 127   \n",
      "\t   2 Input     22 Bit       Adders := 38    \n",
      "\t   2 Input     21 Bit       Adders := 8     \n",
      "\t   3 Input     21 Bit       Adders := 25    \n",
      "\t   3 Input     20 Bit       Adders := 24    \n",
      "\t   2 Input     20 Bit       Adders := 7     \n",
      "\t   2 Input     19 Bit       Adders := 2     \n",
      "\t   3 Input     19 Bit       Adders := 7     \n",
      "\t   2 Input     15 Bit       Adders := 1     \n",
      "\t   5 Input      6 Bit       Adders := 51    \n",
      "\t   3 Input      6 Bit       Adders := 84    \n",
      "\t   6 Input      6 Bit       Adders := 16    \n",
      "\t   2 Input      6 Bit       Adders := 74    \n",
      "\t   7 Input      6 Bit       Adders := 2     \n",
      "\t   4 Input      6 Bit       Adders := 79    \n",
      "\t   8 Input      6 Bit       Adders := 1     \n",
      "\t   2 Input      5 Bit       Adders := 17    \n",
      "\t   3 Input      5 Bit       Adders := 1     \n",
      "\t   2 Input      4 Bit       Adders := 9     \n",
      "\t   2 Input      3 Bit       Adders := 7     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               22 Bit    Registers := 4     \n",
      "\t               18 Bit    Registers := 2     \n",
      "\t               17 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 57    \n",
      "\t               15 Bit    Registers := 5     \n",
      "\t                6 Bit    Registers := 491   \n",
      "\t                5 Bit    Registers := 38    \n",
      "\t                4 Bit    Registers := 27    \n",
      "\t                3 Bit    Registers := 10    \n",
      "\t                2 Bit    Registers := 7     \n",
      "\t                1 Bit    Registers := 6     \n",
      "+---Muxes : \n",
      "\t 523 Input    522 Bit        Muxes := 1     \n",
      "\t   2 Input    522 Bit        Muxes := 3     \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t 182 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      6 Bit        Muxes := 2     \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 2     \n",
      "\t   3 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 5     \n",
      "Module conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   3 Input     22 Bit       Adders := 334   \n",
      "\t   2 Input     22 Bit       Adders := 108   \n",
      "\t   2 Input     21 Bit       Adders := 33    \n",
      "\t   3 Input     21 Bit       Adders := 90    \n",
      "\t   3 Input     20 Bit       Adders := 64    \n",
      "\t   2 Input     20 Bit       Adders := 23    \n",
      "\t   3 Input     19 Bit       Adders := 38    \n",
      "\t   2 Input     19 Bit       Adders := 12    \n",
      "\t   2 Input     13 Bit       Adders := 1     \n",
      "\t   3 Input      6 Bit       Adders := 282   \n",
      "\t   2 Input      6 Bit       Adders := 272   \n",
      "\t   7 Input      6 Bit       Adders := 42    \n",
      "\t   5 Input      6 Bit       Adders := 128   \n",
      "\t   9 Input      6 Bit       Adders := 29    \n",
      "\t   4 Input      6 Bit       Adders := 61    \n",
      "\t   6 Input      6 Bit       Adders := 4     \n",
      "\t   8 Input      6 Bit       Adders := 2     \n",
      "\t  11 Input      6 Bit       Adders := 2     \n",
      "\t   2 Input      5 Bit       Adders := 64    \n",
      "\t   2 Input      4 Bit       Adders := 36    \n",
      "\t   3 Input      4 Bit       Adders := 1     \n",
      "\t   2 Input      3 Bit       Adders := 18    \n",
      "\t   2 Input      2 Bit       Adders := 10    \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               17 Bit    Registers := 2     \n",
      "\t               16 Bit    Registers := 610   \n",
      "\t               15 Bit    Registers := 2     \n",
      "\t               13 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 1102  \n",
      "\t                5 Bit    Registers := 124   \n",
      "\t                4 Bit    Registers := 68    \n",
      "\t                3 Bit    Registers := 45    \n",
      "\t                2 Bit    Registers := 8     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input    853 Bit        Muxes := 3     \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t 153 Input     10 Bit        Muxes := 1     \n",
      "\t 162 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 2     \n",
      "\t   3 Input      2 Bit        Muxes := 2     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                9 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module myproject_mux_1968_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 195   \n",
      "Module myproject_mux_134_6_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 12    \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               16 Bit    Registers := 406   \n",
      "\t               12 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 27    \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input     16 Bit        Muxes := 993   \n",
      "\t   2 Input     12 Bit        Muxes := 2     \n",
      "\t   2 Input      6 Bit        Muxes := 28    \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 16    \n",
      "Module dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 196   \n",
      "\t                8 Bit    Registers := 2     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 6     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module fifo_w16_d100_A__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               15 Bit    Registers := 1     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input     15 Bit        Muxes := 1     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module fifo_w16_d100_A__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 1     \n",
      "+---ROMs : \n",
      "\t                              ROMs := 1     \n",
      "Module xil_defaultlib_ibuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module xil_defaultlib_obuf \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               17 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module regslice_both \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   3 Input     13 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---XORs : \n",
      "\t   2 Input     10 Bit         XORs := 1     \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input     10 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d100_A__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d100_A__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      6 Bit       Adders := 2     \n",
      "\t   3 Input      6 Bit       Adders := 1     \n",
      "\t   5 Input      6 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               13 Bit    Registers := 1     \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t  14 Input     13 Bit        Muxes := 1     \n",
      "\t  13 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "Module dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 13    \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 3     \n",
      "+---Muxes : \n",
      "\t   2 Input      4 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 4     \n",
      "Module relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 13    \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 13    \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d100_A__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module myproject_mux_42_6_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 3     \n",
      "\t               12 Bit    Registers := 2     \n",
      "\t               10 Bit    Registers := 1     \n",
      "\t                6 Bit    Registers := 4     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 8     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input      6 Bit        Muxes := 2     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 9     \n",
      "\t               12 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 9     \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 6     \n",
      "Module fifo_w16_d100_A__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__42 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__43 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__44 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__45 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__46 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__47 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__48 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__49 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__50 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__51 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__52 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__53 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__54 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__55 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__56 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               10 Bit    Registers := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module myproject_mux_94_16_1_1__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 8     \n",
      "Module myproject_mux_94_16_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 8     \n",
      "Module myproject_mux_94_16_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 8     \n",
      "Module myproject_mux_94_16_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 8     \n",
      "Module conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 4     \n",
      "\t   2 Input     10 Bit       Adders := 1     \n",
      "\t   2 Input      7 Bit       Adders := 1     \n",
      "\t   2 Input      6 Bit       Adders := 2     \n",
      "\t   2 Input      4 Bit       Adders := 4     \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 8     \n",
      "\t               17 Bit    Registers := 1     \n",
      "\t               16 Bit    Registers := 138   \n",
      "\t               10 Bit    Registers := 2     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                6 Bit    Registers := 3     \n",
      "\t                4 Bit    Registers := 8     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 10    \n",
      "+---Muxes : \n",
      "\t   4 Input     32 Bit        Muxes := 1     \n",
      "\t   5 Input     32 Bit        Muxes := 1     \n",
      "\t   3 Input     17 Bit        Muxes := 2     \n",
      "\t   2 Input     17 Bit        Muxes := 1     \n",
      "\t   2 Input     16 Bit        Muxes := 57    \n",
      "\t   2 Input     14 Bit        Muxes := 1     \n",
      "\t   2 Input     12 Bit        Muxes := 1     \n",
      "\t   2 Input      9 Bit        Muxes := 1     \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 1     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 15    \n",
      "\t   8 Input      1 Bit        Muxes := 2     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "Module myproject_mux_42_6_1_1__2 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__3 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__4 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__5 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__8 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__9 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__10 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     12 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 3     \n",
      "\t               12 Bit    Registers := 19    \n",
      "\t                6 Bit    Registers := 36    \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 8     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 3     \n",
      "\t   2 Input      6 Bit        Muxes := 18    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 9     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d100_A__57 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__58 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__59 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__60 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__61 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__62 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__63 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__64 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__65 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__66 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__67 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__68 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__69 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__70 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__71 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__72 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__73 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__74 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__75 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__76 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__77 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__78 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__79 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__80 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__81 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__82 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__83 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__84 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__85 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__86 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__87 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__88 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__11 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__12 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__13 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__14 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__15 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__16 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__17 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__18 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__19 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__20 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__21 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__22 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__23 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__24 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__25 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__26 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__27 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__28 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__29 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__30 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__31 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__32 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__33 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__34 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__35 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__36 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__37 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__38 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__39 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__40 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1__41 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module myproject_mux_42_6_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      6 Bit        Muxes := 3     \n",
      "Module pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     32 Bit       Adders := 1     \n",
      "\t   2 Input     15 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               32 Bit    Registers := 2     \n",
      "\t               15 Bit    Registers := 1     \n",
      "\t               12 Bit    Registers := 64    \n",
      "\t                6 Bit    Registers := 128   \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 9     \n",
      "+---Muxes : \n",
      "\t   2 Input     32 Bit        Muxes := 2     \n",
      "\t   2 Input      6 Bit        Muxes := 64    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   3 Input      2 Bit        Muxes := 32    \n",
      "\t   2 Input      1 Bit        Muxes := 9     \n",
      "Module fifo_w16_d100_A__89 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__90 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__91 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__92 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__93 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__94 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__95 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__96 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__97 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__98 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__99 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__100 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__101 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__102 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__103 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__104 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__105 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__106 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__107 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__108 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__109 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__110 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__111 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__112 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__113 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__114 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__115 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__116 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__117 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__118 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__119 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__120 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__121 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__122 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__123 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__124 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__125 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__126 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__127 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__128 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__129 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__130 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__131 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__132 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__133 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__134 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__135 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__136 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__137 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__138 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__139 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__140 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__141 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__142 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__143 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__144 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d100_A__145 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module fifo_w16_d100_A__146 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__147 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__148 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__149 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__150 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__151 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A__152 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module fifo_w16_d100_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      7 Bit       Adders := 3     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 3     \n",
      "\t                7 Bit    Registers := 2     \n",
      "\t                1 Bit    Registers := 4     \n",
      "+---RAMs : \n",
      "\t               1K Bit         RAMs := 1     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 1     \n",
      "\t   2 Input      7 Bit        Muxes := 2     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "\t   3 Input      1 Bit        Muxes := 2     \n",
      "Module relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input     15 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t               16 Bit    Registers := 32    \n",
      "\t               15 Bit    Registers := 1     \n",
      "\t                3 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 7     \n",
      "+---Muxes : \n",
      "\t   2 Input     16 Bit        Muxes := 32    \n",
      "\t   6 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 7     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1728 (col length:144)\n",
      "BRAMs: 624 (col length: RAMB18 144 RAMB36 72)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "DSP Report: Generating DSP grp_fu_2023_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_2023_p2 is absorbed into DSP grp_fu_2023_p2.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer8_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer8_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer10_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer10_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer14_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer14_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer12_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer12_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[17]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[18]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[19]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[20]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/shl_ln1118_43_reg_17009_reg[21]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_8/sext_ln1118_85_reg_16998_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln708_120_reg_18009_reg[0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln708_120_reg_18009_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[17]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[0]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[1]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/trunc_ln1118_20_reg_18004_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[16]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[0]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[3]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[4]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[5]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[6]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[7]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[5]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[8]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[6]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[9]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[7]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[10]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[8]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[11]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[9]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[12]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[10]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[13]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[11]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[14]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[15]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[16]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/tmp_34_reg_17999_reg[17]' (FDE) to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0i_1_9/kernel_data_V_1_26_load_1_reg_17988_reg[15]'\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3886] merging instance 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/\\regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[0]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[1]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[2]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[3]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[4]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_2_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[11]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[12]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[13]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[14]' (FDRE) to 'i_1_0/layer5_out_V_data_2_V_U/q_tmp_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[0]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[1]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[2]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[3]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[4]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_0_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[11]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[12]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[13]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[14]' (FDRE) to 'i_1_0/layer5_out_V_data_0_V_U/q_tmp_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[0]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[1]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[2]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[3]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[4]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_6_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[11]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[12]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[13]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[14]' (FDRE) to 'i_1_0/layer5_out_V_data_6_V_U/q_tmp_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[0]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[1]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[2]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[3]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[4]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_5_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[11]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[12]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[13]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[14]' (FDRE) to 'i_1_0/layer5_out_V_data_5_V_U/q_tmp_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[0]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[1]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[2]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[2]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[3]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[3]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[4]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[4]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[5]'\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_4_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[11]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[12]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[12]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[13]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[13]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[14]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[14]' (FDRE) to 'i_1_0/layer5_out_V_data_4_V_U/q_tmp_reg[15]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_3_V_U/q_tmp_reg[0]' (FDRE) to 'i_1_0/layer5_out_V_data_3_V_U/q_tmp_reg[1]'\n",
      "INFO: [Synth 8-3886] merging instance 'i_1_0/layer5_out_V_data_3_V_U/q_tmp_reg[1]' (FDRE) to 'i_1_0/layer5_out_V_data_3_V_U/q_tmp_reg[2]'\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_3_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_7_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer5_out_V_data_1_V_U/\\q_tmp_reg[5] )\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)\n",
      "DSP Report: Generating DSP grp_fu_1191_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_1191_p2 is absorbed into DSP grp_fu_1191_p2.\n",
      "DSP Report: Generating DSP grp_fu_2022_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_fu_2022_p2 is absorbed into DSP grp_fu_2022_p2.\n",
      "DSP Report: Generating DSP myproject_mul_mul_9s_16s_22_1_1_U315/myproject_mul_mul_9s_16s_22_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register w12_V_U/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg is absorbed into DSP myproject_mul_mul_9s_16s_22_1_1_U315/myproject_mul_mul_9s_16s_22_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: register tmp_s_reg_9316_reg is absorbed into DSP myproject_mul_mul_9s_16s_22_1_1_U315/myproject_mul_mul_9s_16s_22_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_9s_16s_22_1_1_U315/myproject_mul_mul_9s_16s_22_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_9s_16s_22_1_1_U315/myproject_mul_mul_9s_16s_22_1_1_DSP48_1_U/p_cvt.\n",
      "DSP Report: Generating DSP grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_255/grp_fu_168_p2, operation Mode is: A*B.\n",
      "DSP Report: operator grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_255/grp_fu_168_p2 is absorbed into DSP grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_255/grp_fu_168_p2.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer13_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer13_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer9_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer9_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_U0/\\ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0/\\res_0_V_reg_393_reg[5] )\n",
      "DSP Report: Generating DSP myproject_mul_mul_16s_10s_22_1_1_U292/myproject_mul_mul_16s_10s_22_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*B2.\n",
      "DSP Report: register w8_V_U/conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom_U/q0_reg is absorbed into DSP myproject_mul_mul_16s_10s_22_1_1_U292/myproject_mul_mul_16s_10s_22_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: register ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_899_reg is absorbed into DSP myproject_mul_mul_16s_10s_22_1_1_U292/myproject_mul_mul_16s_10s_22_1_1_DSP48_0_U/p_cvt.\n",
      "DSP Report: operator myproject_mul_mul_16s_10s_22_1_1_U292/myproject_mul_mul_16s_10s_22_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_22_1_1_U292/myproject_mul_mul_16s_10s_22_1_1_DSP48_0_U/p_cvt.\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer6_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer6_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer7_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer7_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_8_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_7_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_6_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_5_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_4_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_3_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_2_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_1_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_V_data_0_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\shift_buffer_2_0_V_reg_2947_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_80_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_79_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_78_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_77_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_76_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_75_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_74_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_73_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_72_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\\kernel_data_V_2_73_load_reg_3155_reg[5] )\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_0_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_0_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_1_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_1_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_2_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_2_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_3_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_3_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_4_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_4_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_5_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_5_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_6_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_6_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_7_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_7_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_9_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_9_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_10_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_10_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_11_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_11_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_12_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_12_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_13_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_13_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_14_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_14_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_15_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_15_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_16_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_16_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_17_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_17_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_18_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_18_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_19_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_19_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_20_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_20_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_21_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_21_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_22_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_22_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_23_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_23_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_24_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_24_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_25_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_25_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_26_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_26_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_27_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_27_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_28_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_28_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_29_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_29_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_30_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_30_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5784] Optimized 6 bits of RAM \"mem_reg\" due to constant propagation. Old ram width 16 bits, new ram width 10 bits.\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer4_out_V_data_31_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM \"layer4_out_V_data_31_V_U/mem_reg\"\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0/ap_done_reg_reg)\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_31_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_30_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_29_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_28_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_27_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_26_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_25_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_24_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_23_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_22_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_21_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_20_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_19_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_18_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_17_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_16_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_15_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_14_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_13_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_12_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_11_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_10_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_9_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_8_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_7_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_6_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_5_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_4_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_3_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_2_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_1_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_V_data_0_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_31_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_31_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_30_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_30_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_29_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_29_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_28_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_28_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_27_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_27_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_26_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_26_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer5_out_V_data_8_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer5_out_V_data_8_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_25_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_25_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_24_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_24_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_23_V_U/mem_reg\"'.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_23_V_U/mem_reg\"\n",
      "INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '\"layer3_out_V_data_22_V_U/mem_reg\"'.\n",
      "INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM \"layer3_out_V_data_22_V_U/mem_reg\"\n",
      "INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0/ap_done_reg_reg)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:53 . Memory (MB): peak = 2886.562 ; gain = 1384.734 ; free physical = 828 ; free virtual = 100974\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM:\n",
      "+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|Module Name                                                                  | RTL Object                                                                                                 | Depth x Width | Implemented As | \n",
      "+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "|conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_w8_V_rom | p_0_out                                                                                                    | 128x10        | LUT            | \n",
      "|sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s                | sigmoid_table2_U/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U/q0_reg | 1024x10       | Block RAM      | \n",
      "|sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s                | sigmoid_table2_U/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U/q0_reg | 1024x10       | Block RAM      | \n",
      "+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------+----------------+\n",
      "\n",
      "\n",
      "Block RAM: Preliminary Mapping\tReport (see note below)\n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|layer5_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer10_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_1_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_2_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_3_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_4_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer14_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_5_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_6_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_7_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_8_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_9_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_10_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_11_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_12_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_4_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_3_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_2_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_1_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_5_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_6_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_7_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_8_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_9_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_10_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_11_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_12_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_9_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_10_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_11_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_12_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_13_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_14_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_15_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_16_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_17_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_18_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_19_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_20_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_21_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_22_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_23_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_24_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_25_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_26_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_27_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_28_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_29_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_30_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_31_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_31_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_30_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_29_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_28_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_27_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_26_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_25_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_24_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_23_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_22_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_21_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_20_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_19_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_18_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_17_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_16_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_15_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_14_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_13_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_12_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_11_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_10_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_9_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_31_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_30_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_29_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_28_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_27_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_26_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_25_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_24_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_23_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_22_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_21_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_20_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_19_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_18_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_17_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_16_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_15_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_14_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_13_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_12_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_11_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_10_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_9_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. \n",
      "\n",
      "DSP: Preliminary Mapping\tReport (see note below)\n",
      "+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|Module Name                                                          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | \n",
      "+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "|conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s | A*B         | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s     | A2*B2       | 16     | 9      | -      | -      | 25     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "|dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s     | A*B         | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | \n",
      "|conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s  | A2*B2       | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 0    | 0    | \n",
      "+---------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+\n",
      "\n",
      "Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                              |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB0  |           1|     23333|\n",
      "|2     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB1  |           1|      8356|\n",
      "|3     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB2  |           1|      3550|\n",
      "|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB3  |           1|      4657|\n",
      "|5     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB4  |           1|      5119|\n",
      "|6     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB0  |           1|     49960|\n",
      "|7     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB1  |           1|     46616|\n",
      "|8     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB2  |           1|      7770|\n",
      "|9     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB3  |           1|      6594|\n",
      "|10    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB4  |           1|     13359|\n",
      "|11    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB5  |           1|     20318|\n",
      "|12    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB6  |           1|     25381|\n",
      "|13    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB7  |           1|      2888|\n",
      "|14    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB8  |           1|     28800|\n",
      "|15    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB9  |           1|      2557|\n",
      "|16    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB10 |           1|      1846|\n",
      "|17    |dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s           |           1|     24122|\n",
      "|18    |myproject__GCB1                                                            |           1|      5685|\n",
      "|19    |myproject__GCB2                                                            |           1|      6978|\n",
      "|20    |myproject__GCB3                                                            |           1|     14811|\n",
      "|21    |myproject__GCB4                                                            |           1|     16083|\n",
      "|22    |myproject__GCB5                                                            |           1|     17264|\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_0_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_1_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_2_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_3_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_4_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_5_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_6_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_7_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_8_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_9_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_10_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_11_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_12_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_13_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_14_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_15_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_16_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_17_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_18_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_19_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_20_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_21_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_22_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_23_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer2_out_V_data_24_V_U/\\q_tmp_reg[5] )\n",
      "INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:09 . Memory (MB): peak = 2890.641 ; gain = 1388.812 ; free physical = 715 ; free virtual = 100943\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Block RAM: Final Mapping\tReport\n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "|layer5_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer8_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer10_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_1_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_2_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_3_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_4_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer14_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_5_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_6_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_7_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_8_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_9_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_10_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_11_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer12_out_V_data_12_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_4_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_3_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_2_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_1_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_0_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_5_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_6_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_7_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_8_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_9_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_10_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_11_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer13_out_V_data_12_V_U | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer9_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer6_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer7_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_9_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_10_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_11_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_12_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_13_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_14_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_15_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_16_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_17_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_18_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_19_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_20_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_21_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_22_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_23_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_24_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_25_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_26_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_27_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_28_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_29_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_30_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer4_out_V_data_31_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_31_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_30_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_29_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_28_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_27_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_26_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer5_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_25_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_24_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_23_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_22_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_21_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_20_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_19_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_18_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_17_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_16_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_15_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_14_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_13_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_12_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_11_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_10_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_9_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer3_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_31_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_30_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_29_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_28_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_27_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_26_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_25_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_24_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_23_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_22_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_21_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_20_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_19_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_18_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_17_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_16_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_15_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_14_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_13_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_12_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_11_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_10_V_U  | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_9_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_8_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_7_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_6_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_5_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_4_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_3_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_2_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_1_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "|layer2_out_V_data_0_V_U   | mem_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | \n",
      "+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                              |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB0  |           1|     23333|\n",
      "|2     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB1  |           1|      8356|\n",
      "|3     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB2  |           1|      3550|\n",
      "|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB3  |           1|      4657|\n",
      "|5     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB4  |           1|      5119|\n",
      "|6     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB0  |           1|     43838|\n",
      "|7     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB1  |           1|     40980|\n",
      "|8     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB2  |           1|      7336|\n",
      "|9     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB3  |           1|      6037|\n",
      "|10    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB4  |           1|     12860|\n",
      "|11    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB5  |           1|     19862|\n",
      "|12    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB6  |           1|     24839|\n",
      "|13    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB7  |           1|      2733|\n",
      "|14    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB8  |           1|     28369|\n",
      "|15    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB9  |           1|      2249|\n",
      "|16    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB10 |           1|      1725|\n",
      "|17    |dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s           |           1|     24110|\n",
      "|18    |myproject__GCB1                                                            |           1|      5365|\n",
      "|19    |myproject__GCB2                                                            |           1|      6976|\n",
      "|20    |myproject__GCB3                                                            |           1|     14805|\n",
      "|21    |myproject__GCB4                                                            |           1|     16083|\n",
      "|22    |myproject__GCB5                                                            |           1|     16604|\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer8_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer10_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0/sigmoid_table2_U/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer5_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer14_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_0/layer12_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer13_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_1/layer9_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer6_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_2/layer7_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_16_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_17_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_18_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_19_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_20_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_21_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_22_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_23_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_24_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_25_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_26_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_27_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_28_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_29_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_30_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_3/layer4_out_V_data_31_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_31_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_30_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_29_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_28_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_27_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_26_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer5_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_25_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_24_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_23_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Synth 8-7053] The timing for the instance i_1_4/layer3_out_V_data_22_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.\n",
      "INFO: [Common 17-14] Message 'Synth 8-7053' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:16 . Memory (MB): peak = 2902.566 ; gain = 1400.738 ; free physical = 740 ; free virtual = 100933\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|      |RTL Partition                                                              |Replication |Instances |\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n",
      "|1     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB0  |           1|      8382|\n",
      "|2     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB1  |           1|      3071|\n",
      "|3     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB2  |           1|      2030|\n",
      "|4     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB3  |           1|      2522|\n",
      "|5     |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s__GB4  |           1|      3463|\n",
      "|6     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB0  |           1|      6951|\n",
      "|7     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB1  |           1|      7110|\n",
      "|8     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB2  |           1|      4798|\n",
      "|9     |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB3  |           1|      4199|\n",
      "|10    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB4  |           1|      5871|\n",
      "|11    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB5  |           1|      8458|\n",
      "|12    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB6  |           1|      9619|\n",
      "|13    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB7  |           1|      1506|\n",
      "|14    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB8  |           1|     10423|\n",
      "|15    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB9  |           1|      1490|\n",
      "|16    |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s__GB10 |           1|      1330|\n",
      "|17    |dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s           |           1|     18818|\n",
      "|18    |myproject__GCB1                                                            |           1|      2608|\n",
      "|19    |myproject__GCB2                                                            |           1|      3814|\n",
      "|20    |myproject__GCB3                                                            |           1|      7793|\n",
      "|21    |myproject__GCB4                                                            |           1|      8902|\n",
      "|22    |myproject__GCB5                                                            |           1|      8483|\n",
      "+------+---------------------------------------------------------------------------+------------+----------+\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-5778] max_fanout handling on net conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_data_V_data_31_V_read is sub-optimal because some of its loads are not in same hierarchy as its driver   \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:02:27 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 640 ; free virtual = 100908\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:27 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 640 ; free virtual = 100908\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:32 ; elapsed = 00:02:30 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 629 ; free virtual = 100905\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:02:32 ; elapsed = 00:02:30 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 629 ; free virtual = 100905\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 628 ; free virtual = 100904\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:02:33 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 627 ; free virtual = 100903\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Dynamic Shift Register Report:\n",
      "+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|Module Name | RTL Name             | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | \n",
      "+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "|dsrl        | ShiftRegMem_reg[129] | 16     | 16         | 0      | 80      | 48     | 32     | 0      | \n",
      "|dsrl__1     | ShiftRegMem_reg[127] | 16     | 16         | 0      | 64      | 32     | 16     | 0      | \n",
      "|dsrl__2     | ShiftRegMem_reg[63]  | 16     | 16         | 0      | 32      | 16     | 0      | 0      | \n",
      "|dsrl__3     | ShiftRegMem_reg[61]  | 16     | 16         | 0      | 32      | 16     | 0      | 0      | \n",
      "|dsrl__4     | ShiftRegMem_reg[30]  | 16     | 16         | 0      | 16      | 0      | 0      | 0      | \n",
      "|dsrl__5     | ShiftRegMem_reg[28]  | 16     | 16         | 0      | 16      | 0      | 0      | 0      | \n",
      "+------------+----------------------+--------+------------+--------+---------+--------+--------+--------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+---------+------+\n",
      "|      |Cell     |Count |\n",
      "+------+---------+------+\n",
      "|1     |BUFG     |     1|\n",
      "|2     |CARRY8   |  3434|\n",
      "|3     |DSP48E2  |     6|\n",
      "|4     |LUT1     |  2477|\n",
      "|5     |LUT2     | 19577|\n",
      "|6     |LUT3     | 12920|\n",
      "|7     |LUT4     |  7291|\n",
      "|8     |LUT5     | 12952|\n",
      "|9     |LUT6     | 18147|\n",
      "|10    |MUXF7    |  3131|\n",
      "|11    |MUXF8    |   938|\n",
      "|12    |RAMB18E2 |   155|\n",
      "|13    |SRLC32E  |  5168|\n",
      "|14    |FDRE     | 45016|\n",
      "|15    |FDSE     |   268|\n",
      "|16    |IBUF     |    55|\n",
      "|17    |OBUF     |    23|\n",
      "+------+---------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+\n",
      "|      |Instance                                                                                      |Module                                                                                    |Cells  |\n",
      "+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+\n",
      "|1     |top                                                                                           |                                                                                          | 131559|\n",
      "|2     |  conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0                       |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s                      |  61474|\n",
      "|3     |    line_buffer_Array_V_0_0_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs          |     48|\n",
      "|4     |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__32 |     48|\n",
      "|5     |    line_buffer_Array_V_0_10_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_222      |     48|\n",
      "|6     |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__23 |     48|\n",
      "|7     |    line_buffer_Array_V_0_11_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_223      |     48|\n",
      "|8     |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__21 |     48|\n",
      "|9     |    line_buffer_Array_V_0_12_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_224      |     48|\n",
      "|10    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__19 |     48|\n",
      "|11    |    line_buffer_Array_V_0_13_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_225      |     48|\n",
      "|12    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__17 |     48|\n",
      "|13    |    line_buffer_Array_V_0_14_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_226      |     48|\n",
      "|14    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__56 |     48|\n",
      "|15    |    line_buffer_Array_V_0_15_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_227      |     48|\n",
      "|16    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__44 |     48|\n",
      "|17    |    line_buffer_Array_V_0_16_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_228      |     48|\n",
      "|18    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__3  |     48|\n",
      "|19    |    line_buffer_Array_V_0_17_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_229      |     48|\n",
      "|20    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__42 |     48|\n",
      "|21    |    line_buffer_Array_V_0_18_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_230      |     48|\n",
      "|22    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__40 |     48|\n",
      "|23    |    line_buffer_Array_V_0_19_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_231      |     48|\n",
      "|24    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__14 |     48|\n",
      "|25    |    line_buffer_Array_V_0_1_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_232      |     48|\n",
      "|26    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__61 |     48|\n",
      "|27    |    line_buffer_Array_V_0_20_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_233      |     48|\n",
      "|28    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__39 |     48|\n",
      "|29    |    line_buffer_Array_V_0_21_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_234      |     48|\n",
      "|30    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__53 |     48|\n",
      "|31    |    line_buffer_Array_V_0_22_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_235      |     48|\n",
      "|32    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__11 |     48|\n",
      "|33    |    line_buffer_Array_V_0_23_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_236      |     48|\n",
      "|34    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__9  |     48|\n",
      "|35    |    line_buffer_Array_V_0_24_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_237      |     48|\n",
      "|36    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__2  |     48|\n",
      "|37    |    line_buffer_Array_V_0_25_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_238      |     48|\n",
      "|38    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__51 |     48|\n",
      "|39    |    line_buffer_Array_V_0_26_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_239      |     48|\n",
      "|40    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__38 |     48|\n",
      "|41    |    line_buffer_Array_V_0_27_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_240      |     48|\n",
      "|42    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__7  |     48|\n",
      "|43    |    line_buffer_Array_V_0_28_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_241      |     48|\n",
      "|44    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__36 |     48|\n",
      "|45    |    line_buffer_Array_V_0_29_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_242      |     48|\n",
      "|46    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__49 |     48|\n",
      "|47    |    line_buffer_Array_V_0_2_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_243      |     48|\n",
      "|48    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__30 |     48|\n",
      "|49    |    line_buffer_Array_V_0_30_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_244      |     48|\n",
      "|50    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__34 |     48|\n",
      "|51    |    line_buffer_Array_V_0_31_U                                                                |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_245      |     48|\n",
      "|52    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__59 |     48|\n",
      "|53    |    line_buffer_Array_V_0_3_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_246      |     51|\n",
      "|54    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core     |     48|\n",
      "|55    |    line_buffer_Array_V_0_4_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_247      |     48|\n",
      "|56    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__48 |     48|\n",
      "|57    |    line_buffer_Array_V_0_5_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_248      |     48|\n",
      "|58    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__28 |     48|\n",
      "|59    |    line_buffer_Array_V_0_6_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_249      |     48|\n",
      "|60    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__27 |     48|\n",
      "|61    |    line_buffer_Array_V_0_7_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_250      |     48|\n",
      "|62    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__5  |     48|\n",
      "|63    |    line_buffer_Array_V_0_8_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_251      |     48|\n",
      "|64    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__46 |     48|\n",
      "|65    |    line_buffer_Array_V_0_9_U                                                                 |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_252      |     48|\n",
      "|66    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__25 |     48|\n",
      "|67    |    line_buffer_Array_V_1251_0_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_253      |     48|\n",
      "|68    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__31 |     48|\n",
      "|69    |    line_buffer_Array_V_1251_10_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_254      |     48|\n",
      "|70    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__22 |     48|\n",
      "|71    |    line_buffer_Array_V_1251_11_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_255      |     48|\n",
      "|72    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__20 |     48|\n",
      "|73    |    line_buffer_Array_V_1251_12_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_256      |     48|\n",
      "|74    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__18 |     48|\n",
      "|75    |    line_buffer_Array_V_1251_13_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_257      |     48|\n",
      "|76    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__16 |     48|\n",
      "|77    |    line_buffer_Array_V_1251_14_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_258      |     48|\n",
      "|78    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__55 |     48|\n",
      "|79    |    line_buffer_Array_V_1251_15_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_259      |     48|\n",
      "|80    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__43 |     48|\n",
      "|81    |    line_buffer_Array_V_1251_16_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_260      |     48|\n",
      "|82    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__15 |     48|\n",
      "|83    |    line_buffer_Array_V_1251_17_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_261      |     48|\n",
      "|84    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__41 |     48|\n",
      "|85    |    line_buffer_Array_V_1251_18_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_262      |     48|\n",
      "|86    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__54 |     48|\n",
      "|87    |    line_buffer_Array_V_1251_19_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_263      |     48|\n",
      "|88    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__13 |     48|\n",
      "|89    |    line_buffer_Array_V_1251_1_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_264      |     48|\n",
      "|90    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__60 |     48|\n",
      "|91    |    line_buffer_Array_V_1251_20_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_265      |     48|\n",
      "|92    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__12 |     48|\n",
      "|93    |    line_buffer_Array_V_1251_21_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_266      |     48|\n",
      "|94    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__52 |     48|\n",
      "|95    |    line_buffer_Array_V_1251_22_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_267      |     48|\n",
      "|96    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__10 |     48|\n",
      "|97    |    line_buffer_Array_V_1251_23_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_268      |     48|\n",
      "|98    |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__8  |     48|\n",
      "|99    |    line_buffer_Array_V_1251_24_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_269      |     48|\n",
      "|100   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__1  |     48|\n",
      "|101   |    line_buffer_Array_V_1251_25_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_270      |     48|\n",
      "|102   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__50 |     48|\n",
      "|103   |    line_buffer_Array_V_1251_26_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_271      |     48|\n",
      "|104   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__37 |     48|\n",
      "|105   |    line_buffer_Array_V_1251_27_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_272      |     48|\n",
      "|106   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__6  |     48|\n",
      "|107   |    line_buffer_Array_V_1251_28_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_273      |     48|\n",
      "|108   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__35 |     48|\n",
      "|109   |    line_buffer_Array_V_1251_29_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_274      |     48|\n",
      "|110   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__62 |     48|\n",
      "|111   |    line_buffer_Array_V_1251_2_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_275      |     48|\n",
      "|112   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__29 |     48|\n",
      "|113   |    line_buffer_Array_V_1251_30_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_276      |     48|\n",
      "|114   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__33 |     48|\n",
      "|115   |    line_buffer_Array_V_1251_31_U                                                             |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_277      |     48|\n",
      "|116   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__58 |     48|\n",
      "|117   |    line_buffer_Array_V_1251_3_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_278      |     48|\n",
      "|118   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__63 |     48|\n",
      "|119   |    line_buffer_Array_V_1251_4_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_279      |     48|\n",
      "|120   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__47 |     48|\n",
      "|121   |    line_buffer_Array_V_1251_5_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_280      |     48|\n",
      "|122   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__57 |     48|\n",
      "|123   |    line_buffer_Array_V_1251_6_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_281      |     48|\n",
      "|124   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__26 |     48|\n",
      "|125   |    line_buffer_Array_V_1251_7_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_282      |     48|\n",
      "|126   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__4  |     48|\n",
      "|127   |    line_buffer_Array_V_1251_8_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_283      |     48|\n",
      "|128   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__45 |     48|\n",
      "|129   |    line_buffer_Array_V_1251_9_U                                                              |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_284      |     48|\n",
      "|130   |      conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core_U |conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_s_line_bufNgs_core__24 |     48|\n",
      "|131   |  conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0                       |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s                      |  19442|\n",
      "|132   |    line_buffer_Array_V_1_0_0_U                                                               |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb          |    145|\n",
      "|133   |      conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core     |    145|\n",
      "|134   |    line_buffer_Array_V_1_0_1_U                                                               |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_208      |    145|\n",
      "|135   |      conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__4  |    145|\n",
      "|136   |    line_buffer_Array_V_1_0_2_U                                                               |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_209      |    145|\n",
      "|137   |      conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__2  |    145|\n",
      "|138   |    line_buffer_Array_V_1_1_0_U                                                               |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_210      |    145|\n",
      "|139   |      conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__5  |    145|\n",
      "|140   |    line_buffer_Array_V_1_1_1_U                                                               |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_211      |    145|\n",
      "|141   |      conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__3  |    145|\n",
      "|142   |    line_buffer_Array_V_1_1_2_U                                                               |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_212      |    145|\n",
      "|143   |      conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core_U |conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s_line_bufbkb_core__1  |    145|\n",
      "|144   |    regslice_both_data_V_data_0_V_U                                                           |regslice_both_213                                                                         |     54|\n",
      "|145   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_220                                                                   |     36|\n",
      "|146   |      obuf_inst                                                                               |xil_defaultlib_obuf_221                                                                   |     18|\n",
      "|147   |    regslice_both_data_V_data_1_V_U                                                           |regslice_both_214                                                                         |     55|\n",
      "|148   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_218                                                                   |     36|\n",
      "|149   |      obuf_inst                                                                               |xil_defaultlib_obuf_219                                                                   |     19|\n",
      "|150   |    regslice_both_data_V_data_2_V_U                                                           |regslice_both_215                                                                         |     70|\n",
      "|151   |      ibuf_inst                                                                               |xil_defaultlib_ibuf_216                                                                   |     39|\n",
      "|152   |      obuf_inst                                                                               |xil_defaultlib_obuf_217                                                                   |     31|\n",
      "|153   |  conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0                        |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s                       |   4361|\n",
      "|154   |    line_buffer_Array_V_2_0_0_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs          |     33|\n",
      "|155   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__1  |     32|\n",
      "|156   |    line_buffer_Array_V_2_0_1_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_191      |     33|\n",
      "|157   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__2  |     32|\n",
      "|158   |    line_buffer_Array_V_2_0_2_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_192      |     33|\n",
      "|159   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__3  |     32|\n",
      "|160   |    line_buffer_Array_V_2_0_3_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_193      |     49|\n",
      "|161   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__4  |     32|\n",
      "|162   |    line_buffer_Array_V_2_0_4_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_194      |     33|\n",
      "|163   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__5  |     32|\n",
      "|164   |    line_buffer_Array_V_2_0_5_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_195      |     33|\n",
      "|165   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__6  |     32|\n",
      "|166   |    line_buffer_Array_V_2_0_6_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_196      |     33|\n",
      "|167   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__7  |     32|\n",
      "|168   |    line_buffer_Array_V_2_0_7_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_197      |     49|\n",
      "|169   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__8  |     32|\n",
      "|170   |    line_buffer_Array_V_2_0_8_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_198      |     79|\n",
      "|171   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__9  |     32|\n",
      "|172   |    line_buffer_Array_V_2_1_0_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_199      |     33|\n",
      "|173   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__10 |     32|\n",
      "|174   |    line_buffer_Array_V_2_1_1_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_200      |     33|\n",
      "|175   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__11 |     32|\n",
      "|176   |    line_buffer_Array_V_2_1_2_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_201      |     33|\n",
      "|177   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__12 |     32|\n",
      "|178   |    line_buffer_Array_V_2_1_3_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_202      |     49|\n",
      "|179   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__13 |     32|\n",
      "|180   |    line_buffer_Array_V_2_1_4_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_203      |     33|\n",
      "|181   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__14 |     32|\n",
      "|182   |    line_buffer_Array_V_2_1_5_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_204      |     33|\n",
      "|183   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__15 |     32|\n",
      "|184   |    line_buffer_Array_V_2_1_6_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_205      |     33|\n",
      "|185   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__16 |     32|\n",
      "|186   |    line_buffer_Array_V_2_1_7_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_206      |     49|\n",
      "|187   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core__17 |     32|\n",
      "|188   |    line_buffer_Array_V_2_1_8_U                                                               |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_207      |     49|\n",
      "|189   |      conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core_U |conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_s_line_buffbYs_core     |     32|\n",
      "|190   |    myproject_mul_mul_16s_10s_22_1_1_U292                                                     |myproject_mul_mul_16s_10s_22_1_1                                                          |    565|\n",
      "|191   |      myproject_mul_mul_16s_10s_22_1_1_DSP48_0_U                                              |myproject_mul_mul_16s_10s_22_1_1_DSP48_0                                                  |    565|\n",
      "|192   |  dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0                           |dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_s                          |    475|\n",
      "|193   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_255               |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s                          |    248|\n",
      "|194   |  dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0                           |dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_s                          |  18834|\n",
      "|195   |    grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_fu_1477              |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s                          |  15059|\n",
      "|196   |      myproject_mul_mul_9s_16s_22_1_1_U315                                                    |myproject_mul_mul_9s_16s_22_1_1                                                           |   4967|\n",
      "|197   |        myproject_mul_mul_9s_16s_22_1_1_DSP48_1_U                                             |myproject_mul_mul_9s_16s_22_1_1_DSP48_1                                                   |   4967|\n",
      "|198   |      myproject_mux_134_6_1_1_U314                                                            |myproject_mux_134_6_1_1                                                                   |     24|\n",
      "|199   |      outidx_U                                                                                |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx                   |    262|\n",
      "|200   |        dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom_U         |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_s_outidx_rom               |    262|\n",
      "|201   |  layer10_out_V_data_0_V_U                                                                    |fifo_w16_d100_A                                                                           |    195|\n",
      "|202   |  layer12_out_V_data_0_V_U                                                                    |fifo_w16_d100_A_0                                                                         |    100|\n",
      "|203   |  layer12_out_V_data_10_V_U                                                                   |fifo_w16_d100_A_1                                                                         |     99|\n",
      "|204   |  layer12_out_V_data_11_V_U                                                                   |fifo_w16_d100_A_2                                                                         |     99|\n",
      "|205   |  layer12_out_V_data_12_V_U                                                                   |fifo_w16_d100_A_3                                                                         |     99|\n",
      "|206   |  layer12_out_V_data_1_V_U                                                                    |fifo_w16_d100_A_4                                                                         |    114|\n",
      "|207   |  layer12_out_V_data_2_V_U                                                                    |fifo_w16_d100_A_5                                                                         |     99|\n",
      "|208   |  layer12_out_V_data_3_V_U                                                                    |fifo_w16_d100_A_6                                                                         |     99|\n",
      "|209   |  layer12_out_V_data_4_V_U                                                                    |fifo_w16_d100_A_7                                                                         |     99|\n",
      "|210   |  layer12_out_V_data_5_V_U                                                                    |fifo_w16_d100_A_8                                                                         |     99|\n",
      "|211   |  layer12_out_V_data_6_V_U                                                                    |fifo_w16_d100_A_9                                                                         |     99|\n",
      "|212   |  layer12_out_V_data_7_V_U                                                                    |fifo_w16_d100_A_10                                                                        |    100|\n",
      "|213   |  layer12_out_V_data_8_V_U                                                                    |fifo_w16_d100_A_11                                                                        |     99|\n",
      "|214   |  layer12_out_V_data_9_V_U                                                                    |fifo_w16_d100_A_12                                                                        |    101|\n",
      "|215   |  layer13_out_V_data_0_V_U                                                                    |fifo_w16_d100_A_13                                                                        |    110|\n",
      "|216   |  layer13_out_V_data_10_V_U                                                                   |fifo_w16_d100_A_14                                                                        |    110|\n",
      "|217   |  layer13_out_V_data_11_V_U                                                                   |fifo_w16_d100_A_15                                                                        |    111|\n",
      "|218   |  layer13_out_V_data_12_V_U                                                                   |fifo_w16_d100_A_16                                                                        |    109|\n",
      "|219   |  layer13_out_V_data_1_V_U                                                                    |fifo_w16_d100_A_17                                                                        |    111|\n",
      "|220   |  layer13_out_V_data_2_V_U                                                                    |fifo_w16_d100_A_18                                                                        |    109|\n",
      "|221   |  layer13_out_V_data_3_V_U                                                                    |fifo_w16_d100_A_19                                                                        |    109|\n",
      "|222   |  layer13_out_V_data_4_V_U                                                                    |fifo_w16_d100_A_20                                                                        |    109|\n",
      "|223   |  layer13_out_V_data_5_V_U                                                                    |fifo_w16_d100_A_21                                                                        |    109|\n",
      "|224   |  layer13_out_V_data_6_V_U                                                                    |fifo_w16_d100_A_22                                                                        |    109|\n",
      "|225   |  layer13_out_V_data_7_V_U                                                                    |fifo_w16_d100_A_23                                                                        |    109|\n",
      "|226   |  layer13_out_V_data_8_V_U                                                                    |fifo_w16_d100_A_24                                                                        |    109|\n",
      "|227   |  layer13_out_V_data_9_V_U                                                                    |fifo_w16_d100_A_25                                                                        |    109|\n",
      "|228   |  layer14_out_V_data_0_V_U                                                                    |fifo_w16_d100_A_26                                                                        |    114|\n",
      "|229   |  layer2_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_27                                                                        |     99|\n",
      "|230   |  layer2_out_V_data_10_V_U                                                                    |fifo_w16_d100_A_28                                                                        |     99|\n",
      "|231   |  layer2_out_V_data_11_V_U                                                                    |fifo_w16_d100_A_29                                                                        |    100|\n",
      "|232   |  layer2_out_V_data_12_V_U                                                                    |fifo_w16_d100_A_30                                                                        |    100|\n",
      "|233   |  layer2_out_V_data_13_V_U                                                                    |fifo_w16_d100_A_31                                                                        |    100|\n",
      "|234   |  layer2_out_V_data_14_V_U                                                                    |fifo_w16_d100_A_32                                                                        |     99|\n",
      "|235   |  layer2_out_V_data_15_V_U                                                                    |fifo_w16_d100_A_33                                                                        |    100|\n",
      "|236   |  layer2_out_V_data_16_V_U                                                                    |fifo_w16_d100_A_34                                                                        |     99|\n",
      "|237   |  layer2_out_V_data_17_V_U                                                                    |fifo_w16_d100_A_35                                                                        |    101|\n",
      "|238   |  layer2_out_V_data_18_V_U                                                                    |fifo_w16_d100_A_36                                                                        |     99|\n",
      "|239   |  layer2_out_V_data_19_V_U                                                                    |fifo_w16_d100_A_37                                                                        |     99|\n",
      "|240   |  layer2_out_V_data_1_V_U                                                                     |fifo_w16_d100_A_38                                                                        |     99|\n",
      "|241   |  layer2_out_V_data_20_V_U                                                                    |fifo_w16_d100_A_39                                                                        |    101|\n",
      "|242   |  layer2_out_V_data_21_V_U                                                                    |fifo_w16_d100_A_40                                                                        |    100|\n",
      "|243   |  layer2_out_V_data_22_V_U                                                                    |fifo_w16_d100_A_41                                                                        |     99|\n",
      "|244   |  layer2_out_V_data_23_V_U                                                                    |fifo_w16_d100_A_42                                                                        |    100|\n",
      "|245   |  layer2_out_V_data_24_V_U                                                                    |fifo_w16_d100_A_43                                                                        |    100|\n",
      "|246   |  layer2_out_V_data_25_V_U                                                                    |fifo_w16_d100_A_44                                                                        |     99|\n",
      "|247   |  layer2_out_V_data_26_V_U                                                                    |fifo_w16_d100_A_45                                                                        |    100|\n",
      "|248   |  layer2_out_V_data_27_V_U                                                                    |fifo_w16_d100_A_46                                                                        |    100|\n",
      "|249   |  layer2_out_V_data_28_V_U                                                                    |fifo_w16_d100_A_47                                                                        |     99|\n",
      "|250   |  layer2_out_V_data_29_V_U                                                                    |fifo_w16_d100_A_48                                                                        |     99|\n",
      "|251   |  layer2_out_V_data_2_V_U                                                                     |fifo_w16_d100_A_49                                                                        |     99|\n",
      "|252   |  layer2_out_V_data_30_V_U                                                                    |fifo_w16_d100_A_50                                                                        |     99|\n",
      "|253   |  layer2_out_V_data_31_V_U                                                                    |fifo_w16_d100_A_51                                                                        |    102|\n",
      "|254   |  layer2_out_V_data_3_V_U                                                                     |fifo_w16_d100_A_52                                                                        |     99|\n",
      "|255   |  layer2_out_V_data_4_V_U                                                                     |fifo_w16_d100_A_53                                                                        |     99|\n",
      "|256   |  layer2_out_V_data_5_V_U                                                                     |fifo_w16_d100_A_54                                                                        |    100|\n",
      "|257   |  layer2_out_V_data_6_V_U                                                                     |fifo_w16_d100_A_55                                                                        |    100|\n",
      "|258   |  layer2_out_V_data_7_V_U                                                                     |fifo_w16_d100_A_56                                                                        |     99|\n",
      "|259   |  layer2_out_V_data_8_V_U                                                                     |fifo_w16_d100_A_57                                                                        |     99|\n",
      "|260   |  layer2_out_V_data_9_V_U                                                                     |fifo_w16_d100_A_58                                                                        |     99|\n",
      "|261   |  layer3_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_59                                                                        |    109|\n",
      "|262   |  layer3_out_V_data_10_V_U                                                                    |fifo_w16_d100_A_60                                                                        |    110|\n",
      "|263   |  layer3_out_V_data_11_V_U                                                                    |fifo_w16_d100_A_61                                                                        |    110|\n",
      "|264   |  layer3_out_V_data_12_V_U                                                                    |fifo_w16_d100_A_62                                                                        |    110|\n",
      "|265   |  layer3_out_V_data_13_V_U                                                                    |fifo_w16_d100_A_63                                                                        |    109|\n",
      "|266   |  layer3_out_V_data_14_V_U                                                                    |fifo_w16_d100_A_64                                                                        |    109|\n",
      "|267   |  layer3_out_V_data_15_V_U                                                                    |fifo_w16_d100_A_65                                                                        |    109|\n",
      "|268   |  layer3_out_V_data_16_V_U                                                                    |fifo_w16_d100_A_66                                                                        |    110|\n",
      "|269   |  layer3_out_V_data_17_V_U                                                                    |fifo_w16_d100_A_67                                                                        |    109|\n",
      "|270   |  layer3_out_V_data_18_V_U                                                                    |fifo_w16_d100_A_68                                                                        |    109|\n",
      "|271   |  layer3_out_V_data_19_V_U                                                                    |fifo_w16_d100_A_69                                                                        |    109|\n",
      "|272   |  layer3_out_V_data_1_V_U                                                                     |fifo_w16_d100_A_70                                                                        |    109|\n",
      "|273   |  layer3_out_V_data_20_V_U                                                                    |fifo_w16_d100_A_71                                                                        |    113|\n",
      "|274   |  layer3_out_V_data_21_V_U                                                                    |fifo_w16_d100_A_72                                                                        |    109|\n",
      "|275   |  layer3_out_V_data_22_V_U                                                                    |fifo_w16_d100_A_73                                                                        |    109|\n",
      "|276   |  layer3_out_V_data_23_V_U                                                                    |fifo_w16_d100_A_74                                                                        |    109|\n",
      "|277   |  layer3_out_V_data_24_V_U                                                                    |fifo_w16_d100_A_75                                                                        |    109|\n",
      "|278   |  layer3_out_V_data_25_V_U                                                                    |fifo_w16_d100_A_76                                                                        |    110|\n",
      "|279   |  layer3_out_V_data_26_V_U                                                                    |fifo_w16_d100_A_77                                                                        |    109|\n",
      "|280   |  layer3_out_V_data_27_V_U                                                                    |fifo_w16_d100_A_78                                                                        |    110|\n",
      "|281   |  layer3_out_V_data_28_V_U                                                                    |fifo_w16_d100_A_79                                                                        |    109|\n",
      "|282   |  layer3_out_V_data_29_V_U                                                                    |fifo_w16_d100_A_80                                                                        |    109|\n",
      "|283   |  layer3_out_V_data_2_V_U                                                                     |fifo_w16_d100_A_81                                                                        |    109|\n",
      "|284   |  layer3_out_V_data_30_V_U                                                                    |fifo_w16_d100_A_82                                                                        |    109|\n",
      "|285   |  layer3_out_V_data_31_V_U                                                                    |fifo_w16_d100_A_83                                                                        |    111|\n",
      "|286   |  layer3_out_V_data_3_V_U                                                                     |fifo_w16_d100_A_84                                                                        |    111|\n",
      "|287   |  layer3_out_V_data_4_V_U                                                                     |fifo_w16_d100_A_85                                                                        |    110|\n",
      "|288   |  layer3_out_V_data_5_V_U                                                                     |fifo_w16_d100_A_86                                                                        |    109|\n",
      "|289   |  layer3_out_V_data_6_V_U                                                                     |fifo_w16_d100_A_87                                                                        |    110|\n",
      "|290   |  layer3_out_V_data_7_V_U                                                                     |fifo_w16_d100_A_88                                                                        |    110|\n",
      "|291   |  layer3_out_V_data_8_V_U                                                                     |fifo_w16_d100_A_89                                                                        |    110|\n",
      "|292   |  layer3_out_V_data_9_V_U                                                                     |fifo_w16_d100_A_90                                                                        |    109|\n",
      "|293   |  layer4_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_91                                                                        |     87|\n",
      "|294   |  layer4_out_V_data_10_V_U                                                                    |fifo_w16_d100_A_92                                                                        |     88|\n",
      "|295   |  layer4_out_V_data_11_V_U                                                                    |fifo_w16_d100_A_93                                                                        |     88|\n",
      "|296   |  layer4_out_V_data_12_V_U                                                                    |fifo_w16_d100_A_94                                                                        |     88|\n",
      "|297   |  layer4_out_V_data_13_V_U                                                                    |fifo_w16_d100_A_95                                                                        |     87|\n",
      "|298   |  layer4_out_V_data_14_V_U                                                                    |fifo_w16_d100_A_96                                                                        |     87|\n",
      "|299   |  layer4_out_V_data_15_V_U                                                                    |fifo_w16_d100_A_97                                                                        |     87|\n",
      "|300   |  layer4_out_V_data_16_V_U                                                                    |fifo_w16_d100_A_98                                                                        |     88|\n",
      "|301   |  layer4_out_V_data_17_V_U                                                                    |fifo_w16_d100_A_99                                                                        |     88|\n",
      "|302   |  layer4_out_V_data_18_V_U                                                                    |fifo_w16_d100_A_100                                                                       |     87|\n",
      "|303   |  layer4_out_V_data_19_V_U                                                                    |fifo_w16_d100_A_101                                                                       |     88|\n",
      "|304   |  layer4_out_V_data_1_V_U                                                                     |fifo_w16_d100_A_102                                                                       |     96|\n",
      "|305   |  layer4_out_V_data_20_V_U                                                                    |fifo_w16_d100_A_103                                                                       |     87|\n",
      "|306   |  layer4_out_V_data_21_V_U                                                                    |fifo_w16_d100_A_104                                                                       |     87|\n",
      "|307   |  layer4_out_V_data_22_V_U                                                                    |fifo_w16_d100_A_105                                                                       |     87|\n",
      "|308   |  layer4_out_V_data_23_V_U                                                                    |fifo_w16_d100_A_106                                                                       |     88|\n",
      "|309   |  layer4_out_V_data_24_V_U                                                                    |fifo_w16_d100_A_107                                                                       |     89|\n",
      "|310   |  layer4_out_V_data_25_V_U                                                                    |fifo_w16_d100_A_108                                                                       |     87|\n",
      "|311   |  layer4_out_V_data_26_V_U                                                                    |fifo_w16_d100_A_109                                                                       |     87|\n",
      "|312   |  layer4_out_V_data_27_V_U                                                                    |fifo_w16_d100_A_110                                                                       |     87|\n",
      "|313   |  layer4_out_V_data_28_V_U                                                                    |fifo_w16_d100_A_111                                                                       |     88|\n",
      "|314   |  layer4_out_V_data_29_V_U                                                                    |fifo_w16_d100_A_112                                                                       |     87|\n",
      "|315   |  layer4_out_V_data_2_V_U                                                                     |fifo_w16_d100_A_113                                                                       |     87|\n",
      "|316   |  layer4_out_V_data_30_V_U                                                                    |fifo_w16_d100_A_114                                                                       |     88|\n",
      "|317   |  layer4_out_V_data_31_V_U                                                                    |fifo_w16_d100_A_115                                                                       |     88|\n",
      "|318   |  layer4_out_V_data_3_V_U                                                                     |fifo_w16_d100_A_116                                                                       |     88|\n",
      "|319   |  layer4_out_V_data_4_V_U                                                                     |fifo_w16_d100_A_117                                                                       |     87|\n",
      "|320   |  layer4_out_V_data_5_V_U                                                                     |fifo_w16_d100_A_118                                                                       |     87|\n",
      "|321   |  layer4_out_V_data_6_V_U                                                                     |fifo_w16_d100_A_119                                                                       |     88|\n",
      "|322   |  layer4_out_V_data_7_V_U                                                                     |fifo_w16_d100_A_120                                                                       |     87|\n",
      "|323   |  layer4_out_V_data_8_V_U                                                                     |fifo_w16_d100_A_121                                                                       |     87|\n",
      "|324   |  layer4_out_V_data_9_V_U                                                                     |fifo_w16_d100_A_122                                                                       |     87|\n",
      "|325   |  layer5_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_123                                                                       |     99|\n",
      "|326   |  layer5_out_V_data_1_V_U                                                                     |fifo_w16_d100_A_124                                                                       |     99|\n",
      "|327   |  layer5_out_V_data_2_V_U                                                                     |fifo_w16_d100_A_125                                                                       |     99|\n",
      "|328   |  layer5_out_V_data_3_V_U                                                                     |fifo_w16_d100_A_126                                                                       |     99|\n",
      "|329   |  layer5_out_V_data_4_V_U                                                                     |fifo_w16_d100_A_127                                                                       |    100|\n",
      "|330   |  layer5_out_V_data_5_V_U                                                                     |fifo_w16_d100_A_128                                                                       |    100|\n",
      "|331   |  layer5_out_V_data_6_V_U                                                                     |fifo_w16_d100_A_129                                                                       |     99|\n",
      "|332   |  layer5_out_V_data_7_V_U                                                                     |fifo_w16_d100_A_130                                                                       |     99|\n",
      "|333   |  layer5_out_V_data_8_V_U                                                                     |fifo_w16_d100_A_131                                                                       |     99|\n",
      "|334   |  layer6_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_132                                                                       |    109|\n",
      "|335   |  layer6_out_V_data_1_V_U                                                                     |fifo_w16_d100_A_133                                                                       |    109|\n",
      "|336   |  layer6_out_V_data_2_V_U                                                                     |fifo_w16_d100_A_134                                                                       |    109|\n",
      "|337   |  layer6_out_V_data_3_V_U                                                                     |fifo_w16_d100_A_135                                                                       |    109|\n",
      "|338   |  layer6_out_V_data_4_V_U                                                                     |fifo_w16_d100_A_136                                                                       |    109|\n",
      "|339   |  layer6_out_V_data_5_V_U                                                                     |fifo_w16_d100_A_137                                                                       |    109|\n",
      "|340   |  layer6_out_V_data_6_V_U                                                                     |fifo_w16_d100_A_138                                                                       |    109|\n",
      "|341   |  layer6_out_V_data_7_V_U                                                                     |fifo_w16_d100_A_139                                                                       |    110|\n",
      "|342   |  layer6_out_V_data_8_V_U                                                                     |fifo_w16_d100_A_140                                                                       |    110|\n",
      "|343   |  layer7_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_141                                                                       |     87|\n",
      "|344   |  layer7_out_V_data_1_V_U                                                                     |fifo_w16_d100_A_142                                                                       |     88|\n",
      "|345   |  layer7_out_V_data_2_V_U                                                                     |fifo_w16_d100_A_143                                                                       |     88|\n",
      "|346   |  layer7_out_V_data_3_V_U                                                                     |fifo_w16_d100_A_144                                                                       |     87|\n",
      "|347   |  layer7_out_V_data_4_V_U                                                                     |fifo_w16_d100_A_145                                                                       |     87|\n",
      "|348   |  layer7_out_V_data_5_V_U                                                                     |fifo_w16_d100_A_146                                                                       |     88|\n",
      "|349   |  layer7_out_V_data_6_V_U                                                                     |fifo_w16_d100_A_147                                                                       |     87|\n",
      "|350   |  layer7_out_V_data_7_V_U                                                                     |fifo_w16_d100_A_148                                                                       |     89|\n",
      "|351   |  layer7_out_V_data_8_V_U                                                                     |fifo_w16_d100_A_149                                                                       |     87|\n",
      "|352   |  layer8_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_150                                                                       |    109|\n",
      "|353   |  layer9_out_V_data_0_V_U                                                                     |fifo_w16_d100_A_151                                                                       |    108|\n",
      "|354   |  pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_U0                     |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s                    |    613|\n",
      "|355   |    line_buffer_Array_V_3_0_0_U                                                               |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu          |     35|\n",
      "|356   |      pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu_core_U |pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config10_s_line_bcgu_core     |     32|\n",
      "|357   |  pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_U0                      |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s                     |   1647|\n",
      "|358   |    line_buffer_Array_V_5_0_0_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq          |     64|\n",
      "|359   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__1  |     64|\n",
      "|360   |    line_buffer_Array_V_5_0_1_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_183      |     64|\n",
      "|361   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__2  |     64|\n",
      "|362   |    line_buffer_Array_V_5_0_2_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_184      |     64|\n",
      "|363   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__3  |     64|\n",
      "|364   |    line_buffer_Array_V_5_0_3_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_185      |     64|\n",
      "|365   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__4  |     64|\n",
      "|366   |    line_buffer_Array_V_5_0_4_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_186      |     64|\n",
      "|367   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__5  |     64|\n",
      "|368   |    line_buffer_Array_V_5_0_5_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_187      |     64|\n",
      "|369   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__6  |     64|\n",
      "|370   |    line_buffer_Array_V_5_0_6_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_188      |     64|\n",
      "|371   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__7  |     64|\n",
      "|372   |    line_buffer_Array_V_5_0_7_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_189      |     69|\n",
      "|373   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core__8  |     64|\n",
      "|374   |    line_buffer_Array_V_5_0_8_U                                                               |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_190      |     64|\n",
      "|375   |      pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core_U |pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7_s_line_bubPq_core     |     64|\n",
      "|376   |  pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0                                 |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s                                |   6083|\n",
      "|377   |    line_buffer_Array_V_4_0_0_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi          |    112|\n",
      "|378   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__1  |    112|\n",
      "|379   |    line_buffer_Array_V_4_0_10_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_152      |    112|\n",
      "|380   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__11 |    112|\n",
      "|381   |    line_buffer_Array_V_4_0_11_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_153      |    112|\n",
      "|382   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__12 |    112|\n",
      "|383   |    line_buffer_Array_V_4_0_12_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_154      |    112|\n",
      "|384   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__13 |    112|\n",
      "|385   |    line_buffer_Array_V_4_0_13_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_155      |    112|\n",
      "|386   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__14 |    112|\n",
      "|387   |    line_buffer_Array_V_4_0_14_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_156      |    112|\n",
      "|388   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__15 |    112|\n",
      "|389   |    line_buffer_Array_V_4_0_15_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_157      |    112|\n",
      "|390   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__16 |    112|\n",
      "|391   |    line_buffer_Array_V_4_0_16_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_158      |    112|\n",
      "|392   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__17 |    112|\n",
      "|393   |    line_buffer_Array_V_4_0_17_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_159      |    112|\n",
      "|394   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__18 |    112|\n",
      "|395   |    line_buffer_Array_V_4_0_18_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_160      |    112|\n",
      "|396   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__19 |    112|\n",
      "|397   |    line_buffer_Array_V_4_0_19_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_161      |    112|\n",
      "|398   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__20 |    112|\n",
      "|399   |    line_buffer_Array_V_4_0_1_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_162      |    112|\n",
      "|400   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__2  |    112|\n",
      "|401   |    line_buffer_Array_V_4_0_20_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_163      |    112|\n",
      "|402   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__21 |    112|\n",
      "|403   |    line_buffer_Array_V_4_0_21_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_164      |    112|\n",
      "|404   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__22 |    112|\n",
      "|405   |    line_buffer_Array_V_4_0_22_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_165      |    112|\n",
      "|406   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__23 |    112|\n",
      "|407   |    line_buffer_Array_V_4_0_23_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_166      |    112|\n",
      "|408   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__24 |    112|\n",
      "|409   |    line_buffer_Array_V_4_0_24_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_167      |    112|\n",
      "|410   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__25 |    112|\n",
      "|411   |    line_buffer_Array_V_4_0_25_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_168      |    112|\n",
      "|412   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__26 |    112|\n",
      "|413   |    line_buffer_Array_V_4_0_26_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_169      |    112|\n",
      "|414   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__27 |    112|\n",
      "|415   |    line_buffer_Array_V_4_0_27_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_170      |    112|\n",
      "|416   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__28 |    112|\n",
      "|417   |    line_buffer_Array_V_4_0_28_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_171      |    112|\n",
      "|418   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__29 |    112|\n",
      "|419   |    line_buffer_Array_V_4_0_29_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_172      |    112|\n",
      "|420   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__30 |    112|\n",
      "|421   |    line_buffer_Array_V_4_0_2_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_173      |    112|\n",
      "|422   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__3  |    112|\n",
      "|423   |    line_buffer_Array_V_4_0_30_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_174      |    112|\n",
      "|424   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__31 |    112|\n",
      "|425   |    line_buffer_Array_V_4_0_31_U                                                              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_175      |    115|\n",
      "|426   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core     |    112|\n",
      "|427   |    line_buffer_Array_V_4_0_3_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_176      |    112|\n",
      "|428   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__4  |    112|\n",
      "|429   |    line_buffer_Array_V_4_0_4_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_177      |    112|\n",
      "|430   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__5  |    112|\n",
      "|431   |    line_buffer_Array_V_4_0_5_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_178      |    112|\n",
      "|432   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__6  |    112|\n",
      "|433   |    line_buffer_Array_V_4_0_6_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_179      |    112|\n",
      "|434   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__7  |    112|\n",
      "|435   |    line_buffer_Array_V_4_0_7_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_180      |    112|\n",
      "|436   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__8  |    112|\n",
      "|437   |    line_buffer_Array_V_4_0_8_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_181      |    112|\n",
      "|438   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__9  |    112|\n",
      "|439   |    line_buffer_Array_V_4_0_9_U                                                               |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_182      |    112|\n",
      "|440   |      pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core_U |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi_core__10 |    112|\n",
      "|441   |  relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_U0                      |relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13_s                     |    658|\n",
      "|442   |  relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0                         |relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_s                        |     68|\n",
      "|443   |  relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0                       |relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s                      |   1653|\n",
      "|444   |  relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0                         |relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_s                        |    497|\n",
      "|445   |  sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0                              |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s                             |     84|\n",
      "|446   |    regslice_both_res_V_data_V_U                                                              |regslice_both                                                                             |     47|\n",
      "|447   |      ibuf_inst                                                                               |xil_defaultlib_ibuf                                                                       |     30|\n",
      "|448   |      obuf_inst                                                                               |xil_defaultlib_obuf                                                                       |     14|\n",
      "|449   |    sigmoid_table2_U                                                                          |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2              |     19|\n",
      "|450   |      sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom_U      |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_s_sigmoid_table2_rom          |     19|\n",
      "|451   |  start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0_U           |start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_9u_config5_U0           |     11|\n",
      "|452   |  start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0_U            |start_for_conv_2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_1u_config8_U0            |     12|\n",
      "|453   |  start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0_U               |start_for_dense_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_1u_config14_U0               |     12|\n",
      "|454   |  start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0_U               |start_for_dense_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_13u_config12_U0               |     13|\n",
      "|455   |  start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ_U          |start_for_pooling2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config1civ          |     11|\n",
      "|456   |  start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv_U          |start_for_pooling2d_cl_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_config7chv          |     10|\n",
      "|457   |  start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_U                     |start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0                     |     11|\n",
      "|458   |  start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv_U          |start_for_relu_array_ap_fixed_13u_array_ap_fixed_16_6_5_3_0_13u_relu_config13cjv          |     12|\n",
      "|459   |  start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0_U             |start_for_relu_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_relu_config9_U0             |     14|\n",
      "|460   |  start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_U           |start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0           |     10|\n",
      "|461   |  start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0_U             |start_for_relu_array_ap_fixed_9u_array_ap_fixed_16_6_5_3_0_9u_relu_config6_U0             |     14|\n",
      "|462   |  start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0_U                  |start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config15_U0                  |     12|\n",
      "+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:02:33 . Memory (MB): peak = 2954.871 ; gain = 1453.043 ; free physical = 627 ; free virtual = 100903\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 384 warnings.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Synthesis Optimization Runtime : Time (s): cpu = 00:02:36 ; elapsed = 00:02:34 . Memory (MB): peak = 2958.781 ; gain = 1456.953 ; free physical = 6264 ; free virtual = 106540\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:34 . Memory (MB): peak = 2958.781 ; gain = 1456.953 ; free physical = 6275 ; free virtual = 106537\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2958.781 ; gain = 0.000 ; free physical = 6205 ; free virtual = 106461\n",
      "INFO: [Netlist 29-17] Analyzing 7565 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.441 ; gain = 0.000 ; free physical = 6122 ; free virtual = 106382\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 62 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instance \n",
      "  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 55 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "953 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:02:49 ; elapsed = 00:02:58 . Memory (MB): peak = 3048.441 ; gain = 1570.559 ; free physical = 6333 ; free virtual = 106594\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 02:46:33 2023...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h3m13s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 568.35 seconds; peak allocated memory: 1.167 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Jul  7 02:46:44 2023...\n",
      "Implementation report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSimResults': [['0.5']],\n",
       " 'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.156',\n",
       "  'BestLatency': '8808327',\n",
       "  'WorstLatency': '8808328',\n",
       "  'IntervalMin': '104750',\n",
       "  'IntervalMax': '8804902',\n",
       "  'BRAM_18K': '157',\n",
       "  'DSP': '6',\n",
       "  'FF': '56603',\n",
       "  'LUT': '120132',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '624',\n",
       "  'AvailableDSP': '1728',\n",
       "  'AvailableFF': '460800',\n",
       "  'AvailableLUT': '230400',\n",
       "  'AvailableURAM': '96'},\n",
       " 'VivadoSynthReport': {'LUT': '62558',\n",
       "  'FF': '45284',\n",
       "  'BRAM_18K': '77.5',\n",
       "  'URAM': '0',\n",
       "  'DSP48E': '6'},\n",
       " 'CosimReport': {'RTL': 'Verilog',\n",
       "  'Status': 'Fail',\n",
       "  'LatencyMin': 'NA',\n",
       "  'LatencyMax': 'NA',\n",
       "  'IntervalMin': 'NA',\n",
       "  'IntervalMax': 'NA'}}"
      ]
     },
     "execution_count": 124,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.9"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
