// Seed: 3999953828
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    output wire id_3,
    output supply0 id_4,
    output uwire id_5
    , id_19,
    output uwire id_6,
    output wire id_7,
    output tri0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output tri0 id_14,
    input uwire id_15,
    output tri1 id_16,
    output wire id_17
);
  wire id_20;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2
    , id_18,
    input wor id_3,
    input wire id_4,
    output supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    output logic id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13
    , id_19,
    input wand id_14,
    input wor id_15,
    output uwire id_16
);
  assign id_18 = id_0;
  always disable id_20;
  assign id_20 = 1;
  always id_8 <= id_6;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_5,
      id_9,
      id_1,
      id_9,
      id_16,
      id_9,
      id_9,
      id_9,
      id_6,
      id_0,
      id_10,
      id_16,
      id_16,
      id_0,
      id_9,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
