

================================================================
== Vivado HLS Report for 'subconv_3x3_8_no_rel'
================================================================
* Date:           Sat Dec 22 04:11:09 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  234337|  234337|  234337|  234337|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  234336|  234336|      4882|          -|          -|    48|    no    |
        | + Loop 1.1              |    4880|    4880|       610|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     608|     608|        76|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	14  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (28)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:801
:0  br label %.loopexit


 <State 2>: 5.95ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_2, %.loopexit.loopexit ]

ST_2: phi_mul (31)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i13 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (32)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i13 %phi_mul, 86

ST_2: co_cast (33)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:3  %co_cast = zext i6 %co to i32

ST_2: co_cast_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:4  %co_cast_cast = zext i6 %co to i9

ST_2: tmp_54 (35)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:5  %tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl2_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.loopexit:6  %p_shl2_cast = zext i8 %tmp_54 to i9

ST_2: tmp_55 (37)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807
.loopexit:7  %tmp_55 = sub i9 %p_shl2_cast, %co_cast_cast

ST_2: tmp_60_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.loopexit:8  %tmp_60_cast = sext i9 %tmp_55 to i10

ST_2: tmp_56 (39)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:9  %tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:10  %p_shl_cast = zext i9 %tmp_56 to i10

ST_2: tmp_57 (41)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:11  %tmp_57 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.loopexit:12  %p_shl1_cast = zext i7 %tmp_57 to i10

ST_2: tmp_58 (43)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:811
.loopexit:13  %tmp_58 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond5 (44)  [1/1] 3.88ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:14  %exitcond5 = icmp eq i6 %co, -16

ST_2: empty (45)  [1/1] 0.00ns
.loopexit:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_2 (46)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:16  %co_2 = add i6 %co, 1

ST_2: StgValue_34 (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.loopexit:17  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: tmp_59 (49)  [1/1] 3.88ns  loc: acceleartor_hls_final_solution/components.cpp:801
.preheader47.preheader:0  %tmp_59 = icmp ult i6 %co, 24

ST_2: tmp_60 (50)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:801
.preheader47.preheader:1  %tmp_60 = add i6 %co, -24

ST_2: arrayNo (51)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:801
.preheader47.preheader:2  %arrayNo = select i1 %tmp_59, i6 %co, i6 %tmp_60

ST_2: arrayNo_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:801
.preheader47.preheader:3  %arrayNo_cast = zext i6 %arrayNo to i32

ST_2: tmp_61 (53)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_61 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %phi_mul, i32 11, i32 12)

ST_2: tmp_62 (54)  [1/1] 0.00ns
.preheader47.preheader:5  %tmp_62 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_61, i3 0)

ST_2: p_shl3_cast (55)  [1/1] 0.00ns
.preheader47.preheader:6  %p_shl3_cast = zext i5 %tmp_62 to i10

ST_2: tmp_63 (56)  [1/1] 0.00ns
.preheader47.preheader:7  %tmp_63 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_61, i1 false)

ST_2: p_shl4_cast (57)  [1/1] 0.00ns
.preheader47.preheader:8  %p_shl4_cast = zext i3 %tmp_63 to i10

ST_2: tmp_64 (58)  [1/1] 2.33ns
.preheader47.preheader:9  %tmp_64 = add i10 %p_shl3_cast, %p_shl4_cast

ST_2: bias_V_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810
.preheader47.preheader:10  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_46 (60)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:802
.preheader47.preheader:11  br label %.preheader47

ST_2: StgValue_47 (243)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:840
:0  ret void


 <State 3>: 4.66ns
ST_3: h (62)  [1/1] 0.00ns
.preheader47:0  %h = phi i4 [ %h_2, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:1  %h_cast9_cast = zext i4 %h to i10

ST_3: tmp_65 (64)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:2  %tmp_65 = add i10 %h_cast9_cast, %tmp_58

ST_3: tmp_66 (65)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:3  %tmp_66 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_65, i3 0)

ST_3: p_shl5_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:4  %p_shl5_cast = zext i13 %tmp_66 to i14

ST_3: tmp_67 (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:5  %tmp_67 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_65, i1 false)

ST_3: p_shl6_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:6  %p_shl6_cast = zext i11 %tmp_67 to i14

ST_3: tmp_68 (69)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader47:7  %tmp_68 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond6 (70)  [1/1] 3.10ns  loc: acceleartor_hls_final_solution/components.cpp:802
.preheader47:8  %exitcond6 = icmp eq i4 %h, -7

ST_3: empty_45 (71)  [1/1] 0.00ns
.preheader47:9  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_58 (72)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:802
.preheader47:10  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: StgValue_59 (74)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader46.preheader:0  br label %.preheader46

ST_3: StgValue_60 (241)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (76)  [1/1] 0.00ns
.preheader46:0  %w = phi i4 [ %w_2, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader46:1  %w_cast8_cast = zext i4 %w to i14

ST_4: tmp_69 (78)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader46:2  %tmp_69 = add i14 %tmp_68, %w_cast8_cast

ST_4: tmp_75_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader46:3  %tmp_75_cast = zext i14 %tmp_69 to i32

ST_4: output_V_addr (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:811
.preheader46:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_75_cast

ST_4: exitcond7 (81)  [1/1] 3.10ns  loc: acceleartor_hls_final_solution/components.cpp:803
.preheader46:5  %exitcond7 = icmp eq i4 %w, -7

ST_4: empty_46 (82)  [1/1] 0.00ns
.preheader46:6  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_68 (83)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:803
.preheader46:7  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_69 (85)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_2 (238)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:802
:0  %h_2 = add i4 %h, 1

ST_4: StgValue_71 (239)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:802
:1  br label %.preheader47


 <State 5>: 4.64ns
ST_5: p_Val2_s (87)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_14, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (88)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_2, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m_cast7_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %m_cast7_cast = zext i2 %m to i10

ST_5: tmp_70 (90)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_70 = add i10 %m_cast7_cast, %tmp_60_cast

ST_5: tmp_71 (91)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node tmp_72)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_71 = shl i10 %tmp_70, 2

ST_5: tmp_72 (92)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %tmp_72 = sub i10 %tmp_71, %tmp_70

ST_5: exitcond8 (93)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:805
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_47 (94)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_2 (95)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:805
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  %m_2 = add i2 1, %m

ST_5: StgValue_81 (96)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:805
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (98)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:0  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i4

ST_5: tmp_20 (100)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:2  %tmp_20 = add i4 %tmp2_cast, %h

ST_5: p_Val2_11 (220)  [2/2] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:1  %p_Val2_11 = load i8* %bias_V_addr, align 1


 <State 6>: 4.63ns
ST_6: tmp_24_cast_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:3  %tmp_24_cast_cast = zext i4 %tmp_20 to i10

ST_6: tmp_73 (102)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:4  %tmp_73 = add i10 %tmp_24_cast_cast, %tmp_64

ST_6: tmp_75 (103)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:5  %tmp_75 = trunc i10 %tmp_73 to i6

ST_6: p_shl8_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:6  %p_shl8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_75, i3 0)

ST_6: tmp_76 (105)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:7  %tmp_76 = trunc i10 %tmp_73 to i8

ST_6: p_shl9_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:8  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_76, i1 false)

ST_6: tmp_74 (107)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader.preheader:9  %tmp_74 = add i9 %p_shl8_cast, %p_shl9_cast

ST_6: StgValue_93 (108)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:806
.preheader.preheader:10  br label %.preheader


 <State 7>: 6.85ns
ST_7: p_Val2_14 (110)  [1/1] 0.00ns
.preheader:0  %p_Val2_14 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_2, %_ifconv ]

ST_7: n_cast6_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader:2  %n_cast6_cast = zext i2 %n to i10

ST_7: tmp_77 (113)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader:3  %tmp_77 = add i10 %tmp_72, %n_cast6_cast

ST_7: tmp_83_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader:4  %tmp_83_cast = zext i10 %tmp_77 to i32

ST_7: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_83_cast

ST_7: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:806
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_7: empty_48 (117)  [1/1] 0.00ns
.preheader:7  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_2 (118)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:806
.preheader:8  %n_2 = add i2 %n, 1

ST_7: StgValue_103 (119)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:806
.preheader:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp3 (121)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:0  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i4

ST_7: tmp_21 (123)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:2  %tmp_21 = add i4 %tmp3_cast, %w

ST_7: tmp_28_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:3  %tmp_28_cast_cast = zext i4 %tmp_21 to i9

ST_7: tmp_78 (125)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:4  %tmp_78 = add i9 %tmp_28_cast_cast, %tmp_74

ST_7: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_110 (217)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_84_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:5  %tmp_84_cast = zext i9 %tmp_78 to i32

ST_8: buffer1_1_48_8x8_p_V (127)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:6  %buffer1_1_48_8x8_p_V = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_14, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_1 (128)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:7  %buffer1_1_48_8x8_p_V_1 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_16, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_2 (129)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:8  %buffer1_1_48_8x8_p_V_2 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_7, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_3 (130)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:9  %buffer1_1_48_8x8_p_V_3 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_24, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_4 (131)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:10  %buffer1_1_48_8x8_p_V_4 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_1, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_5 (132)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:11  %buffer1_1_48_8x8_p_V_5 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_6, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_6 (133)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:12  %buffer1_1_48_8x8_p_V_6 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_8, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_7 (134)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:13  %buffer1_1_48_8x8_p_V_7 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_21, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_8 (135)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:14  %buffer1_1_48_8x8_p_V_8 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_22, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_9 (136)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:15  %buffer1_1_48_8x8_p_V_9 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_20, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_10 (137)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:16  %buffer1_1_48_8x8_p_V_10 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_23, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_11 (138)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:17  %buffer1_1_48_8x8_p_V_11 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_15, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_12 (139)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:18  %buffer1_1_48_8x8_p_V_12 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_11, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_13 (140)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:19  %buffer1_1_48_8x8_p_V_13 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_10, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_14 (141)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:20  %buffer1_1_48_8x8_p_V_14 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_4, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_15 (142)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:21  %buffer1_1_48_8x8_p_V_15 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_18, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_16 (143)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:22  %buffer1_1_48_8x8_p_V_16 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_19, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_17 (144)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:23  %buffer1_1_48_8x8_p_V_17 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_12, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_18 (145)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:24  %buffer1_1_48_8x8_p_V_18 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_9, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_19 (146)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:25  %buffer1_1_48_8x8_p_V_19 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_5, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_20 (147)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:26  %buffer1_1_48_8x8_p_V_20 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_13, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_21 (148)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:27  %buffer1_1_48_8x8_p_V_21 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_3, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_22 (149)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:28  %buffer1_1_48_8x8_p_V_22 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_2, i32 0, i32 %tmp_84_cast

ST_8: buffer1_1_48_8x8_p_V_23 (150)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:29  %buffer1_1_48_8x8_p_V_23 = getelementptr [200 x i8]* @buffer1_1_48_8x8_p_V_17, i32 0, i32 %tmp_84_cast

ST_8: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_48_8x8_p_V_24 (153)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:32  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_8: buffer1_1_48_8x8_p_V_25 (154)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:33  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

ST_8: buffer1_1_48_8x8_p_V_26 (155)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:34  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_8: buffer1_1_48_8x8_p_V_27 (156)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:35  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_8: buffer1_1_48_8x8_p_V_28 (157)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:36  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_8: buffer1_1_48_8x8_p_V_29 (158)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:37  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_8: buffer1_1_48_8x8_p_V_30 (159)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:38  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_8: buffer1_1_48_8x8_p_V_31 (160)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:39  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_8: buffer1_1_48_8x8_p_V_32 (161)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:40  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_8: buffer1_1_48_8x8_p_V_33 (162)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:41  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_8: buffer1_1_48_8x8_p_V_34 (163)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:42  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_8: buffer1_1_48_8x8_p_V_35 (164)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:43  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_8: buffer1_1_48_8x8_p_V_36 (165)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:44  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_8: buffer1_1_48_8x8_p_V_37 (166)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:45  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_8: buffer1_1_48_8x8_p_V_38 (167)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:46  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_8: buffer1_1_48_8x8_p_V_39 (168)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:47  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_8: buffer1_1_48_8x8_p_V_40 (169)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:48  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_8: buffer1_1_48_8x8_p_V_41 (170)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:49  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_8: buffer1_1_48_8x8_p_V_42 (171)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:50  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_8: buffer1_1_48_8x8_p_V_43 (172)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:51  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_8: buffer1_1_48_8x8_p_V_44 (173)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:52  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_8: buffer1_1_48_8x8_p_V_45 (174)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:53  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_8: buffer1_1_48_8x8_p_V_46 (175)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:54  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_8: buffer1_1_48_8x8_p_V_47 (176)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:55  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_10, align 1


 <State 9>: 6.46ns
ST_9: buffer1_1_48_8x8_p_V_24 (153)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:32  %buffer1_1_48_8x8_p_V_24 = load i8* %buffer1_1_48_8x8_p_V_3, align 1

ST_9: buffer1_1_48_8x8_p_V_25 (154)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:33  %buffer1_1_48_8x8_p_V_25 = load i8* %buffer1_1_48_8x8_p_V_4, align 1

ST_9: buffer1_1_48_8x8_p_V_26 (155)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:34  %buffer1_1_48_8x8_p_V_26 = load i8* %buffer1_1_48_8x8_p_V_22, align 1

ST_9: buffer1_1_48_8x8_p_V_27 (156)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:35  %buffer1_1_48_8x8_p_V_27 = load i8* %buffer1_1_48_8x8_p_V_21, align 1

ST_9: buffer1_1_48_8x8_p_V_28 (157)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:36  %buffer1_1_48_8x8_p_V_28 = load i8* %buffer1_1_48_8x8_p_V_14, align 1

ST_9: buffer1_1_48_8x8_p_V_29 (158)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:37  %buffer1_1_48_8x8_p_V_29 = load i8* %buffer1_1_48_8x8_p_V_19, align 1

ST_9: buffer1_1_48_8x8_p_V_30 (159)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:38  %buffer1_1_48_8x8_p_V_30 = load i8* %buffer1_1_48_8x8_p_V_5, align 1

ST_9: buffer1_1_48_8x8_p_V_31 (160)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:39  %buffer1_1_48_8x8_p_V_31 = load i8* %buffer1_1_48_8x8_p_V_2, align 1

ST_9: buffer1_1_48_8x8_p_V_32 (161)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:40  %buffer1_1_48_8x8_p_V_32 = load i8* %buffer1_1_48_8x8_p_V_6, align 1

ST_9: buffer1_1_48_8x8_p_V_33 (162)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:41  %buffer1_1_48_8x8_p_V_33 = load i8* %buffer1_1_48_8x8_p_V_18, align 1

ST_9: buffer1_1_48_8x8_p_V_34 (163)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:42  %buffer1_1_48_8x8_p_V_34 = load i8* %buffer1_1_48_8x8_p_V_13, align 1

ST_9: buffer1_1_48_8x8_p_V_35 (164)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:43  %buffer1_1_48_8x8_p_V_35 = load i8* %buffer1_1_48_8x8_p_V_12, align 1

ST_9: buffer1_1_48_8x8_p_V_36 (165)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:44  %buffer1_1_48_8x8_p_V_36 = load i8* %buffer1_1_48_8x8_p_V_17, align 1

ST_9: buffer1_1_48_8x8_p_V_37 (166)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:45  %buffer1_1_48_8x8_p_V_37 = load i8* %buffer1_1_48_8x8_p_V_20, align 1

ST_9: buffer1_1_48_8x8_p_V_38 (167)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:46  %buffer1_1_48_8x8_p_V_38 = load i8* %buffer1_1_48_8x8_p_V, align 1

ST_9: buffer1_1_48_8x8_p_V_39 (168)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:47  %buffer1_1_48_8x8_p_V_39 = load i8* %buffer1_1_48_8x8_p_V_11, align 1

ST_9: buffer1_1_48_8x8_p_V_40 (169)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:48  %buffer1_1_48_8x8_p_V_40 = load i8* %buffer1_1_48_8x8_p_V_1, align 1

ST_9: buffer1_1_48_8x8_p_V_41 (170)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:49  %buffer1_1_48_8x8_p_V_41 = load i8* %buffer1_1_48_8x8_p_V_23, align 1

ST_9: buffer1_1_48_8x8_p_V_42 (171)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:50  %buffer1_1_48_8x8_p_V_42 = load i8* %buffer1_1_48_8x8_p_V_15, align 1

ST_9: buffer1_1_48_8x8_p_V_43 (172)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:51  %buffer1_1_48_8x8_p_V_43 = load i8* %buffer1_1_48_8x8_p_V_16, align 1

ST_9: buffer1_1_48_8x8_p_V_44 (173)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:52  %buffer1_1_48_8x8_p_V_44 = load i8* %buffer1_1_48_8x8_p_V_9, align 1

ST_9: buffer1_1_48_8x8_p_V_45 (174)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:53  %buffer1_1_48_8x8_p_V_45 = load i8* %buffer1_1_48_8x8_p_V_7, align 1

ST_9: buffer1_1_48_8x8_p_V_46 (175)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:54  %buffer1_1_48_8x8_p_V_46 = load i8* %buffer1_1_48_8x8_p_V_8, align 1

ST_9: buffer1_1_48_8x8_p_V_47 (176)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:55  %buffer1_1_48_8x8_p_V_47 = load i8* %buffer1_1_48_8x8_p_V_10, align 1

ST_9: tmp_18 (177)  [1/1] 3.20ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:56  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_48_8x8_p_V_24, i8 %buffer1_1_48_8x8_p_V_25, i8 %buffer1_1_48_8x8_p_V_26, i8 %buffer1_1_48_8x8_p_V_27, i8 %buffer1_1_48_8x8_p_V_28, i8 %buffer1_1_48_8x8_p_V_29, i8 %buffer1_1_48_8x8_p_V_30, i8 %buffer1_1_48_8x8_p_V_31, i8 %buffer1_1_48_8x8_p_V_32, i8 %buffer1_1_48_8x8_p_V_33, i8 %buffer1_1_48_8x8_p_V_34, i8 %buffer1_1_48_8x8_p_V_35, i8 %buffer1_1_48_8x8_p_V_36, i8 %buffer1_1_48_8x8_p_V_37, i8 %buffer1_1_48_8x8_p_V_38, i8 %buffer1_1_48_8x8_p_V_39, i8 %buffer1_1_48_8x8_p_V_40, i8 %buffer1_1_48_8x8_p_V_41, i8 %buffer1_1_48_8x8_p_V_42, i8 %buffer1_1_48_8x8_p_V_43, i8 %buffer1_1_48_8x8_p_V_44, i8 %buffer1_1_48_8x8_p_V_45, i8 %buffer1_1_48_8x8_p_V_46, i8 %buffer1_1_48_8x8_p_V_47, i32 %arrayNo_cast)


 <State 10>: 6.43ns
ST_10: OP1_V (152)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (178)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:57  %OP2_V = sext i8 %tmp_18 to i16

ST_10: p_Val2_1 (179)  [1/1] 6.43ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:58  %p_Val2_1 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_80 (185)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:64  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_22 (180)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:59  %tmp_22 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_14, i6 0)

ST_11: tmp_30_cast (181)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:60  %tmp_30_cast = sext i14 %tmp_22 to i16

ST_11: p_Val2_15 (182)  [1/1] 2.39ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:61  %p_Val2_15 = add i16 %tmp_30_cast, %p_Val2_1

ST_11: signbit (183)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)

ST_11: p_Val2_16 (184)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:63  %p_Val2_16 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_15, i32 6, i32 13)

ST_11: tmp_23 (186)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:65  %tmp_23 = zext i1 %tmp_80 to i8

ST_11: tmp_81 (187)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node carry)
_ifconv:66  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 13)

ST_11: p_Val2_17 (188)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:67  %p_Val2_17 = add i8 %p_Val2_16, %tmp_23

ST_11: newsignbit (189)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_17, i32 7)

ST_11: tmp_24 (190)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node carry)
_ifconv:69  %tmp_24 = xor i1 %newsignbit, true

ST_11: carry (191)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_81, %tmp_24

ST_11: tmp_25 (193)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:72  %tmp_25 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_15, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_83 (192)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 14)

ST_12: Range1_all_ones (194)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_25, -1

ST_12: Range1_all_zeros (195)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_25, 0

ST_12: deleted_zeros (196)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_26 (197)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_26 = xor i1 %tmp_83, true

ST_12: p_41_i_i (198)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_26

ST_12: deleted_ones (199)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (200)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (201)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i2 (202)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i2 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_27 (203)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807
_ifconv:82  %tmp_27 = xor i1 %signbit, true

ST_12: overflow (204)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i2, %tmp_27

ST_12: brmerge40_demorgan_i (205)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (206)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (207)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (208)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (209)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (210)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_27

ST_13: underflow_not (211)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_16_mux (212)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ifconv:91  %p_Val2_16_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_17

ST_13: p_Val2_s_49 (213)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:807 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_s_49 = select i1 %underflow, i8 -128, i8 %p_Val2_17

ST_13: sum_V (214)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:807 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_16_mux, i8 %p_Val2_s_49

ST_13: StgValue_224 (215)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:806
_ifconv:94  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp (219)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:0  %tmp = sext i8 %p_Val2_s to i9

ST_14: p_Val2_11 (220)  [1/2] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:1  %p_Val2_11 = load i8* %bias_V_addr, align 1

ST_14: tmp_s (221)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:2  %tmp_s = sext i8 %p_Val2_11 to i9

ST_14: p_Val2_12 (222)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:3  %p_Val2_12 = add i9 %tmp_s, %tmp

ST_14: isneg (223)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_12, i32 8)

ST_14: result_V (224)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:5  %result_V = add i8 %p_Val2_11, %p_Val2_s

ST_14: newsignbit_3 (225)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810
_ifconv1:6  %newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_19 (226)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_19 = xor i1 %newsignbit_3, true

ST_15: underflow_3 (227)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_3 = and i1 %isneg, %tmp_19

ST_15: brmerge_i_i (228)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_3

ST_15: isneg_not (229)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (230)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_3, %isneg_not

ST_15: result_V_mux (231)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:810 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (232)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:810 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_3, i8 -128, i8 %result_V

ST_15: result_1 (233)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:810 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: StgValue_240 (234)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:811
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_2 (235)  [1/1] 2.35ns  loc: acceleartor_hls_final_solution/components.cpp:803
_ifconv1:16  %w_2 = add i4 %w, 1

ST_15: StgValue_242 (236)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:803
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_48_8x8_p_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16             (br               ) [ 0111111111111111]
co                      (phi              ) [ 0010000000000000]
phi_mul                 (phi              ) [ 0010000000000000]
next_mul                (add              ) [ 0111111111111111]
co_cast                 (zext             ) [ 0000000000000000]
co_cast_cast            (zext             ) [ 0000000000000000]
tmp_54                  (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast             (zext             ) [ 0000000000000000]
tmp_55                  (sub              ) [ 0000000000000000]
tmp_60_cast             (sext             ) [ 0001111111111111]
tmp_56                  (bitconcatenate   ) [ 0000000000000000]
p_shl_cast              (zext             ) [ 0000000000000000]
tmp_57                  (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast             (zext             ) [ 0000000000000000]
tmp_58                  (add              ) [ 0001111111111111]
exitcond5               (icmp             ) [ 0011111111111111]
empty                   (speclooptripcount) [ 0000000000000000]
co_2                    (add              ) [ 0111111111111111]
StgValue_34             (br               ) [ 0000000000000000]
tmp_59                  (icmp             ) [ 0000000000000000]
tmp_60                  (add              ) [ 0000000000000000]
arrayNo                 (select           ) [ 0000000000000000]
arrayNo_cast            (zext             ) [ 0001111111111111]
tmp_61                  (partselect       ) [ 0000000000000000]
tmp_62                  (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast             (zext             ) [ 0000000000000000]
tmp_63                  (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast             (zext             ) [ 0000000000000000]
tmp_64                  (add              ) [ 0001111111111111]
bias_V_addr             (getelementptr    ) [ 0001111111111111]
StgValue_46             (br               ) [ 0011111111111111]
StgValue_47             (ret              ) [ 0000000000000000]
h                       (phi              ) [ 0001111111111111]
h_cast9_cast            (zext             ) [ 0000000000000000]
tmp_65                  (add              ) [ 0000000000000000]
tmp_66                  (bitconcatenate   ) [ 0000000000000000]
p_shl5_cast             (zext             ) [ 0000000000000000]
tmp_67                  (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast             (zext             ) [ 0000000000000000]
tmp_68                  (add              ) [ 0000111111111111]
exitcond6               (icmp             ) [ 0011111111111111]
empty_45                (speclooptripcount) [ 0000000000000000]
StgValue_58             (br               ) [ 0000000000000000]
StgValue_59             (br               ) [ 0011111111111111]
StgValue_60             (br               ) [ 0111111111111111]
w                       (phi              ) [ 0000111111111111]
w_cast8_cast            (zext             ) [ 0000000000000000]
tmp_69                  (add              ) [ 0000000000000000]
tmp_75_cast             (zext             ) [ 0000000000000000]
output_V_addr           (getelementptr    ) [ 0000011111111111]
exitcond7               (icmp             ) [ 0011111111111111]
empty_46                (speclooptripcount) [ 0000000000000000]
StgValue_68             (br               ) [ 0000000000000000]
StgValue_69             (br               ) [ 0011111111111111]
h_2                     (add              ) [ 0011111111111111]
StgValue_71             (br               ) [ 0011111111111111]
p_Val2_s                (phi              ) [ 0000011111111110]
m                       (phi              ) [ 0000010000000000]
m_cast7_cast            (zext             ) [ 0000000000000000]
tmp_70                  (add              ) [ 0000000000000000]
tmp_71                  (shl              ) [ 0000000000000000]
tmp_72                  (sub              ) [ 0000001111111100]
exitcond8               (icmp             ) [ 0011111111111111]
empty_47                (speclooptripcount) [ 0000000000000000]
m_2                     (add              ) [ 0011111111111111]
StgValue_81             (br               ) [ 0000000000000000]
tmp2                    (add              ) [ 0000000000000000]
tmp2_cast               (sext             ) [ 0000000000000000]
tmp_20                  (add              ) [ 0000001000000000]
tmp_24_cast_cast        (zext             ) [ 0000000000000000]
tmp_73                  (add              ) [ 0000000000000000]
tmp_75                  (trunc            ) [ 0000000000000000]
p_shl8_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_76                  (trunc            ) [ 0000000000000000]
p_shl9_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_74                  (add              ) [ 0000000111111100]
StgValue_93             (br               ) [ 0011111111111111]
p_Val2_14               (phi              ) [ 0011110111110011]
n                       (phi              ) [ 0000000100000000]
n_cast6_cast            (zext             ) [ 0000000000000000]
tmp_77                  (add              ) [ 0000000000000000]
tmp_83_cast             (zext             ) [ 0000000000000000]
weight_V_addr           (getelementptr    ) [ 0000000010000000]
exitcond                (icmp             ) [ 0011111111111111]
empty_48                (speclooptripcount) [ 0000000000000000]
n_2                     (add              ) [ 0011111111111111]
StgValue_103            (br               ) [ 0000000000000000]
tmp3                    (add              ) [ 0000000000000000]
tmp3_cast               (sext             ) [ 0000000000000000]
tmp_21                  (add              ) [ 0000000000000000]
tmp_28_cast_cast        (zext             ) [ 0000000000000000]
tmp_78                  (add              ) [ 0000000010000000]
StgValue_110            (br               ) [ 0011111111111111]
tmp_84_cast             (zext             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V    (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_1  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_2  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_3  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_4  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_5  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_6  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_7  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_8  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_9  (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_10 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_11 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_12 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_13 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_14 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_15 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_16 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_17 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_18 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_19 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_20 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_21 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_22 (getelementptr    ) [ 0000000001000000]
buffer1_1_48_8x8_p_V_23 (getelementptr    ) [ 0000000001000000]
weight_V_load           (load             ) [ 0000000001100000]
buffer1_1_48_8x8_p_V_24 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_25 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_26 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_27 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_28 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_29 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_30 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_31 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_32 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_33 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_34 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_35 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_36 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_37 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_38 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_39 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_40 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_41 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_42 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_43 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_44 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_45 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_46 (load             ) [ 0000000000000000]
buffer1_1_48_8x8_p_V_47 (load             ) [ 0000000000000000]
tmp_18                  (mux              ) [ 0000000000100000]
OP1_V                   (sext             ) [ 0000000000000000]
OP2_V                   (sext             ) [ 0000000000000000]
p_Val2_1                (mul              ) [ 0000000000010000]
tmp_80                  (bitselect        ) [ 0000000000010000]
tmp_22                  (bitconcatenate   ) [ 0000000000000000]
tmp_30_cast             (sext             ) [ 0000000000000000]
p_Val2_15               (add              ) [ 0000000000001000]
signbit                 (bitselect        ) [ 0000000000001000]
p_Val2_16               (partselect       ) [ 0000000000000000]
tmp_23                  (zext             ) [ 0000000000000000]
tmp_81                  (bitselect        ) [ 0000000000000000]
p_Val2_17               (add              ) [ 0000000000001100]
newsignbit              (bitselect        ) [ 0000000000001000]
tmp_24                  (xor              ) [ 0000000000000000]
carry                   (and              ) [ 0000000000001000]
tmp_25                  (partselect       ) [ 0000000000001000]
tmp_83                  (bitselect        ) [ 0000000000000000]
Range1_all_ones         (icmp             ) [ 0000000000000000]
Range1_all_zeros        (icmp             ) [ 0000000000000000]
deleted_zeros           (select           ) [ 0000000000000000]
tmp_26                  (xor              ) [ 0000000000000000]
p_41_i_i                (and              ) [ 0000000000000000]
deleted_ones            (select           ) [ 0000000000000000]
p_38_i_i                (and              ) [ 0000000000000100]
p_not_i_i               (xor              ) [ 0000000000000000]
brmerge_i_i2            (or               ) [ 0000000000000000]
tmp_27                  (xor              ) [ 0000000000000100]
overflow                (and              ) [ 0000000000000000]
brmerge40_demorgan_i    (and              ) [ 0000000000000100]
tmp4_demorgan           (or               ) [ 0000000000000000]
tmp4                    (xor              ) [ 0000000000000000]
underflow               (and              ) [ 0000000000000100]
brmerge_i_i_i           (or               ) [ 0000000000000100]
tmp5                    (or               ) [ 0000000000000000]
underflow_not           (or               ) [ 0000000000000000]
p_Val2_16_mux           (select           ) [ 0000000000000000]
p_Val2_s_49             (select           ) [ 0000000000000000]
sum_V                   (select           ) [ 0011111111111111]
StgValue_224            (br               ) [ 0011111111111111]
tmp                     (sext             ) [ 0000000000000000]
p_Val2_11               (load             ) [ 0000000000000000]
tmp_s                   (sext             ) [ 0000000000000000]
p_Val2_12               (add              ) [ 0000000000000000]
isneg                   (bitselect        ) [ 0000000000000001]
result_V                (add              ) [ 0000000000000001]
newsignbit_3            (bitselect        ) [ 0000000000000001]
tmp_19                  (xor              ) [ 0000000000000000]
underflow_3             (and              ) [ 0000000000000000]
brmerge_i_i             (xor              ) [ 0000000000000000]
isneg_not               (xor              ) [ 0000000000000000]
brmerge9                (or               ) [ 0000000000000000]
result_V_mux            (select           ) [ 0000000000000000]
p_result_V              (select           ) [ 0000000000000000]
result_1                (select           ) [ 0000000000000000]
StgValue_240            (store            ) [ 0000000000000000]
w_2                     (add              ) [ 0011111111111111]
StgValue_242            (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_48_8x8_p_V_24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_48_8x8_p_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_48_8x8_p_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_48_8x8_p_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_48_8x8_p_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_48_8x8_p_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_48_8x8_p_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_48_8x8_p_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_48_8x8_p_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_48_8x8_p_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_48_8x8_p_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_48_8x8_p_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_48_8x8_p_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_48_8x8_p_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_48_8x8_p_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_48_8x8_p_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_48_8x8_p_V_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_48_8x8_p_V_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_48_8x8_p_V_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_48_8x8_p_V_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_48_8x8_p_V_20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_48_8x8_p_V_21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buffer1_1_48_8x8_p_V_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buffer1_1_48_8x8_p_V_23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_48_8x8_p_V_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="bias_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="output_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="3"/>
<pin id="168" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_11/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buffer1_1_48_8x8_p_V_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="buffer1_1_48_8x8_p_V_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_1/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buffer1_1_48_8x8_p_V_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_2/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buffer1_1_48_8x8_p_V_3_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_3/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buffer1_1_48_8x8_p_V_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_4/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buffer1_1_48_8x8_p_V_5_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_5/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buffer1_1_48_8x8_p_V_6_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_6/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="buffer1_1_48_8x8_p_V_7_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_7/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buffer1_1_48_8x8_p_V_8_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_8/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="buffer1_1_48_8x8_p_V_9_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_9/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="buffer1_1_48_8x8_p_V_10_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_10/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="buffer1_1_48_8x8_p_V_11_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_11/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="buffer1_1_48_8x8_p_V_12_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_12/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="buffer1_1_48_8x8_p_V_13_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_13/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="buffer1_1_48_8x8_p_V_14_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_14/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="buffer1_1_48_8x8_p_V_15_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="9" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_15/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="buffer1_1_48_8x8_p_V_16_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="9" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_16/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="buffer1_1_48_8x8_p_V_17_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_17/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="buffer1_1_48_8x8_p_V_18_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="9" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_18/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="buffer1_1_48_8x8_p_V_19_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_19/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="buffer1_1_48_8x8_p_V_20_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_20/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="buffer1_1_48_8x8_p_V_21_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="9" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_21/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="buffer1_1_48_8x8_p_V_22_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_22/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="buffer1_1_48_8x8_p_V_23_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="9" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_48_8x8_p_V_23/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_24/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_25/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_26/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_27/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_28/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_29/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_30/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_31/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_32/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_33/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_34/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_35/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_36/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_37/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_38/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_39/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_40/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_41/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_42/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_43/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_44/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_45/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_46/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_48_8x8_p_V_47/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_240_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="3"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_240/15 "/>
</bind>
</comp>

<comp id="474" class="1005" name="co_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="1"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="co_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="6" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="phi_mul_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="13" slack="1"/>
<pin id="487" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="phi_mul_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="13" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="h_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="h_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="w_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="1"/>
<pin id="510" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="w_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="p_Val2_s_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Val2_s_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="1" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="532" class="1005" name="m_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="1"/>
<pin id="534" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="m_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="1" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="543" class="1005" name="p_Val2_14_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="1"/>
<pin id="545" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Val2_14_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="2"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="8" slack="1"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_14/7 "/>
</bind>
</comp>

<comp id="555" class="1005" name="n_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="1"/>
<pin id="557" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="n_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="2" slack="0"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="next_mul_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="co_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="co_cast_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_54_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_shl2_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_55_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="6" slack="0"/>
<pin id="596" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_60_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_60_cast/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_56_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="6" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_shl_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="0"/>
<pin id="613" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_57_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl1_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_58_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="exitcond5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="5" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="co_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_2/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_59_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="6" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_60_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="0" index="1" bw="6" slack="0"/>
<pin id="654" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="arrayNo_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="arrayNo_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_61_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="0" index="1" bw="13" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="5" slack="0"/>
<pin id="674" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_62_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="0"/>
<pin id="681" dir="0" index="1" bw="2" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_shl3_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="5" slack="0"/>
<pin id="689" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_63_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_shl4_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_64_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="3" slack="0"/>
<pin id="706" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="h_cast9_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_65_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="0"/>
<pin id="715" dir="0" index="1" bw="10" slack="1"/>
<pin id="716" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_66_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="13" slack="0"/>
<pin id="720" dir="0" index="1" bw="10" slack="0"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_shl5_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_67_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="0"/>
<pin id="732" dir="0" index="1" bw="10" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_shl6_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_68_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="13" slack="0"/>
<pin id="744" dir="0" index="1" bw="11" slack="0"/>
<pin id="745" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="exitcond6_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="0"/>
<pin id="750" dir="0" index="1" bw="4" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="w_cast8_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="4" slack="0"/>
<pin id="756" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_69_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="1"/>
<pin id="760" dir="0" index="1" bw="4" slack="0"/>
<pin id="761" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_75_cast_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="14" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="exitcond7_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="0"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="h_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="1"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="m_cast7_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_70_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="2" slack="0"/>
<pin id="786" dir="0" index="1" bw="9" slack="3"/>
<pin id="787" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_71_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="0"/>
<pin id="792" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_72_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="0" index="1" bw="10" slack="0"/>
<pin id="798" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="exitcond8_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="m_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="2" slack="0"/>
<pin id="810" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="2" slack="0"/>
<pin id="816" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp2_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_20_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="0"/>
<pin id="825" dir="0" index="1" bw="4" slack="2"/>
<pin id="826" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_24_cast_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast_cast/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_73_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="4" slack="0"/>
<pin id="834" dir="0" index="1" bw="6" slack="4"/>
<pin id="835" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_75_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="p_shl8_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="0"/>
<pin id="843" dir="0" index="1" bw="6" slack="0"/>
<pin id="844" dir="0" index="2" bw="1" slack="0"/>
<pin id="845" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_76_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_shl9_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="9" slack="0"/>
<pin id="855" dir="0" index="1" bw="8" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_74_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="9" slack="0"/>
<pin id="863" dir="0" index="1" bw="9" slack="0"/>
<pin id="864" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="n_cast6_cast_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="0"/>
<pin id="869" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/7 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_77_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="2"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_77/7 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_83_cast_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/7 "/>
</bind>
</comp>

<comp id="881" class="1004" name="exitcond_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="2" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="887" class="1004" name="n_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="2" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp3_cast_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_21_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="0" index="1" bw="4" slack="3"/>
<pin id="906" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_28_cast_cast_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="4" slack="0"/>
<pin id="911" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast_cast/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_78_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="4" slack="0"/>
<pin id="915" dir="0" index="1" bw="9" slack="1"/>
<pin id="916" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_78/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_84_cast_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast/8 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_18_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="0"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="0" index="2" bw="8" slack="0"/>
<pin id="949" dir="0" index="3" bw="8" slack="0"/>
<pin id="950" dir="0" index="4" bw="8" slack="0"/>
<pin id="951" dir="0" index="5" bw="8" slack="0"/>
<pin id="952" dir="0" index="6" bw="8" slack="0"/>
<pin id="953" dir="0" index="7" bw="8" slack="0"/>
<pin id="954" dir="0" index="8" bw="8" slack="0"/>
<pin id="955" dir="0" index="9" bw="8" slack="0"/>
<pin id="956" dir="0" index="10" bw="8" slack="0"/>
<pin id="957" dir="0" index="11" bw="8" slack="0"/>
<pin id="958" dir="0" index="12" bw="8" slack="0"/>
<pin id="959" dir="0" index="13" bw="8" slack="0"/>
<pin id="960" dir="0" index="14" bw="8" slack="0"/>
<pin id="961" dir="0" index="15" bw="8" slack="0"/>
<pin id="962" dir="0" index="16" bw="8" slack="0"/>
<pin id="963" dir="0" index="17" bw="8" slack="0"/>
<pin id="964" dir="0" index="18" bw="8" slack="0"/>
<pin id="965" dir="0" index="19" bw="8" slack="0"/>
<pin id="966" dir="0" index="20" bw="8" slack="0"/>
<pin id="967" dir="0" index="21" bw="8" slack="0"/>
<pin id="968" dir="0" index="22" bw="8" slack="0"/>
<pin id="969" dir="0" index="23" bw="8" slack="0"/>
<pin id="970" dir="0" index="24" bw="8" slack="0"/>
<pin id="971" dir="0" index="25" bw="6" slack="7"/>
<pin id="972" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="998" class="1004" name="OP1_V_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="2"/>
<pin id="1000" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="OP2_V_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="1"/>
<pin id="1003" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_Val2_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_80_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="16" slack="0"/>
<pin id="1013" dir="0" index="2" bw="4" slack="0"/>
<pin id="1014" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/10 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_22_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="14" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="4"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_30_cast_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="14" slack="0"/>
<pin id="1028" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="p_Val2_15_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="14" slack="0"/>
<pin id="1032" dir="0" index="1" bw="16" slack="1"/>
<pin id="1033" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/11 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="signbit_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="16" slack="0"/>
<pin id="1038" dir="0" index="2" bw="5" slack="0"/>
<pin id="1039" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_Val2_16_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="0"/>
<pin id="1045" dir="0" index="1" bw="16" slack="0"/>
<pin id="1046" dir="0" index="2" bw="4" slack="0"/>
<pin id="1047" dir="0" index="3" bw="5" slack="0"/>
<pin id="1048" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/11 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_23_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_81_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="16" slack="0"/>
<pin id="1059" dir="0" index="2" bw="5" slack="0"/>
<pin id="1060" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="p_Val2_17_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_17/11 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="newsignbit_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="8" slack="0"/>
<pin id="1073" dir="0" index="2" bw="4" slack="0"/>
<pin id="1074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_24_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="carry_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_25_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="2" slack="0"/>
<pin id="1092" dir="0" index="1" bw="16" slack="0"/>
<pin id="1093" dir="0" index="2" bw="5" slack="0"/>
<pin id="1094" dir="0" index="3" bw="5" slack="0"/>
<pin id="1095" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_83_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="16" slack="1"/>
<pin id="1103" dir="0" index="2" bw="5" slack="0"/>
<pin id="1104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="Range1_all_ones_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="2" slack="1"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="Range1_all_zeros_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="2" slack="1"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="deleted_zeros_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="0" index="2" bw="1" slack="0"/>
<pin id="1121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_26_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="p_41_i_i_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="deleted_ones_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="p_38_i_i_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_not_i_i_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="brmerge_i_i2_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i2/12 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_27_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="overflow_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="brmerge40_demorgan_i_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="1"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp4_demorgan_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp4_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="underflow_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="1"/>
<pin id="1188" dir="0" index="1" bw="1" slack="0"/>
<pin id="1189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="brmerge_i_i_i_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp5_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="1"/>
<pin id="1199" dir="0" index="1" bw="1" slack="1"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="underflow_not_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="1"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="p_Val2_16_mux_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="0" index="1" bw="8" slack="0"/>
<pin id="1209" dir="0" index="2" bw="8" slack="2"/>
<pin id="1210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16_mux/13 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="p_Val2_s_49_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="8" slack="0"/>
<pin id="1215" dir="0" index="2" bw="8" slack="2"/>
<pin id="1216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_49/13 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sum_V_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="8" slack="0"/>
<pin id="1221" dir="0" index="2" bw="8" slack="0"/>
<pin id="1222" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="tmp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="8" slack="1"/>
<pin id="1228" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_s_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="0"/>
<pin id="1232" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="p_Val2_12_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="0"/>
<pin id="1236" dir="0" index="1" bw="8" slack="0"/>
<pin id="1237" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/14 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="isneg_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="0"/>
<pin id="1242" dir="0" index="1" bw="9" slack="0"/>
<pin id="1243" dir="0" index="2" bw="5" slack="0"/>
<pin id="1244" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="result_V_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="0"/>
<pin id="1250" dir="0" index="1" bw="8" slack="1"/>
<pin id="1251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="newsignbit_3_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="0"/>
<pin id="1256" dir="0" index="1" bw="8" slack="0"/>
<pin id="1257" dir="0" index="2" bw="4" slack="0"/>
<pin id="1258" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_3/14 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_19_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="1"/>
<pin id="1264" dir="0" index="1" bw="1" slack="0"/>
<pin id="1265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="underflow_3_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/15 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="brmerge_i_i_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="0" index="1" bw="1" slack="1"/>
<pin id="1275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="isneg_not_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="0" index="1" bw="1" slack="0"/>
<pin id="1279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="brmerge9_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="0" index="1" bw="1" slack="0"/>
<pin id="1284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="result_V_mux_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="0" index="2" bw="8" slack="1"/>
<pin id="1290" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="p_result_V_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="0"/>
<pin id="1295" dir="0" index="1" bw="8" slack="0"/>
<pin id="1296" dir="0" index="2" bw="8" slack="1"/>
<pin id="1297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="result_1_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="0"/>
<pin id="1302" dir="0" index="1" bw="8" slack="0"/>
<pin id="1303" dir="0" index="2" bw="8" slack="0"/>
<pin id="1304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="w_2_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="4" slack="3"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_2/15 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="next_mul_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="13" slack="0"/>
<pin id="1317" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_60_cast_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="10" slack="3"/>
<pin id="1322" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_60_cast "/>
</bind>
</comp>

<comp id="1325" class="1005" name="tmp_58_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="10" slack="1"/>
<pin id="1327" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="co_2_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="6" slack="0"/>
<pin id="1335" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="arrayNo_cast_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="7"/>
<pin id="1340" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_64_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="10" slack="4"/>
<pin id="1345" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="bias_V_addr_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="6" slack="3"/>
<pin id="1350" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_68_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="14" slack="1"/>
<pin id="1355" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="output_V_addr_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="13" slack="3"/>
<pin id="1363" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1369" class="1005" name="h_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="4" slack="1"/>
<pin id="1371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_72_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="10" slack="2"/>
<pin id="1376" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="m_2_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="2" slack="0"/>
<pin id="1384" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_20_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="4" slack="1"/>
<pin id="1389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp_74_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="9" slack="1"/>
<pin id="1394" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="weight_V_addr_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="9" slack="1"/>
<pin id="1399" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1405" class="1005" name="n_2_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="2" slack="0"/>
<pin id="1407" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_2 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="tmp_78_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="9" slack="1"/>
<pin id="1412" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="buffer1_1_48_8x8_p_V_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="8" slack="1"/>
<pin id="1417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V "/>
</bind>
</comp>

<comp id="1420" class="1005" name="buffer1_1_48_8x8_p_V_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="1"/>
<pin id="1422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_1 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="buffer1_1_48_8x8_p_V_2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="8" slack="1"/>
<pin id="1427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="buffer1_1_48_8x8_p_V_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="1"/>
<pin id="1432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_3 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="buffer1_1_48_8x8_p_V_4_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="8" slack="1"/>
<pin id="1437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_4 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="buffer1_1_48_8x8_p_V_5_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_5 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="buffer1_1_48_8x8_p_V_6_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="8" slack="1"/>
<pin id="1447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_6 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="buffer1_1_48_8x8_p_V_7_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="1"/>
<pin id="1452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_7 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="buffer1_1_48_8x8_p_V_8_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="1"/>
<pin id="1457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_8 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="buffer1_1_48_8x8_p_V_9_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="1"/>
<pin id="1462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_9 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="buffer1_1_48_8x8_p_V_10_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="1"/>
<pin id="1467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_10 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="buffer1_1_48_8x8_p_V_11_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="1"/>
<pin id="1472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_11 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="buffer1_1_48_8x8_p_V_12_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="1"/>
<pin id="1477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_12 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="buffer1_1_48_8x8_p_V_13_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="1"/>
<pin id="1482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_13 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="buffer1_1_48_8x8_p_V_14_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_14 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="buffer1_1_48_8x8_p_V_15_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="8" slack="1"/>
<pin id="1492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_15 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="buffer1_1_48_8x8_p_V_16_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="8" slack="1"/>
<pin id="1497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_16 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="buffer1_1_48_8x8_p_V_17_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="1"/>
<pin id="1502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_17 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="buffer1_1_48_8x8_p_V_18_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="8" slack="1"/>
<pin id="1507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_18 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="buffer1_1_48_8x8_p_V_19_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="8" slack="1"/>
<pin id="1512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_19 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="buffer1_1_48_8x8_p_V_20_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="1"/>
<pin id="1517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_20 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="buffer1_1_48_8x8_p_V_21_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="1"/>
<pin id="1522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_21 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="buffer1_1_48_8x8_p_V_22_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="1"/>
<pin id="1527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_22 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="buffer1_1_48_8x8_p_V_23_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="1"/>
<pin id="1532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_48_8x8_p_V_23 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="weight_V_load_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="8" slack="2"/>
<pin id="1537" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1540" class="1005" name="tmp_18_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="1"/>
<pin id="1542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="p_Val2_1_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="16" slack="1"/>
<pin id="1547" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="tmp_80_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="1" slack="1"/>
<pin id="1552" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="p_Val2_15_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="16" slack="1"/>
<pin id="1557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="signbit_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="1" slack="1"/>
<pin id="1562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1567" class="1005" name="p_Val2_17_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="8" slack="2"/>
<pin id="1569" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_17 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="newsignbit_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="1"/>
<pin id="1575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1579" class="1005" name="carry_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_25_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="2" slack="1"/>
<pin id="1588" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="p_38_i_i_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="1" slack="1"/>
<pin id="1594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1597" class="1005" name="tmp_27_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="1"/>
<pin id="1599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="brmerge40_demorgan_i_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1607" class="1005" name="underflow_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="1" slack="1"/>
<pin id="1609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1612" class="1005" name="brmerge_i_i_i_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="1"/>
<pin id="1614" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1617" class="1005" name="sum_V_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="8" slack="1"/>
<pin id="1619" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1622" class="1005" name="isneg_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="1"/>
<pin id="1624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1629" class="1005" name="result_V_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="8" slack="1"/>
<pin id="1631" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1635" class="1005" name="newsignbit_3_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="1"/>
<pin id="1637" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_3 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="w_2_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="4" slack="1"/>
<pin id="1644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="94" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="94" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="94" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="94" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="94" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="94" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="94" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="94" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="94" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="94" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="94" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="94" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="94" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="94" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="94" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="94" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="94" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="94" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="94" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="94" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="94" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="94" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="94" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="94" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="94" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="203" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="210" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="336" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="329" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="280" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="315" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="217" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="196" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="224" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="308" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="273" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="266" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="301" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="322" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="182" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="259" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="189" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="343" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="287" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="294" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="245" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="231" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="238" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="252" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="96" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="96" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="106" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="535"><net_src comp="62" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="553"><net_src comp="520" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="547" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="558"><net_src comp="62" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="565"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="489" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="58" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="478" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="580"><net_src comp="478" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="478" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="62" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="577" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="64" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="478" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="66" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="68" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="478" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="623" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="611" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="478" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="72" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="478" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="78" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="478" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="80" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="478" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="82" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="645" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="478" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="651" pin="2"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="84" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="489" pin="4"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="86" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="88" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="684"><net_src comp="90" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="669" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="66" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="92" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="669" pin="4"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="70" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="687" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="500" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="98" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="713" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="66" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="718" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="100" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="713" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="70" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="726" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="500" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="102" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="512" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="772"><net_src comp="512" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="102" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="496" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="96" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="536" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="108" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="784" pin="2"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="536" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="110" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="114" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="536" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="110" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="536" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="496" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="64" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="66" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="852"><net_src comp="832" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="116" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="70" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="841" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="853" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="559" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="879"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="885"><net_src comp="559" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="110" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="559" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="114" pin="0"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="559" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="110" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="899" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="508" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="912"><net_src comp="903" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="909" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="918" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="927"><net_src comp="918" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="928"><net_src comp="918" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="929"><net_src comp="918" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="930"><net_src comp="918" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="931"><net_src comp="918" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="932"><net_src comp="918" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="933"><net_src comp="918" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="934"><net_src comp="918" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="935"><net_src comp="918" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="936"><net_src comp="918" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="937"><net_src comp="918" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="938"><net_src comp="918" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="939"><net_src comp="918" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="940"><net_src comp="918" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="941"><net_src comp="918" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="942"><net_src comp="918" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="943"><net_src comp="918" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="944"><net_src comp="918" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="973"><net_src comp="118" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="974"><net_src comp="350" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="975"><net_src comp="355" pin="2"/><net_sink comp="945" pin=2"/></net>

<net id="976"><net_src comp="360" pin="2"/><net_sink comp="945" pin=3"/></net>

<net id="977"><net_src comp="365" pin="2"/><net_sink comp="945" pin=4"/></net>

<net id="978"><net_src comp="370" pin="2"/><net_sink comp="945" pin=5"/></net>

<net id="979"><net_src comp="375" pin="2"/><net_sink comp="945" pin=6"/></net>

<net id="980"><net_src comp="380" pin="2"/><net_sink comp="945" pin=7"/></net>

<net id="981"><net_src comp="385" pin="2"/><net_sink comp="945" pin=8"/></net>

<net id="982"><net_src comp="390" pin="2"/><net_sink comp="945" pin=9"/></net>

<net id="983"><net_src comp="395" pin="2"/><net_sink comp="945" pin=10"/></net>

<net id="984"><net_src comp="400" pin="2"/><net_sink comp="945" pin=11"/></net>

<net id="985"><net_src comp="405" pin="2"/><net_sink comp="945" pin=12"/></net>

<net id="986"><net_src comp="410" pin="2"/><net_sink comp="945" pin=13"/></net>

<net id="987"><net_src comp="415" pin="2"/><net_sink comp="945" pin=14"/></net>

<net id="988"><net_src comp="420" pin="2"/><net_sink comp="945" pin=15"/></net>

<net id="989"><net_src comp="425" pin="2"/><net_sink comp="945" pin=16"/></net>

<net id="990"><net_src comp="430" pin="2"/><net_sink comp="945" pin=17"/></net>

<net id="991"><net_src comp="435" pin="2"/><net_sink comp="945" pin=18"/></net>

<net id="992"><net_src comp="440" pin="2"/><net_sink comp="945" pin=19"/></net>

<net id="993"><net_src comp="445" pin="2"/><net_sink comp="945" pin=20"/></net>

<net id="994"><net_src comp="450" pin="2"/><net_sink comp="945" pin=21"/></net>

<net id="995"><net_src comp="455" pin="2"/><net_sink comp="945" pin=22"/></net>

<net id="996"><net_src comp="460" pin="2"/><net_sink comp="945" pin=23"/></net>

<net id="997"><net_src comp="465" pin="2"/><net_sink comp="945" pin=24"/></net>

<net id="1008"><net_src comp="998" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="120" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="122" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1023"><net_src comp="124" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="543" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="54" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1029"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="120" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="126" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1049"><net_src comp="128" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="1030" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1051"><net_src comp="130" pin="0"/><net_sink comp="1043" pin=2"/></net>

<net id="1052"><net_src comp="132" pin="0"/><net_sink comp="1043" pin=3"/></net>

<net id="1061"><net_src comp="120" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="1030" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="132" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1068"><net_src comp="1043" pin="4"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1053" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1075"><net_src comp="134" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="136" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1082"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="138" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1056" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=1"/></net>

<net id="1096"><net_src comp="140" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="1030" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="142" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="126" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1105"><net_src comp="120" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="142" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1111"><net_src comp="110" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1116"><net_src comp="62" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1107" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1123"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=2"/></net>

<net id="1128"><net_src comp="1100" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="138" pin="0"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1124" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1141"><net_src comp="1107" pin="2"/><net_sink comp="1135" pin=2"/></net>

<net id="1146"><net_src comp="1107" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1151"><net_src comp="1117" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="138" pin="0"/><net_sink comp="1147" pin=1"/></net>

<net id="1157"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1162"><net_src comp="138" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1167"><net_src comp="1153" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1158" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1135" pin="3"/><net_sink comp="1169" pin=1"/></net>

<net id="1178"><net_src comp="1142" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1169" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="138" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="1180" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1195"><net_src comp="1186" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1163" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1205"><net_src comp="1197" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1211"><net_src comp="144" pin="0"/><net_sink comp="1206" pin=1"/></net>

<net id="1217"><net_src comp="146" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="1201" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1206" pin="3"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="1212" pin="3"/><net_sink comp="1218" pin=2"/></net>

<net id="1229"><net_src comp="520" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1233"><net_src comp="166" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1238"><net_src comp="1230" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1239"><net_src comp="1226" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1245"><net_src comp="148" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1246"><net_src comp="1234" pin="2"/><net_sink comp="1240" pin=1"/></net>

<net id="1247"><net_src comp="150" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1252"><net_src comp="166" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1253"><net_src comp="520" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1259"><net_src comp="134" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1260"><net_src comp="1248" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1261"><net_src comp="136" pin="0"/><net_sink comp="1254" pin=2"/></net>

<net id="1266"><net_src comp="138" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1271"><net_src comp="1262" pin="2"/><net_sink comp="1267" pin=1"/></net>

<net id="1280"><net_src comp="138" pin="0"/><net_sink comp="1276" pin=1"/></net>

<net id="1285"><net_src comp="1276" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1291"><net_src comp="1272" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="144" pin="0"/><net_sink comp="1286" pin=1"/></net>

<net id="1298"><net_src comp="1267" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="146" pin="0"/><net_sink comp="1293" pin=1"/></net>

<net id="1305"><net_src comp="1281" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1306"><net_src comp="1286" pin="3"/><net_sink comp="1300" pin=1"/></net>

<net id="1307"><net_src comp="1293" pin="3"/><net_sink comp="1300" pin=2"/></net>

<net id="1308"><net_src comp="1300" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="1313"><net_src comp="508" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="96" pin="0"/><net_sink comp="1309" pin=1"/></net>

<net id="1318"><net_src comp="566" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1323"><net_src comp="599" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1328"><net_src comp="627" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1336"><net_src comp="639" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1341"><net_src comp="665" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="945" pin=25"/></net>

<net id="1346"><net_src comp="703" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1351"><net_src comp="152" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1356"><net_src comp="742" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1364"><net_src comp="159" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1372"><net_src comp="774" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1377"><net_src comp="795" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1385"><net_src comp="807" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1390"><net_src comp="823" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1395"><net_src comp="861" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1400"><net_src comp="170" pin="3"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1408"><net_src comp="887" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1413"><net_src comp="913" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1418"><net_src comp="182" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1423"><net_src comp="189" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1428"><net_src comp="196" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1433"><net_src comp="203" pin="3"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1438"><net_src comp="210" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1443"><net_src comp="217" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1448"><net_src comp="224" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1453"><net_src comp="231" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1458"><net_src comp="238" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1463"><net_src comp="245" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1468"><net_src comp="252" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1473"><net_src comp="259" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1478"><net_src comp="266" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1483"><net_src comp="273" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1488"><net_src comp="280" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1493"><net_src comp="287" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1498"><net_src comp="294" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1503"><net_src comp="301" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1508"><net_src comp="308" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1513"><net_src comp="315" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1518"><net_src comp="322" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1523"><net_src comp="329" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1528"><net_src comp="336" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1533"><net_src comp="343" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1538"><net_src comp="177" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1543"><net_src comp="945" pin="26"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1548"><net_src comp="1004" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1553"><net_src comp="1010" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1558"><net_src comp="1030" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1563"><net_src comp="1035" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1566"><net_src comp="1560" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1570"><net_src comp="1064" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1206" pin=2"/></net>

<net id="1572"><net_src comp="1567" pin="1"/><net_sink comp="1212" pin=2"/></net>

<net id="1576"><net_src comp="1070" pin="3"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1582"><net_src comp="1084" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1584"><net_src comp="1579" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1585"><net_src comp="1579" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1589"><net_src comp="1090" pin="4"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1591"><net_src comp="1586" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1595"><net_src comp="1142" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1600"><net_src comp="1158" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1605"><net_src comp="1169" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1610"><net_src comp="1186" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1615"><net_src comp="1191" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1620"><net_src comp="1218" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1625"><net_src comp="1240" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1628"><net_src comp="1622" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1632"><net_src comp="1248" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1286" pin=2"/></net>

<net id="1634"><net_src comp="1629" pin="1"/><net_sink comp="1293" pin=2"/></net>

<net id="1638"><net_src comp="1254" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1641"><net_src comp="1635" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1645"><net_src comp="1309" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="512" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {15 }
 - Input state : 
	Port: subconv_3x3_8_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_8_no_rel : bias_V | {5 14 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_24 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_1 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_2 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_3 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_4 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_5 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_6 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_7 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_8 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_9 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_10 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_11 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_12 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_13 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_14 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_15 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_16 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_17 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_18 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_19 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_20 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_21 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_22 | {8 9 }
	Port: subconv_3x3_8_no_rel : buffer1_1_48_8x8_p_V_23 | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast : 1
		co_cast_cast : 1
		tmp_54 : 1
		p_shl2_cast : 2
		tmp_55 : 3
		tmp_60_cast : 4
		tmp_56 : 1
		p_shl_cast : 2
		tmp_57 : 1
		p_shl1_cast : 2
		tmp_58 : 3
		exitcond5 : 1
		co_2 : 1
		StgValue_34 : 2
		tmp_59 : 1
		tmp_60 : 1
		arrayNo : 2
		arrayNo_cast : 3
		tmp_61 : 1
		tmp_62 : 2
		p_shl3_cast : 3
		tmp_63 : 2
		p_shl4_cast : 3
		tmp_64 : 4
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_65 : 2
		tmp_66 : 3
		p_shl5_cast : 4
		tmp_67 : 3
		p_shl6_cast : 4
		tmp_68 : 5
		exitcond6 : 1
		StgValue_58 : 2
	State 4
		w_cast8_cast : 1
		tmp_69 : 2
		tmp_75_cast : 3
		output_V_addr : 4
		exitcond7 : 1
		StgValue_68 : 2
	State 5
		m_cast7_cast : 1
		tmp_70 : 2
		tmp_71 : 3
		tmp_72 : 3
		exitcond8 : 1
		m_2 : 1
		StgValue_81 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_20 : 3
	State 6
		tmp_73 : 1
		tmp_75 : 2
		p_shl8_cast : 3
		tmp_76 : 2
		p_shl9_cast : 3
		tmp_74 : 4
	State 7
		n_cast6_cast : 1
		tmp_77 : 2
		tmp_83_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_2 : 1
		StgValue_103 : 2
		tmp3 : 1
		tmp3_cast : 2
		tmp_21 : 3
		tmp_28_cast_cast : 4
		tmp_78 : 5
		weight_V_load : 5
	State 8
		buffer1_1_48_8x8_p_V : 1
		buffer1_1_48_8x8_p_V_1 : 1
		buffer1_1_48_8x8_p_V_2 : 1
		buffer1_1_48_8x8_p_V_3 : 1
		buffer1_1_48_8x8_p_V_4 : 1
		buffer1_1_48_8x8_p_V_5 : 1
		buffer1_1_48_8x8_p_V_6 : 1
		buffer1_1_48_8x8_p_V_7 : 1
		buffer1_1_48_8x8_p_V_8 : 1
		buffer1_1_48_8x8_p_V_9 : 1
		buffer1_1_48_8x8_p_V_10 : 1
		buffer1_1_48_8x8_p_V_11 : 1
		buffer1_1_48_8x8_p_V_12 : 1
		buffer1_1_48_8x8_p_V_13 : 1
		buffer1_1_48_8x8_p_V_14 : 1
		buffer1_1_48_8x8_p_V_15 : 1
		buffer1_1_48_8x8_p_V_16 : 1
		buffer1_1_48_8x8_p_V_17 : 1
		buffer1_1_48_8x8_p_V_18 : 1
		buffer1_1_48_8x8_p_V_19 : 1
		buffer1_1_48_8x8_p_V_20 : 1
		buffer1_1_48_8x8_p_V_21 : 1
		buffer1_1_48_8x8_p_V_22 : 1
		buffer1_1_48_8x8_p_V_23 : 1
		buffer1_1_48_8x8_p_V_24 : 2
		buffer1_1_48_8x8_p_V_25 : 2
		buffer1_1_48_8x8_p_V_26 : 2
		buffer1_1_48_8x8_p_V_27 : 2
		buffer1_1_48_8x8_p_V_28 : 2
		buffer1_1_48_8x8_p_V_29 : 2
		buffer1_1_48_8x8_p_V_30 : 2
		buffer1_1_48_8x8_p_V_31 : 2
		buffer1_1_48_8x8_p_V_32 : 2
		buffer1_1_48_8x8_p_V_33 : 2
		buffer1_1_48_8x8_p_V_34 : 2
		buffer1_1_48_8x8_p_V_35 : 2
		buffer1_1_48_8x8_p_V_36 : 2
		buffer1_1_48_8x8_p_V_37 : 2
		buffer1_1_48_8x8_p_V_38 : 2
		buffer1_1_48_8x8_p_V_39 : 2
		buffer1_1_48_8x8_p_V_40 : 2
		buffer1_1_48_8x8_p_V_41 : 2
		buffer1_1_48_8x8_p_V_42 : 2
		buffer1_1_48_8x8_p_V_43 : 2
		buffer1_1_48_8x8_p_V_44 : 2
		buffer1_1_48_8x8_p_V_45 : 2
		buffer1_1_48_8x8_p_V_46 : 2
		buffer1_1_48_8x8_p_V_47 : 2
	State 9
		tmp_18 : 1
	State 10
		p_Val2_1 : 1
		tmp_80 : 2
	State 11
		tmp_30_cast : 1
		p_Val2_15 : 2
		signbit : 3
		p_Val2_16 : 3
		tmp_81 : 3
		p_Val2_17 : 4
		newsignbit : 5
		tmp_24 : 6
		carry : 6
		tmp_25 : 3
	State 12
		deleted_zeros : 1
		tmp_26 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i2 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_s : 1
		p_Val2_12 : 2
		isneg : 3
		result_V : 1
		newsignbit_3 : 2
	State 15
		result_1 : 1
		StgValue_240 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        next_mul_fu_566       |    0    |    44   |    18   |
|          |         tmp_58_fu_627        |    0    |    32   |    14   |
|          |          co_2_fu_639         |    0    |    23   |    11   |
|          |         tmp_60_fu_651        |    0    |    23   |    11   |
|          |         tmp_64_fu_703        |    0    |    20   |    10   |
|          |         tmp_65_fu_713        |    0    |    35   |    15   |
|          |         tmp_68_fu_742        |    0    |    44   |    18   |
|          |         tmp_69_fu_758        |    0    |    47   |    19   |
|          |          h_2_fu_774          |    0    |    17   |    9    |
|          |         tmp_70_fu_784        |    0    |    32   |    14   |
|          |          m_2_fu_807          |    0    |    11   |    8    |
|          |          tmp2_fu_813         |    0    |    11   |    8    |
|    add   |         tmp_20_fu_823        |    0    |    17   |    9    |
|          |         tmp_73_fu_832        |    0    |    23   |    11   |
|          |         tmp_74_fu_861        |    0    |    32   |    14   |
|          |         tmp_77_fu_871        |    0    |    35   |    15   |
|          |          n_2_fu_887          |    0    |    11   |    8    |
|          |          tmp3_fu_893         |    0    |    11   |    8    |
|          |         tmp_21_fu_903        |    0    |    17   |    9    |
|          |         tmp_78_fu_913        |    0    |    32   |    14   |
|          |       p_Val2_15_fu_1030      |    0    |    53   |    21   |
|          |       p_Val2_17_fu_1064      |    0    |    29   |    13   |
|          |       p_Val2_12_fu_1234      |    0    |    29   |    13   |
|          |       result_V_fu_1248       |    0    |    29   |    13   |
|          |          w_2_fu_1309         |    0    |    17   |    9    |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_18_fu_945        |    0    |   407   |   113   |
|----------|------------------------------|---------|---------|---------|
|    sub   |         tmp_55_fu_593        |    0    |    29   |    13   |
|          |         tmp_72_fu_795        |    0    |    35   |    15   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       p_Val2_1_fu_1004       |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |        arrayNo_fu_657        |    0    |    0    |    6    |
|          |     deleted_zeros_fu_1117    |    0    |    0    |    2    |
|          |     deleted_ones_fu_1135     |    0    |    0    |    2    |
|          |     p_Val2_16_mux_fu_1206    |    0    |    0    |    8    |
|  select  |      p_Val2_s_49_fu_1212     |    0    |    0    |    8    |
|          |         sum_V_fu_1218        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1286     |    0    |    0    |    8    |
|          |      p_result_V_fu_1293      |    0    |    0    |    8    |
|          |       result_1_fu_1300       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_24_fu_1078        |    0    |    0    |    2    |
|          |        tmp_26_fu_1124        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_1147      |    0    |    0    |    2    |
|    xor   |        tmp_27_fu_1158        |    0    |    0    |    2    |
|          |         tmp4_fu_1180         |    0    |    0    |    2    |
|          |        tmp_19_fu_1262        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_1272     |    0    |    0    |    2    |
|          |       isneg_not_fu_1276      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond5_fu_633       |    0    |    0    |    3    |
|          |         tmp_59_fu_645        |    0    |    0    |    3    |
|          |       exitcond6_fu_748       |    0    |    0    |    2    |
|   icmp   |       exitcond7_fu_768       |    0    |    0    |    2    |
|          |       exitcond8_fu_801       |    0    |    0    |    1    |
|          |        exitcond_fu_881       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_1107   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_1112   |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_1084        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_1130       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_1142       |    0    |    0    |    2    |
|    and   |       overflow_fu_1163       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_1169 |    0    |    0    |    2    |
|          |       underflow_fu_1186      |    0    |    0    |    2    |
|          |      underflow_3_fu_1267     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     brmerge_i_i2_fu_1153     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_1174    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_1191    |    0    |    0    |    2    |
|          |         tmp5_fu_1197         |    0    |    0    |    2    |
|          |     underflow_not_fu_1201    |    0    |    0    |    2    |
|          |       brmerge9_fu_1281       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        co_cast_fu_572        |    0    |    0    |    0    |
|          |      co_cast_cast_fu_577     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_589      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_611      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_623      |    0    |    0    |    0    |
|          |      arrayNo_cast_fu_665     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_687      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_699      |    0    |    0    |    0    |
|          |      h_cast9_cast_fu_709     |    0    |    0    |    0    |
|   zext   |      p_shl5_cast_fu_726      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_738      |    0    |    0    |    0    |
|          |      w_cast8_cast_fu_754     |    0    |    0    |    0    |
|          |      tmp_75_cast_fu_763      |    0    |    0    |    0    |
|          |      m_cast7_cast_fu_780     |    0    |    0    |    0    |
|          |    tmp_24_cast_cast_fu_829   |    0    |    0    |    0    |
|          |      n_cast6_cast_fu_867     |    0    |    0    |    0    |
|          |      tmp_83_cast_fu_876      |    0    |    0    |    0    |
|          |    tmp_28_cast_cast_fu_909   |    0    |    0    |    0    |
|          |      tmp_84_cast_fu_918      |    0    |    0    |    0    |
|          |        tmp_23_fu_1053        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_54_fu_581        |    0    |    0    |    0    |
|          |         tmp_56_fu_603        |    0    |    0    |    0    |
|          |         tmp_57_fu_615        |    0    |    0    |    0    |
|          |         tmp_62_fu_679        |    0    |    0    |    0    |
|bitconcatenate|         tmp_63_fu_691        |    0    |    0    |    0    |
|          |         tmp_66_fu_718        |    0    |    0    |    0    |
|          |         tmp_67_fu_730        |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_841      |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_853      |    0    |    0    |    0    |
|          |        tmp_22_fu_1018        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_60_cast_fu_599      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_819       |    0    |    0    |    0    |
|          |       tmp3_cast_fu_899       |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_998         |    0    |    0    |    0    |
|          |         OP2_V_fu_1001        |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_1026     |    0    |    0    |    0    |
|          |          tmp_fu_1226         |    0    |    0    |    0    |
|          |         tmp_s_fu_1230        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_61_fu_669        |    0    |    0    |    0    |
|partselect|       p_Val2_16_fu_1043      |    0    |    0    |    0    |
|          |        tmp_25_fu_1090        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_71_fu_789        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_75_fu_837        |    0    |    0    |    0    |
|          |         tmp_76_fu_849        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_80_fu_1010        |    0    |    0    |    0    |
|          |        signbit_fu_1035       |    0    |    0    |    0    |
|          |        tmp_81_fu_1056        |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_1070      |    0    |    0    |    0    |
|          |        tmp_83_fu_1100        |    0    |    0    |    0    |
|          |         isneg_fu_1240        |    0    |    0    |    0    |
|          |     newsignbit_3_fu_1254     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   1145  |   629   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_1338     |   32   |
|      bias_V_addr_reg_1348      |    6   |
|  brmerge40_demorgan_i_reg_1602 |    1   |
|     brmerge_i_i_i_reg_1612     |    1   |
|buffer1_1_48_8x8_p_V_10_reg_1465|    8   |
|buffer1_1_48_8x8_p_V_11_reg_1470|    8   |
|buffer1_1_48_8x8_p_V_12_reg_1475|    8   |
|buffer1_1_48_8x8_p_V_13_reg_1480|    8   |
|buffer1_1_48_8x8_p_V_14_reg_1485|    8   |
|buffer1_1_48_8x8_p_V_15_reg_1490|    8   |
|buffer1_1_48_8x8_p_V_16_reg_1495|    8   |
|buffer1_1_48_8x8_p_V_17_reg_1500|    8   |
|buffer1_1_48_8x8_p_V_18_reg_1505|    8   |
|buffer1_1_48_8x8_p_V_19_reg_1510|    8   |
| buffer1_1_48_8x8_p_V_1_reg_1420|    8   |
|buffer1_1_48_8x8_p_V_20_reg_1515|    8   |
|buffer1_1_48_8x8_p_V_21_reg_1520|    8   |
|buffer1_1_48_8x8_p_V_22_reg_1525|    8   |
|buffer1_1_48_8x8_p_V_23_reg_1530|    8   |
| buffer1_1_48_8x8_p_V_2_reg_1425|    8   |
| buffer1_1_48_8x8_p_V_3_reg_1430|    8   |
| buffer1_1_48_8x8_p_V_4_reg_1435|    8   |
| buffer1_1_48_8x8_p_V_5_reg_1440|    8   |
| buffer1_1_48_8x8_p_V_6_reg_1445|    8   |
| buffer1_1_48_8x8_p_V_7_reg_1450|    8   |
| buffer1_1_48_8x8_p_V_8_reg_1455|    8   |
| buffer1_1_48_8x8_p_V_9_reg_1460|    8   |
|  buffer1_1_48_8x8_p_V_reg_1415 |    8   |
|         carry_reg_1579         |    1   |
|          co_2_reg_1333         |    6   |
|           co_reg_474           |    6   |
|          h_2_reg_1369          |    4   |
|            h_reg_496           |    4   |
|         isneg_reg_1622         |    1   |
|          m_2_reg_1382          |    2   |
|            m_reg_532           |    2   |
|          n_2_reg_1405          |    2   |
|            n_reg_555           |    2   |
|      newsignbit_3_reg_1635     |    1   |
|       newsignbit_reg_1573      |    1   |
|        next_mul_reg_1315       |   13   |
|     output_V_addr_reg_1361     |   13   |
|        p_38_i_i_reg_1592       |    1   |
|        p_Val2_14_reg_543       |    8   |
|       p_Val2_15_reg_1555       |   16   |
|       p_Val2_17_reg_1567       |    8   |
|        p_Val2_1_reg_1545       |   16   |
|        p_Val2_s_reg_520        |    8   |
|         phi_mul_reg_485        |   13   |
|        result_V_reg_1629       |    8   |
|        signbit_reg_1560        |    1   |
|         sum_V_reg_1617         |    8   |
|         tmp_18_reg_1540        |    8   |
|         tmp_20_reg_1387        |    4   |
|         tmp_25_reg_1586        |    2   |
|         tmp_27_reg_1597        |    1   |
|         tmp_58_reg_1325        |   10   |
|      tmp_60_cast_reg_1320      |   10   |
|         tmp_64_reg_1343        |   10   |
|         tmp_68_reg_1353        |   14   |
|         tmp_72_reg_1374        |   10   |
|         tmp_74_reg_1392        |    9   |
|         tmp_78_reg_1410        |    9   |
|         tmp_80_reg_1550        |    1   |
|       underflow_reg_1607       |    1   |
|          w_2_reg_1642          |    4   |
|            w_reg_508           |    4   |
|     weight_V_addr_reg_1397     |    9   |
|     weight_V_load_reg_1535     |    8   |
+--------------------------------+--------+
|              Total             |   491  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_350 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_365 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_370 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_380 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_400 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_405 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_410 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_415 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_420 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_425 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_430 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_435 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_440 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_445 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_450 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_460 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_465 |  p0  |   2  |   8  |   16   ||    9    |
|     h_reg_496     |  p0  |   2  |   4  |    8   ||    9    |
|     w_reg_508     |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_520 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   434  ||  44.464 ||   252   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |  1145  |   629  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   44   |    -   |   252  |
|  Register |    -   |    -   |   491  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   44   |  1636  |   881  |
+-----------+--------+--------+--------+--------+
