<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CA_Project_Phase1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="DataMemory.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DataMemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="DataMemory.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DataMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DataMemory_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionMemory_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Instruction_mem.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Instruction_mem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Instruction_mem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Instruction_mem.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Instruction_mem.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Instruction_mem.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Instruction_mem.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Instruction_mem.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Instruction_mem.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Instruction_mem.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_mem.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Instruction_mem.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_mem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Instruction_mem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Instruction_mem.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Instruction_mem.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Instruction_mem.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Instruction_mem.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_mem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Instruction_mem_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Instruction_mem_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Instruction_mem_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Instruction_mem_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Instruction_mem_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Instruction_mem_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Instruction_mem_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Instruction_mem_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Instruction_mem_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Instruction_mem_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Instruction_mem_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Instruction_mem_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Instruction_mem_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Instruction_mem_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Instruction_mem_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590612020" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590612020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590763076" xil_pn:in_ck="-6102705321288213141" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1590763076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="DataMemory_test.v"/>
      <outfile xil_pn:name="InstructionMemory_test.v"/>
      <outfile xil_pn:name="Instruction_mem.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFile_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1590762119" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2121198945004404106" xil_pn:start_ts="1590762119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590762119" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6765832491389179576" xil_pn:start_ts="1590762119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590612020" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="879984311519459392" xil_pn:start_ts="1590612020">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590763076" xil_pn:in_ck="-6102705321288213141" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1590763076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="DataMemory_test.v"/>
      <outfile xil_pn:name="InstructionMemory_test.v"/>
      <outfile xil_pn:name="Instruction_mem.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFile_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1590763078" xil_pn:in_ck="-6102705321288213141" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6704737602910473293" xil_pn:start_ts="1590763076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataMemory_beh.prj"/>
      <outfile xil_pn:name="DataMemory_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1590763078" xil_pn:in_ck="-2493615855545703794" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7251309574150469974" xil_pn:start_ts="1590763078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DataMemory_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-525783691696837291" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="879984311519459392" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6706023519637882601" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590611707" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1635455601369484086" xil_pn:start_ts="1590611707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590762987" xil_pn:in_ck="1147712871048285354" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4378010203680738511" xil_pn:start_ts="1590762980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Instruction_mem.lso"/>
      <outfile xil_pn:name="Instruction_mem.ngc"/>
      <outfile xil_pn:name="Instruction_mem.ngr"/>
      <outfile xil_pn:name="Instruction_mem.prj"/>
      <outfile xil_pn:name="Instruction_mem.stx"/>
      <outfile xil_pn:name="Instruction_mem.syr"/>
      <outfile xil_pn:name="Instruction_mem.xst"/>
      <outfile xil_pn:name="Instruction_mem_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1590611723" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="492369305475264834" xil_pn:start_ts="1590611723">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590762992" xil_pn:in_ck="-6953385992457422586" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-824098887931937407" xil_pn:start_ts="1590762987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Instruction_mem.bld"/>
      <outfile xil_pn:name="Instruction_mem.ngd"/>
      <outfile xil_pn:name="Instruction_mem_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590763001" xil_pn:in_ck="-6953385992457422585" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="304711778406361947" xil_pn:start_ts="1590762992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Instruction_mem.pcf"/>
      <outfile xil_pn:name="Instruction_mem_map.map"/>
      <outfile xil_pn:name="Instruction_mem_map.mrp"/>
      <outfile xil_pn:name="Instruction_mem_map.ncd"/>
      <outfile xil_pn:name="Instruction_mem_map.ngm"/>
      <outfile xil_pn:name="Instruction_mem_map.xrpt"/>
      <outfile xil_pn:name="Instruction_mem_summary.xml"/>
      <outfile xil_pn:name="Instruction_mem_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590763011" xil_pn:in_ck="7746735073764701088" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="417176447551133118" xil_pn:start_ts="1590763001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Instruction_mem.ncd"/>
      <outfile xil_pn:name="Instruction_mem.pad"/>
      <outfile xil_pn:name="Instruction_mem.par"/>
      <outfile xil_pn:name="Instruction_mem.ptwx"/>
      <outfile xil_pn:name="Instruction_mem.unroutes"/>
      <outfile xil_pn:name="Instruction_mem.xpi"/>
      <outfile xil_pn:name="Instruction_mem_pad.csv"/>
      <outfile xil_pn:name="Instruction_mem_pad.txt"/>
      <outfile xil_pn:name="Instruction_mem_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1590763011" xil_pn:in_ck="-6953385992457422717" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1590763007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Instruction_mem.twr"/>
      <outfile xil_pn:name="Instruction_mem.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
