/*
 * Copyright 2022 NXP
 *
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#if !defined(__MEMORY_MAP_H__)
#define __MEMORY_MAP_H__

////////////////////////////////////////////////////////////////////////////////
// Definitions
////////////////////////////////////////////////////////////////////////////////

/* ======================== Size definitions ================================= */
#define SIZE_64B 0x00000040u
#define SIZE_512B 0x0000200u
#define SIZE_1KB 0x00000400u
#define SIZE_4KB (SIZE_1KB * 4u)
#define SIZE_8KB (SIZE_1KB * 8u)
#define SIZE_32KB (SIZE_1KB * 32u)
#define SIZE_40KB (SIZE_1KB * 40u)
#define SIZE_48KB (SIZE_1KB * 48u)
#define SIZE_56KB (SIZE_1KB * 56u)
#define SIZE_64KB (SIZE_1KB * 64u)
#define SIZE_96KB (SIZE_1KB * 96u)
#define SIZE_128KB (SIZE_1KB * 128u)
#define SIZE_160KB (SIZE_1KB * 160u)
#define SIZE_256KB (SIZE_1KB * 256u)
#define SIZE_384KB (SIZE_1KB * 384u)
#define SIZE_448KB (SIZE_1KB * 448u)
#define SIZE_512KB (SIZE_1KB * 512u)
#define SIZE_768KB (SIZE_1KB * 768u)
#define SIZE_1MB (SIZE_1KB * 1024u)
#define SIZE_2MB (SIZE_1MB * 2u)
#define SIZE_4MB (SIZE_1MB * 4u)
#define SIZE_8MB (SIZE_1MB * 8u)
#define SIZE_16MB (SIZE_1MB * 16u)
#define SIZE_32MB (SIZE_1MB * 16u)
#define SIZE_64MB (SIZE_1MB * 64u)
#define SIZE_128MB (SIZE_1MB * 128u)
#define SIZE_256MB (SIZE_1MB * 256u)
#define SIZE_504MB (SIZE_1MB * 504u)
#define SIZE_512MB (SIZE_1MB * 512u)
#define SIZE_1GB (SIZE_1MB * 1024u)

/* ======================== ROM region definitions ================================= */
#define ROM_SIZE (SIZE_160KB)
#define ROM_NS_START_ADDRESS_IN_M33 (0x00000000U)
#define ROM_NS_END_ADDRES_IN_M33 (ROM_NS_START_ADDRESS_IN_M33 + ROM_SIZE - 1U)

#define ROM_START_ADDRESS_IN_M33 (0x10000000U)
#define ROM_END_ADDRESS_IN_M33 (ROM_START_ADDRESS_IN_M33 + ROM_SIZE - 1U)

#define ROM_START_ADDRESS_IN_M7 (0x00100000U)
#define ROM_END_ADDRESS_IN_M7 (ROM_START_ADDRESS_IN_M7 + ROM_SIZE - 1U)

#define ROM_START_ADDRESS_IN_OTHER (0x00100000U)
#define ROM_END_ADDRESS_IN_OTHER (ROM_START_ADDRESS_IN_OTHER + ROM_SIZE - 1U)

/* ======================== RAM region definitions ================================= */
/* M33 CODE TCM */
#define M33_CODE_TCM_SIZE (SIZE_256KB)
#define M33_CODE_TCM_NS_START_ADDRESS_IN_M33 (0x0FFC0000)
#define M33_CODE_TCM_NS_END_ADDRESS_IN_M33 (M33_CODE_TCM_NS_START_ADDRESS_IN_M33 + M33_CODE_TCM_SIZE - 1U)

#define M33_CODE_TCM_START_ADDRESS_IN_M33 (0x1FFC0000)
#define M33_CODE_TCM_END_ADDRESS_IN_M33 (M33_CODE_TCM_START_ADDRESS_IN_M33 + M33_CODE_TCM_SIZE - 1U)

#define M33_CODE_TCM_START_ADDRESS_IN_M7 (0x201C0000)
#define M33_CODE_TCM_END_ADDRESS_IN_M7 (M33_CODE_TCM_START_ADDRESS_IN_M7 + M33_CODE_TCM_SIZE - 1U)

#define M33_CODE_TCM_START_ADDRESS_IN_OTHER (0x201C0000)
#define M33_CODE_TCM_END_ADDRESS_IN_OTHER (M33_CODE_TCM_START_ADDRESS_IN_OTHER + M33_CODE_TCM_SIZE - 1U)

/* M33 SYSTEM TCM */
#define M33_SYS_TCM_SIZE (SIZE_256KB)
#define M33_SYS_TCM_NS_START_ADDRESS_IN_M33 (0x20000000)
#define M33_SYS_TCM_NS_END_ADDRESS_IN_M33 (M33_SYS_TCM_NS_START_ADDRESS_IN_M33 + M33_SYS_TCM_SIZE - 1U)

#define M33_SYS_TCM_START_ADDRESS_IN_M33 (0x30000000)
#define M33_SYS_TCM_END_ADDRESS_IN_M33 (M33_SYS_TCM_START_ADDRESS_IN_M33 + M33_SYS_TCM_SIZE - 1U)

#define M33_SYS_TCM_START_ADDRESS_IN_M7 (0x20200000)
#define M33_SYS_TCM_END_ADDRESS_IN_M7 (M33_SYS_TCM_START_ADDRESS_IN_M7 + M33_SYS_TCM_SIZE - 1U)

#define M33_SYS_TCM_START_ADDRESS_IN_OTHER (0x20200000)
#define M33_SYS_TCM_END_ADDRESS_IN_OTHER (M33_SYS_TCM_START_ADDRESS_IN_OTHER + M33_SYS_TCM_SIZE - 1U)

/* M33 entire TCM */
#define M33_TCM_START_ADDRESS_IN_M7 (0x201C0000)
#define M33_TCM_END_ADDRESS_IN_M7 (M33_TCM_START_ADDRESS_IN_M7 + M33_TCM_SIZE - 1U)

#define M33_TCM_START_ADDRESS_IN_OTHER (0x201C0000)
#define M33_TCM_END_ADDRESS_IN_OTHER (M33_TCM_START_ADDRESS_IN_OTHER + M33_TCM_SIZE - 1U)

/* M7 ITCM L HALF */
#define M7_ITCM_L_SIZE (SIZE_256KB)
#define M7_ITCM_L_NS_START_ADDRESS_IN_M33 (0x20380000)
#define M7_ITCM_L_NS_END_ADDRESS_IN_M33 (M7_ITCM_L_NS_START_ADDRESS_IN_M33 + M7_ITCM_L_SIZE - 1U)

#define M7_ITCM_L_START_ADDRESS_IN_M33 (0x30380000)
#define M7_ITCM_L_END_ADDRESS_IN_M33 (M7_ITCM_L_START_ADDRESS_IN_M33 + M7_ITCM_L_SIZE - 1U)

#define M7_ITCM_L_START_ADDRESS_IN_M7 (0x00040000)
#define M7_ITCM_L_END_ADDRESS_IN_M7 (M7_ITCM_L_START_ADDRESS_IN_M7 + M7_ITCM_L_SIZE - 1U)

/* M7 ITCM H HALF */
#define M7_ITCM_H_SIZE (SIZE_256KB)
#define M7_ITCM_H_NS_START_ADDRESS_IN_M33 (0x203C0000)
#define M7_ITCM_H_NS_END_ADDRESS_IN_M33 (M7_ITCM_H_NS_START_ADDRESS_IN_M33 + M7_ITCM_H_SIZE - 1U)

#define M7_ITCM_H_START_ADDRESS_IN_M33 (0x303C0000)
#define M7_ITCM_H_END_ADDRESS_IN_M33 (M7_ITCM_H_START_ADDRESS_IN_M33 + M7_ITCM_H_SIZE - 1U)

#define M7_ITCM_H_START_ADDRESS_IN_M7 (0x00000000)
#define M7_ITCM_H_END_ADDRESS_IN_M7 (M7_ITCM_H_START_ADDRESS_IN_M7 + M7_ITCM_H_SIZE - 1U)

/* M7 ITCM */
#define M7_ITCM_SIZE (SIZE_512KB)
#define M7_ITCM_NS_START_ADDRESS_IN_M33 (0x20380000)
#define M7_ITCM_NS_END_ADDRESS_IN_M33 (M7_ITCM_NS_START_ADDRESS_IN_M33 + M7_ITCM_SIZE - 1U)

#define M7_ITCM_START_ADDRESS_IN_M33 (0x30380000)
#define M7_ITCM_END_ADDRESS_IN_M33 (M7_ITCM_START_ADDRESS_IN_M33 + M7_ITCM_SIZE - 1U)

#define M7_ITCM_START_ADDRESS_IN_M7 (0x00000000)
#define M7_ITCM_END_ADDRESS_IN_M7 (M7_ITCM_START_ADDRESS_IN_M7 + M7_ITCM_SIZE - 1U)

/* M7 DTCM */
#define M7_DTCM_SIZE (SIZE_512KB)
#define M7_DTCM_NS_START_ADDRESS_IN_M33 (0x20400000)
#define M7_DTCM_NS_END_ADDRESS_IN_M33 (M7_DTCM_NS_START_ADDRESS_IN_M33 + M7_DTCM_SIZE - 1U)

#define M7_DTCM_START_ADDRESS_IN_M33 (0x30400000)
#define M7_DTCM_END_ADDRESS_IN_M33 (M7_DTCM_START_ADDRESS_IN_M33 + M7_DTCM_SIZE - 1U)

#define M7_DTCM_START_ADDRESS_IN_M7 (0x20000000)
#define M7_DTCM_END_ADDRESS_IN_M7 (M7_DTCM_START_ADDRESS_IN_M7 + M7_DTCM_SIZE - 1U)

/* M7 Entire TCM */
/* Note: Intentionally combine the M7 ITCM  and M7 DTCM as a large TCM region*/
#define M7_TCM_SIZE (M7_ITCM_SIZE + M7_DTCM_SIZE)
#define M7_TCM_NS_START_ADDRESS_IN_M33 (0x20380000)
#define M7_TCM_NS_END_ADDRESS_IN_M33 (M7_TCM_NS_START_ADDRESS_IN_M33 + M7_TCM_SIZE - 1U)

#define M7_TCM_START_ADDRESS_IN_M33 (0x30380000)
#define M7_TCM_END_ADDRESS_IN_M33 (M7_TCM_START_ADDRESS_IN_M33 + M7_TCM_SIZE - 1U)

/* OCRAM */
#define OCRAM_SIZE (SIZE_768KB)
#define OCRAM_NS_START_ADDRESS (0x20480000U)
#define OCRAM_NS_END_ADDRESS (OCRAM_NS_START_ADDRESS + OCRAM_SIZE - 1U)

#define OCRAM_START_ADDRESS (0x30480000U)
#define OCRAM_END_ADDRESS (OCRAM_START_ADDRESS + OCRAM_SIZE - 1U)

/* FLEXSPI1 */
#define FLEXSPI1_SIZE (SIZE_128MB)
#define FLEXSPI1_NS_START_ADDRESS (0x28000000U)
#define FLEXSPI1_NS_END_ADDRESS (FLEXSPI1_NS_START_ADDRESS + FLEXSPI1_SIZE - 1U)

#define FLEXSPI1_START_ADDRESS (0x38000000U)
#define FLEXSPI1_END_ADDRESS (FLEXSPI1_START_ADDRESS + FLEXSPI1_SIZE - 1U)

/* FLEXSPI2 */
#define FLEXSPI2_SIZE (SIZE_64MB)
#define FLEXSPI2_NS_START_ADDRESS (0x04000000U)
#define FLEXSPI2_NS_END_ADDRESS (FLEXSPI2_NS_START_ADDRESS + FLEXSPI2_SIZE - 1U)

#define FLEXSPI2_START_ADDRESS (0x14000000U)
#define FLEXSPI2_END_ADDRESS (FLEXSPI2_START_ADDRESS + FLEXSPI2_SIZE - 1U)

/* FLEXSPI1 Alias */
#define FLEXSPI1_ALIAS_SIZE (SIZE_32MB)
#define FLEXSPI1_NS_ALIAS_START_ADDRESS (0x02000000U)
#define FLEXSPI1_NS_ALIAS_END_ADDRESS (FLEXSPI1_NS_ALIAS_START_ADDRESS + FLEXSPI1_ALIAS_SIZE - 1U)

#define FLEXSPI1_ALIAS_START_ADDRESS (0x12000000U)
#define FLEXSPI1_ALIAS_END_ADDRESS (FLEXSPI1_ALIAS_START_ADDRESS + FLEXSPI1_ALIAS_SIZE - 1U)

/* FLEXSPI2 Alias */
#define FLEXSPI2_ALIAS_SIZE (SIZE_32MB)
#define FLEXSPI2_NS_ALIAS_START_ADDRESS (0x22000000U)
#define FLEXSPI2_NS_ALIAS_END_ADDRESS (FLEXSPI2_NS_ALIAS_START_ADDRESS + FLEXSPI2_ALIAS_SIZE - 1U)

#define FLEXSPI2_ALIAS_START_ADDRESS (0x32000000U)
#define FLEXSPI2_ALIAS_END_ADDRESS (FLEXSPI2_ALIAS_START_ADDRESS + FLEXSPI2_ALIAS_SIZE - 1U)

/* SEMC0 CODE Alias */
#define SEMC0_CODE_SIZE (SIZE_32MB)
#define SEMC0_NS_CODE_START_ADDRESS (0x0C000000U)
#define SEMC0_NS_CODE_END_ADDRESS (SEMC0_NS_CODE_START_ADDRESS + SEMC0_CODE_SIZE - 1U)

#define SEMC0_CODE_START_ADDRESS (0x1C000000U)
#define SEMC0_CODE_END_ADDRESS (SEMC0_CODE_START_ADDRESS + SEMC0_CODE_SIZE - 1U)

#define SEMC0_SIZE (SIZE_256MB)
#define SEMC0_NS_START_ADDRESS (0x80000000U)
#define SEMC0_NS_END_ADDRESS (SEMC0_NS_START_ADDRESS + SEMC0_SIZE - 1U)

#define SEMC0_START_ADDRESS (0x90000000U)
#define SEMC0_END_ADDRESS (SEMC0_START_ADDRESS + SEMC0_SIZE - 1U)

/* SEMC1 */
#define SEMC1_SIZE (SIZE_256MB)
#define SEMC1_NS_START_ADDRESS_IN_M33 (0xA0000000U)
#define SEMC1_NS_END_ADDRESS_IN_M33 (SEMC1_NS_START_ADDRESS_IN_M33 + SEMC1_SIZE - 1U)

#define SEMC1_START_ADDRESS_IN_M33 (0xB0000000U)
#define SEMC1_END_ADDRESS_IN_M33 (SEMC1_START_ADDRESS_IN_M33 + SEMC1_SIZE - 1U)

#define SEMC1_START_ADDRESS_IN_M7 (0x90000000U)
#define SEMC1_END_ADDRESS_IN_M7 (SEMC1_START_ADDRESS_IN_M7 + SEMC1_SIZE - 1U)

#define SEMC1_START_ADDRESS_IN_OTHER (0x90000000U)
#define SEMC1_END_ADDRESS_IN_OTHER (SEMC1_START_ADDRESS_IN_OTHER + SEMC1_SIZE - 1U)

/* SEMC2 */
#define SEMC2_SIZE (SIZE_256MB)
#define SEMC2_NS_START_ADDRESS_IN_M33 (0xC0000000U)
#define SEMC2_NS_END_ADDRESS_IN_M33 (SEMC2_NS_START_ADDRESS_IN_M33 + SEMC2_SIZE - 1U)

#define SEMC2_START_ADDRESS_IN_M33 (0xD000000U)
#define SEMC2_END_ADDRESS_IN_M33 (SEMC2_START_ADDRESS_IN_M33 + SEMC2_SIZE - 1U)

#define SEMC2_START_ADDRESS_IN_M7 (0xA000000U)
#define SEMC2_END_ADDRESS_IN_M7 (SEMC2_START_ADDRESS_IN_M7 + SEMC2_SIZE - 1U)

#define SEMC2_START_ADDRESS_IN_OTHER (0xA000000U)
#define SEMC2_END_ADDRESS_IN_OTHER (SEMC2_START_ADDRESS_IN_OTHER + SEMC2_SIZE - 1U)

/* Entire SEMC */
// Combine all SEMCs(SEMC0 SEMC1 and SEMC2) secure and nonsecure regions.
#define SEMC_SIZE ((SEMC0_SIZE + SEMC1_SIZE + SEMC2_SIZE) * 2U /* secure + nonsecure */)
#define SEMC_START_ADDRESS (0x80000000U)
#define SEMC_END_ADDRESS (SEMC_START_ADDRESS + SEMC_SIZE - 1U)

#endif // __MEMORY_MAP_H__

////////////////////////////////////////////////////////////////////////////////
// EOF
////////////////////////////////////////////////////////////////////////////////
