Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Dec  2 17:34:34 2022
| Host              : qce-alveo01.ewi.tudelft.nl running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.967        0.000                      0               160990        0.010        0.000                      0               160990        3.500        0.000                       0                 55365  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.967        0.000                      0               160894        0.010        0.000                      0               160894        3.500        0.000                       0                 55365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.395        0.000                      0                   96        0.248        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[226]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.334ns (4.388%)  route 7.278ns (95.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.450ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         7.182    10.645    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X25Y53         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220    10.865 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[226]_i_1/O
                         net (fo=1, routed)           0.096    10.961    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[226]
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.641    12.857    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[226]/C
                         clock pessimism              0.188    13.045    
                         clock uncertainty           -0.160    12.885    
    SLICE_X25Y53         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.928    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[226]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.557ns  (logic 0.334ns (4.420%)  route 7.223ns (95.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.450ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         7.182    10.645    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X25Y53         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.220    10.865 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[227]_i_1/O
                         net (fo=1, routed)           0.041    10.906    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[227]
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.641    12.857    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[227]/C
                         clock pessimism              0.188    13.045    
                         clock uncertainty           -0.160    12.885    
    SLICE_X25Y53         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    12.930    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[227]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.906    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 0.194ns (2.603%)  route 7.260ns (97.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.450ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         7.165    10.628    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X25Y53         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080    10.708 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[230]_i_1/O
                         net (fo=1, routed)           0.095    10.803    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[230]
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.641    12.857    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[230]/C
                         clock pessimism              0.188    13.045    
                         clock uncertainty           -0.160    12.885    
    SLICE_X25Y53         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.928    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[230]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[231]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 0.207ns (2.793%)  route 7.204ns (97.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 12.857 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.641ns (routing 1.450ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         7.165    10.628    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X25Y53         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.093    10.721 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[231]_i_1/O
                         net (fo=1, routed)           0.039    10.760    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[231]
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[231]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.641    12.857    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X25Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[231]/C
                         clock pessimism              0.188    13.045    
                         clock uncertainty           -0.160    12.885    
    SLICE_X25Y53         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    12.930    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[231]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.760    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[246]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 0.335ns (4.713%)  route 6.774ns (95.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 12.856 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         6.707    10.170    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X26Y61         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    10.391 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[246]_i_1/O
                         net (fo=1, routed)           0.067    10.458    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[246]
    SLICE_X26Y61         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[246]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.640    12.856    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X26Y61         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[246]/C
                         clock pessimism              0.239    13.095    
                         clock uncertainty           -0.160    12.935    
    SLICE_X26Y61         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.979    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[246]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 0.331ns (4.687%)  route 6.731ns (95.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 12.856 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         6.707    10.170    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X26Y61         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.217    10.387 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[247]_i_1/O
                         net (fo=1, routed)           0.024    10.411    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[247]
    SLICE_X26Y61         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.640    12.856    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X26Y61         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[247]/C
                         clock pessimism              0.239    13.095    
                         clock uncertainty           -0.160    12.935    
    SLICE_X26Y61         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.981    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[247]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 0.335ns (4.751%)  route 6.717ns (95.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.450ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         6.650    10.112    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X16Y55         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.221    10.333 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[36]_i_1/O
                         net (fo=1, routed)           0.067    10.400    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[36]
    SLICE_X16Y55         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.803    13.019    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X16Y55         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[36]/C
                         clock pessimism              0.188    13.207    
                         clock uncertainty           -0.160    13.047    
    SLICE_X16Y55         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.091    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[36]
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[228]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.248ns (3.540%)  route 6.758ns (96.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.784ns (routing 1.450ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         6.662    10.125    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X21Y53         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134    10.259 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[228]_i_1/O
                         net (fo=1, routed)           0.096    10.355    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[228]
    SLICE_X21Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.784    13.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X21Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[228]/C
                         clock pessimism              0.188    13.188    
                         clock uncertainty           -0.160    13.028    
    SLICE_X21Y53         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.071    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[228]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.006ns  (logic 0.249ns (3.554%)  route 6.757ns (96.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.784ns (routing 1.450ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         6.662    10.125    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X21Y53         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.135    10.260 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[50]_i_1/O
                         net (fo=1, routed)           0.095    10.355    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[50]
    SLICE_X21Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.784    13.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X21Y53         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[50]/C
                         clock pessimism              0.188    13.188    
                         clock uncertainty           -0.160    13.028    
    SLICE_X21Y53         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    13.071    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[50]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.331ns (4.726%)  route 6.674ns (95.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 13.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.082ns (routing 1.584ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.803ns (routing 1.450ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.082     3.349    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_clk
    SLICE_X12Y97         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     3.463 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel_rd_reg/Q
                         net (fo=513, routed)         6.650    10.112    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/B_V_data_1_sel
    SLICE_X16Y55         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.217    10.329 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_ei_V_3_reg_77[37]_i_1/O
                         net (fo=1, routed)           0.024    10.353    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[511]_0[37]
    SLICE_X16Y55         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.803    13.019    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_clk
    SLICE_X16Y55         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[37]/C
                         clock pessimism              0.188    13.207    
                         clock uncertainty           -0.160    13.047    
    SLICE_X16Y55         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    13.093    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/grp_StreamingDataWidthConverter_Batch_512u_64u_12544u_Pipeline_VITIS_LOOP_477_1_fu_58/ap_phi_reg_pp0_iter1_ei_V_3_reg_77_reg[37]
  -------------------------------------------------------------------
                         required time                         13.093    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  2.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.115ns (55.568%)  route 0.092ns (44.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.119ns (routing 1.584ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.831     3.047    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/ap_clk
    SLICE_X15Y151        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.162 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/load_unit/tmp_addr_reg[57]/Q
                         net (fo=2, routed)           0.092     3.254    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]_0[54]
    SLICE_X14Y151        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.119     3.386    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X14Y151        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]/C
                         clock pessimism             -0.244     3.141    
    SLICE_X14Y151        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.244    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.114ns (43.019%)  route 0.151ns (56.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.894ns (routing 1.450ns, distribution 1.444ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.584ns, distribution 1.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.894     3.110    top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y123         FDRE                                         r  top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     3.224 r  top_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.151     3.375    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X4Y122         SRLC32E                                      r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.237     3.504    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y122         SRLC32E                                      r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.244     3.261    
    SLICE_X4Y122         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     3.365    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.112ns (53.081%)  route 0.099ns (46.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.863ns (routing 1.450ns, distribution 1.413ns)
  Clock Net Delay (Destination): 3.147ns (routing 1.584ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.863     3.079    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X7Y213         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y213         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.191 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[147]/Q
                         net (fo=1, routed)           0.099     3.290    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[147]
    SLICE_X6Y213         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.147     3.414    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X6Y213         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[147]/C
                         clock pessimism             -0.238     3.176    
    SLICE_X6Y213         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.279    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[147]
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1121]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.114ns (46.343%)  route 0.132ns (53.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.873ns (routing 1.450ns, distribution 1.423ns)
  Clock Net Delay (Destination): 3.198ns (routing 1.584ns, distribution 1.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.873     3.089    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X10Y133        FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.203 r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1121]/Q
                         net (fo=3, routed)           0.132     3.335    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1144]_0[65]
    SLICE_X9Y131         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.198     3.465    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X9Y131         FDRE                                         r  top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1121]/C
                         clock pessimism             -0.244     3.221    
    SLICE_X9Y131         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.324    top_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1121]
  -------------------------------------------------------------------
                         required time                         -3.324    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_pp0_iter1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.112ns (51.613%)  route 0.105ns (48.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.800ns (routing 1.450ns, distribution 1.350ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.584ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.800     3.016    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/ap_clk
    SLICE_X47Y123        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y123        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.128 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_reg[2]/Q
                         net (fo=1, routed)           0.105     3.233    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627[2]
    SLICE_X48Y123        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_pp0_iter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.098     3.365    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/ap_clk
    SLICE_X48Y123        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_pp0_iter1_reg_reg[2]/C
                         clock pessimism             -0.245     3.121    
    SLICE_X48Y123        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.222    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_VectorVectorActivation_2/inst/grp_Vector_Vector_Activate_Batch_fu_60/r_V_13_reg_1627_pp0_iter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1098]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1098]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.831ns (routing 1.450ns, distribution 1.381ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.584ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.831     3.047    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X20Y135        FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1098]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y135        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.159 r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1098]/Q
                         net (fo=2, routed)           0.136     3.295    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[53]
    SLICE_X19Y132        FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1098]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.158     3.425    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X19Y132        FDRE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1098]/C
                         clock pessimism             -0.244     3.180    
    SLICE_X19Y132        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.283    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1098]
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.112ns (44.095%)  route 0.142ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.707ns (routing 1.450ns, distribution 1.257ns)
  Clock Net Delay (Destination): 2.988ns (routing 1.584ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.707     2.923    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/ap_clk
    SLICE_X35Y180        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.035 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_reg[8]/Q
                         net (fo=1, routed)           0.142     3.177    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503[8]
    SLICE_X35Y178        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.988     3.255    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/ap_clk
    SLICE_X35Y178        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[8]/C
                         clock pessimism             -0.192     3.063    
    SLICE_X35Y178        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.102     3.165    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_4/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1503_pp0_iter1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.165    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/p_Val2_s_fu_60_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.112ns (52.854%)  route 0.100ns (47.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.629ns (routing 1.450ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.911ns (routing 1.584ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.629     2.845    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/ap_clk
    SLICE_X24Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/p_Val2_s_fu_60_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y115        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.957 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/p_Val2_s_fu_60_reg[42]/Q
                         net (fo=3, routed)           0.100     3.057    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/regslice_both_out_V_U/D[42]
    SLICE_X23Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.911     3.178    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/regslice_both_out_V_U/ap_clk
    SLICE_X23Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]/C
                         clock pessimism             -0.236     2.942    
    SLICE_X23Y115        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.045    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_12/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[217]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.112ns (38.095%)  route 0.182ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.644ns (routing 1.450ns, distribution 1.194ns)
  Clock Net Delay (Destination): 3.005ns (routing 1.584ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.644     2.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/ap_clk
    SLICE_X40Y23         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[217]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     2.972 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_1/inst/StreamingFIFO_3_StreamingFIFO_3/srlo_reg[217]/Q
                         net (fo=2, routed)           0.182     3.154    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/in0_V_TDATA[217]
    SLICE_X42Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.005     3.272    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X42Y26         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[217]/C
                         clock pessimism             -0.233     3.039    
    SLICE_X42Y26         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.142    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[217]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/p_Val2_s_fu_60_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.114ns (46.749%)  route 0.130ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.678ns (routing 1.450ns, distribution 1.228ns)
  Clock Net Delay (Destination): 2.997ns (routing 1.584ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.678     2.894    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/ap_clk
    SLICE_X37Y135        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/p_Val2_s_fu_60_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     3.008 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/p_Val2_s_fu_60_reg[30]/Q
                         net (fo=3, routed)           0.130     3.138    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/regslice_both_out_V_U/D[30]
    SLICE_X38Y135        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.997     3.264    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/regslice_both_out_V_U/ap_clk
    SLICE_X38Y135        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[30]/C
                         clock pessimism             -0.240     3.024    
    SLICE_X38Y135        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     3.126    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y25  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y25  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y24  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y24  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_2_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_3_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y22  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_3_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y23  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X31Y32  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.343ns (28.061%)  route 0.879ns (71.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.519     4.691    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.343ns (28.061%)  route 0.879ns (71.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.519     4.691    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.343ns (28.061%)  route 0.879ns (71.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.519     4.691    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.343ns (28.061%)  route 0.879ns (71.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.519     4.691    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.691    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.343ns (28.130%)  route 0.876ns (71.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     4.688    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.343ns (28.130%)  route 0.876ns (71.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     4.688    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.343ns (28.130%)  route 0.876ns (71.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     4.688    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.343ns (28.130%)  route 0.876ns (71.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     4.688    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.343ns (28.130%)  route 0.876ns (71.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 13.095 - 10.000 ) 
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.202ns (routing 1.584ns, distribution 1.618ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.450ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.202     3.469    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y132         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.586 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.360     3.946    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X3Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     4.172 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.516     4.688    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y133         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.879    13.095    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y133         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.244    13.339    
                         clock uncertainty           -0.160    13.179    
    SLICE_X1Y133         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    13.086    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.471ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.344ns (29.973%)  route 0.804ns (70.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns = ( 13.099 - 10.000 ) 
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.204ns (routing 1.584ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.883ns (routing 1.450ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.204     3.471    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y131         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.589 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.246     3.835    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y131         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     4.061 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.557     4.618    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y132         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.883    13.099    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y132         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.244    13.342    
                         clock uncertainty           -0.160    13.182    
    SLICE_X3Y132         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.089    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  8.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.926     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.152     1.961    
    SLICE_X3Y142         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     1.943    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.926     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.152     1.961    
    SLICE_X3Y142         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     1.943    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.926     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.152     1.961    
    SLICE_X3Y142         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.018     1.943    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.926     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.152     1.961    
    SLICE_X3Y142         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     1.943    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.971ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.926     2.113    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.152     1.961    
    SLICE_X3Y142         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.943    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.160ns (53.353%)  route 0.140ns (46.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.971ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.084     2.198    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.931     2.118    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.152     1.966    
    SLICE_X2Y142         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.948    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.160ns (53.353%)  route 0.140ns (46.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.931ns (routing 0.971ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.084     2.198    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.931     2.118    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.152     1.966    
    SLICE_X2Y142         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.948    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.971ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.922     2.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.152     1.957    
    SLICE_X3Y142         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     1.939    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.160ns (54.629%)  route 0.133ns (45.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.748ns (routing 0.886ns, distribution 0.862ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.971ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.748     1.899    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y142         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     1.983 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.056     2.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y142         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.076     2.115 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     2.191    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y142         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.922     2.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y142         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.152     1.957    
    SLICE_X3Y142         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     1.939    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.172ns (56.665%)  route 0.132ns (43.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.759ns (routing 0.886ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.971ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.759     1.910    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y131         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     2.024    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X8Y131         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     2.114 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     2.213    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y131         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.919     2.106    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.152     1.955    
    SLICE_X7Y131         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.018     1.937    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.277    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.151ns (14.381%)  route 0.899ns (85.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.865ns (routing 1.450ns, distribution 1.415ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.501     0.501    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y221         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     0.652 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.398     1.050    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y221         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.865     3.081    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y221         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.076ns (19.689%)  route 0.310ns (80.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.910ns (routing 0.971ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.200     0.200    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y221         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.076     0.276 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.110     0.386    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y221         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.910     2.097    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y221         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 0.267ns (4.567%)  route 5.579ns (95.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.584ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.636ns (routing 1.450ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.175     3.442    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X2Y200         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.555 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=173, routed)         5.204     8.760    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X40Y45         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     8.914 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.375     9.289    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X40Y45         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.636     2.852    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X40Y45         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 0.336ns (6.408%)  route 4.907ns (93.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.584ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.450ns, distribution 1.174ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.175     3.442    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X2Y200         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.555 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=173, routed)         4.692     8.248    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X30Y103        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.223     8.471 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.215     8.686    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X30Y103        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.624     2.840    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X30Y103        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 0.157ns (4.865%)  route 3.070ns (95.135%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.172ns (routing 1.584ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.892ns (routing 1.450ns, distribution 1.442ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.172     3.439    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y203         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.552 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.312     4.864    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.908 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3870, routed)        1.758     6.666    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y132         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.892     3.108    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y132         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.227ns  (logic 0.157ns (4.865%)  route 3.070ns (95.135%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.172ns (routing 1.584ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.892ns (routing 1.450ns, distribution 1.442ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.172     3.439    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y203         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.552 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.312     4.864    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.908 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3870, routed)        1.758     6.666    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y132         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.892     3.108    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y132         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.210ns  (logic 0.157ns (4.891%)  route 3.053ns (95.109%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.172ns (routing 1.584ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.172     3.439    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y203         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.552 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.312     4.864    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.908 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3870, routed)        1.741     6.649    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y131         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.888     3.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.210ns  (logic 0.157ns (4.891%)  route 3.053ns (95.109%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.172ns (routing 1.584ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.172     3.439    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y203         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.552 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.312     4.864    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.908 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3870, routed)        1.741     6.649    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y131         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.888     3.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y131         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.206ns  (logic 0.157ns (4.897%)  route 3.049ns (95.103%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.172ns (routing 1.584ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.450ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.172     3.439    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y203         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.552 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.312     4.864    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.908 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3870, routed)        1.737     6.645    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y141         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.871     3.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y141         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.206ns  (logic 0.157ns (4.897%)  route 3.049ns (95.103%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.172ns (routing 1.584ns, distribution 1.588ns)
  Clock Net Delay (Destination): 2.871ns (routing 1.450ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.172     3.439    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y203         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.552 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.312     4.864    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.908 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3870, routed)        1.737     6.645    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y141         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.871     3.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y141         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.339ns (13.194%)  route 2.230ns (86.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.175ns (routing 1.584ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       3.175     3.442    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X2Y200         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y200         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.555 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=173, routed)         1.988     5.544    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X29Y195        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     5.770 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.242     6.012    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X29Y195        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.681     2.897    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X29Y195        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_6/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.114ns (4.818%)  route 2.252ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.922ns (routing 1.584ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.811ns (routing 1.450ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.922     3.189    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.303 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          2.252     5.555    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y95          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.811     3.027    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y95          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.084ns (18.120%)  route 0.380ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.971ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.380     2.215    top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y111        FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.861     2.048    top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y111        FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.084ns (18.120%)  route 0.380ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.971ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.380     2.215    top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y111        FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.861     2.048    top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y111        FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.084ns (18.120%)  route 0.380ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.971ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.380     2.215    top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y111        FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.861     2.048    top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y111        FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.084ns (17.660%)  route 0.392ns (82.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.971ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.392     2.227    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y106        FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.863     2.050    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y106        FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.084ns (17.660%)  route 0.392ns (82.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.971ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.392     2.227    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y106        FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.863     2.050    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y106        FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.084ns (17.660%)  route 0.392ns (82.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.971ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.392     2.227    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X12Y106        FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.863     2.050    top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y106        FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.084ns (17.518%)  route 0.395ns (82.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.971ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.395     2.231    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y113        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.861     2.048    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y113        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.084ns (17.518%)  route 0.395ns (82.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.971ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.395     2.231    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y113        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.861     2.048    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y113        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.084ns (17.518%)  route 0.395ns (82.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.971ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.395     2.231    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X19Y113        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.861     2.048    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X19Y113        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.084ns (16.476%)  route 0.426ns (83.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.601ns (routing 0.886ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.971ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.601     1.752    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y106        FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.836 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.426     2.261    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y115        FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.862     2.049    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y115        FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 3.593ns (86.620%)  route 0.555ns (13.380%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.924 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.954    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X6Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     4.115 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.148    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[60]
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.891     3.107    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.105ns  (logic 3.551ns (86.504%)  route 0.554ns (13.496%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.924 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.954    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X6Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     4.073 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[4]
                         net (fo=1, routed)           0.032     4.105    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[59]
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.891     3.107    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[59]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 3.546ns (86.446%)  route 0.556ns (13.554%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.924 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.954    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X6Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.068 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.034     4.102    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[58]
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.888     3.104    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[58]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 3.538ns (86.440%)  route 0.555ns (13.560%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.924 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.954    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X6Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.060 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.033     4.093    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[56]
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.888     3.104    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[56]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 3.525ns (86.376%)  route 0.556ns (13.624%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.924 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.954    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X6Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     4.047 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.034     4.081    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[57]
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.888     3.104    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[57]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 3.538ns (87.057%)  route 0.526ns (12.943%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.171     4.030 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[7]
                         net (fo=1, routed)           0.034     4.064    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[54]
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.064ns  (logic 3.510ns (86.368%)  route 0.554ns (13.632%))
  Logic Levels:           14  (CARRY8=6 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.450ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.924 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.954    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1_n_0
    SLICE_X6Y131         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     4.032 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.032     4.064    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[55]
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.888     3.104    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y131         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[55]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.053ns  (logic 3.528ns (87.047%)  route 0.525ns (12.953%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     4.020 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.053    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[52]
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[52]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 3.524ns (87.012%)  route 0.526ns (12.988%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.157     4.016 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[6]
                         net (fo=1, routed)           0.034     4.050    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[53]
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[53]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.010ns  (logic 3.486ns (86.933%)  route 0.524ns (13.067%))
  Logic Levels:           13  (CARRY8=5 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.885ns (routing 1.450ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y50        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X1Y50        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X1Y50        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X1Y50        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X1Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/PCIN[47]
    DSP48E2_X1Y51        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.739     2.584 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     2.584    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y51        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.146     2.730 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/mul_32s_18ns_32_1_1_U19/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.343     3.073    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/zext_ln153_fu_151_p1[23]
    SLICE_X6Y126         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     3.297 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4/O
                         net (fo=1, routed)           0.015     3.312    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233[22]_i_4_n_0
    SLICE_X6Y126         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     3.544 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.574    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[22]_i_1_n_0
    SLICE_X6Y127         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.639 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.669    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[30]_i_1_n_0
    SLICE_X6Y128         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.734 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.764    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[38]_i_1_n_0
    SLICE_X6Y129         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     3.829 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.859    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[46]_i_1_n_0
    SLICE_X6Y130         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     3.978 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[54]_i_1/O[4]
                         net (fo=1, routed)           0.032     4.010    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/p_0_in[51]
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       2.885     3.101    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/ap_clk
    SLICE_X6Y130         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/Stream2Mem_Batch_64u_802816u_U0/trunc_ln1_reg_233_reg[51]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.269ns (79.586%)  route 0.069ns (20.414%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.896ns (routing 0.971ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y64        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X3Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X3Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<6>
    DSP48E2_X3Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<6>
    DSP48E2_X3Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<6>
    DSP48E2_X3Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.069     0.338    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_40
    SLICE_X11Y160        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.896     2.083    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y160        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.269ns (75.140%)  route 0.089ns (24.860%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.971ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y64        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X3Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X3Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X3Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X3Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X3Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.089     0.358    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_31
    SLICE_X12Y162        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.890     2.077    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y162        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[15]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.269ns (74.309%)  route 0.093ns (25.691%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.971ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y64        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X3Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X3Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<16>
    DSP48E2_X3Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<16>
    DSP48E2_X3Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<16>
    DSP48E2_X3Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.093     0.362    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_30
    SLICE_X12Y162        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.890     2.077    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y162        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.269ns (73.497%)  route 0.097ns (26.503%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y64        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<11>
    DSP48E2_X3Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<11>
    DSP48E2_X3Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.097     0.366    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_35
    SLICE_X11Y162        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.893     2.080    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y162        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.280ns (74.667%)  route 0.095ns (25.333%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y46        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<8>
    DSP48E2_X0Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<8>
    DSP48E2_X0Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X0Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.095     0.375    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6_n_8
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.885     2.072    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/ap_clk
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[8]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.280ns (74.468%)  route 0.096ns (25.532%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y46        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<6>
    DSP48E2_X0Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<6>
    DSP48E2_X0Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.096     0.376    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6_n_10
    SLICE_X1Y115         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.880     2.067    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/ap_clk
    SLICE_X1Y115         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[6]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.280ns (73.491%)  route 0.101ns (26.509%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y46        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<7>
    DSP48E2_X0Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<7>
    DSP48E2_X0Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.101     0.381    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6_n_9
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.885     2.072    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/ap_clk
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[7]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.280ns (72.917%)  route 0.104ns (27.083%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y46        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X0Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X0Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<4>
    DSP48E2_X0Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<4>
    DSP48E2_X0Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.104     0.384    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6_n_12
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.885     2.072    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/ap_clk
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[4]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.269ns (69.870%)  route 0.116ns (30.130%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y64        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X3Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X3Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[8])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<8>
    DSP48E2_X3Y64        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<8>
    DSP48E2_X3Y64        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X3Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.116     0.385    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_38
    SLICE_X15Y161        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.889     2.076    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X15Y161        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.280ns (72.727%)  route 0.105ns (27.273%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y46        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<1>
    DSP48E2_X0Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<1>
    DSP48E2_X0Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.105     0.385    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/mul_32s_18ns_32_1_1_U6_n_15
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=55607, routed)       1.885     2.072    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/ap_clk
    SLICE_X3Y114         FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_512u_64u_12544u_U0/totalIters_reg_78_reg[1]/C





