<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TREADY' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:10.289+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TVALID' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:10.258+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'paillier_fl_kernel/grad_stream_TDATA' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:10.238+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:10.101+0800" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'grad_stream' (src/paillier_hls.cpp:169:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-142.html" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:08.896+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:149:238)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.364+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:149:217)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.347+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'mu' (src/paillier_hls.cpp:149:195)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.329+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'LAMBDA' (src/paillier_hls.cpp:149:169)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.314+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N' (src/paillier_hls.cpp:149:126)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.300+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:144:187)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.282+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:144:166)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.267+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:144:96)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.253+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:138:181)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.238+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:138:160)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.225+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N2' (src/paillier_hls.cpp:138:117)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.204+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:134:136)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.187+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:134:115)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.173+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'N_PRIME' (src/paillier_hls.cpp:130:137)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.159+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'R' (src/paillier_hls.cpp:130:116)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.143+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5292] unused parameter 'seed' (src/paillier_hls.cpp:113:52)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.126+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5555] unexpected pragma argument 'mul', expects function/operation (src/paillier_hls.cpp:15:34)" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T16:57:05.114+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.293 ; gain = 569.102&#xD;" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T17:08:47.755+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1945.184 ; gain = 503.742&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1947.410 ; gain = 505.969&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1947.410 ; gain = 505.969&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1964.191 ; gain = 522.750&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|      |Cell          |Count |&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst |     1|&#xD;&#xD;&#xA;+------+--------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1970.859 ; gain = 528.031&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1970.859 ; gain = 529.418&#xD;" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T17:08:33.707+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Sat Jun 21 17:06:20 2025] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Sat Jun 21 17:06:20 2025] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/impl/verilog/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Sat Jun 21 17:06:20 2025] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2022.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T17:07:37.455+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.824 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2025-06-21 17:06:20 +0800&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="Fl-pailler_fpga" solutionName="solution1" date="2025-06-21T17:06:21.132+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
