$date
	Sat May 20 17:58:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module HALF_ADDER_TB $end
$var wire 1 ! SUM_gate $end
$var wire 1 " SUM_data $end
$var wire 1 # SUM_beh $end
$var wire 1 $ COUT_gate $end
$var wire 1 % COUT_data $end
$var wire 1 & COUT_beh $end
$var parameter 32 ' TICKPERIOD $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 256 * COMMENT [255:0] $end
$var reg 1 + COUTEXPECTED $end
$var reg 32 , ERRORS [31:0] $end
$var reg 1 - SUMEXPECTED $end
$var reg 1 . TICK $end
$var reg 32 / VECTORCOUNT [31:0] $end
$var integer 32 0 COUNT [31:0] $end
$var integer 32 1 FD [31:0] $end
$scope module UUT_half_adder_behavioral $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var reg 1 & cout $end
$var reg 1 # sum $end
$upscope $end
$scope module UUT_half_adder_dataflow $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 % cout $end
$var wire 1 " sum $end
$upscope $end
$scope module UUT_half_adder_gate $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 $ cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 '
$end
#0
$dumpvars
b10000000000000000000000000000011 1
b101 0
b1 /
0.
0-
b0 ,
0+
b1001001010011100100100101010100 *
0)
0(
0&
0%
0$
0#
0"
0!
$end
#100
1.
#200
0.
#250
b10 /
b101101 *
#300
1.
#400
0.
#450
1#
1"
1!
b11 /
1-
1)
#500
1.
#600
0.
#650
b100 /
0)
1(
#700
1.
#800
0.
#850
1&
0#
0"
1%
0!
1$
b101 /
1+
0-
1)
#900
1.
#1000
0.
#1050
b11111111111111111111111111111111 0
