{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492359295405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492359295405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 01:14:55 2017 " "Processing started: Mon Apr 17 01:14:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492359295405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492359295405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcdAdder -c bcdAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcdAdder -c bcdAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492359295405 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492359296124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdAdder-sample " "Found design unit 1: bcdAdder-sample" {  } { { "bcdAdder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/bcdAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdAdder " "Found entity 1: bcdAdder" {  } { { "bcdAdder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/bcdAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-sample " "Found design unit 1: full_adder-sample" {  } { { "full_adder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-sample " "Found design unit 1: HA-sample" {  } { { "HA.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/HA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-sample " "Found design unit 1: or_2-sample" {  } { { "or_2.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/or_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcaadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcaadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcaAdder-sample " "Found design unit 1: rcaAdder-sample" {  } { { "rcaAdder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/rcaAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcaAdder " "Found entity 1: rcaAdder" {  } { { "rcaAdder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/rcaAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-sample " "Found design unit 1: and_2-sample" {  } { { "and_2.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/and_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/and_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_3-sample " "Found design unit 1: or_3-sample" {  } { { "or_3.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/or_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296764 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/or_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492359296764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492359296764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcdAdder " "Elaborating entity \"bcdAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492359296796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp4 bcdAdder.vhd(14) " "Verilog HDL or VHDL warning at bcdAdder.vhd(14): object \"temp4\" assigned a value but never read" {  } { { "bcdAdder.vhd" "" { Text "D:/17_1/digital/assignment/bcdAdder/bcdAdder.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492359296796 "|bcdAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcaAdder rcaAdder:u1 " "Elaborating entity \"rcaAdder\" for hierarchy \"rcaAdder:u1\"" {  } { { "bcdAdder.vhd" "u1" { Text "D:/17_1/digital/assignment/bcdAdder/bcdAdder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492359296811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder rcaAdder:u1\|full_adder:u1 " "Elaborating entity \"full_adder\" for hierarchy \"rcaAdder:u1\|full_adder:u1\"" {  } { { "rcaAdder.vhd" "u1" { Text "D:/17_1/digital/assignment/bcdAdder/rcaAdder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492359296811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA rcaAdder:u1\|full_adder:u1\|HA:u1 " "Elaborating entity \"HA\" for hierarchy \"rcaAdder:u1\|full_adder:u1\|HA:u1\"" {  } { { "full_adder.vhd" "u1" { Text "D:/17_1/digital/assignment/bcdAdder/full_adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492359296827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 rcaAdder:u1\|full_adder:u1\|or_2:u3 " "Elaborating entity \"or_2\" for hierarchy \"rcaAdder:u1\|full_adder:u1\|or_2:u3\"" {  } { { "full_adder.vhd" "u3" { Text "D:/17_1/digital/assignment/bcdAdder/full_adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492359296827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 and_2:u2 " "Elaborating entity \"and_2\" for hierarchy \"and_2:u2\"" {  } { { "bcdAdder.vhd" "u2" { Text "D:/17_1/digital/assignment/bcdAdder/bcdAdder.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492359296843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_3 or_3:u4 " "Elaborating entity \"or_3\" for hierarchy \"or_3:u4\"" {  } { { "bcdAdder.vhd" "u4" { Text "D:/17_1/digital/assignment/bcdAdder/bcdAdder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492359296843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492359297593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492359297889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492359297889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492359297905 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492359297905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492359297905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492359297905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492359297936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 01:14:57 2017 " "Processing ended: Mon Apr 17 01:14:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492359297936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492359297936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492359297936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492359297936 ""}
