/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*******************************************************************************
 *
 * Filename:
 * ---------
 *   l1d_rf.h
 *
 * Project:
 * --------
 *   MT6208
 *
 * Description:
 * ------------
 *   RF constance defintion
 *
 * Author:
 * -------
 * -------
 *
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 *
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 * removed!
 * removed!
 *
 *******************************************************************************/

#ifndef  _L1D_RF_H_
#define  _L1D_RF_H_
/* ------------------------------------------------------------------------- */
/*==========================*/  /*========================*/
/* BBRX_GAIN_DOUBLE         */  /* BBTX_CALBIAS           */
/*--------------------------*/  /*------------------------*/
/* 0: mapping range = 2.24V */  /* N= 0..+15 : 1.038^N    */
/* 1: mapping range = 1.12V */  /* N=-1..-16 : 0.918^(-N) */
/*==========================*/  /*========================*/
/*==========================*/  /*========================*/
/* BBTX_COMMON_MODE_VOLTAGE */  /* BBTX_CALRCSEL          */
/*--------------------------*/  /*------------------------*/
/* Set | Volt || Set | Volt */  /* Set | BW  || Set | BW  */
/*-----+------||-----+------*/  /*-----+-----||-----+-----*/
/*  3  | 1.75 || -1  | 1.29 */  /*  3  | 213 || -1  | 394 */
/*  2  | 1.62 || -2  | 1.18 */  /*  2  | 245 || -2  | 450 */
/*  1  | 1.51 || -3  | 1.06 */  /*  1  | 289 || -3  | 520 */
/*  0  | 1.40 || -4  | 0.95 */  /*  0  | 350 || -4  | 620 */
/*==========================*/  /*========================*/
/*==========================*/  /*========================*/
/* BBTX_TRIM_I              */  /* BBTX_OFFSET_I          */
/* BBTX_TRIM_Q              */  /* BBTX_OFFSET_Q          */
/*--------------------------*/  /*------------------------*/
/* N= -8...+7 : 0.16N dB    */  /* N=-32...+31: 2.737N mV */
/*==========================*/  /*========================*/
/*========================================================*/
/* BBTX_GAIN                                              */
/* --+---------+---------------+------------+-------------*/
/* S | FPGA    |               |            |             */
/* e | MT6208  | MT6205B       | MT6218B_EN | MT6218B_FN~ */
/* t | MT6205A | MT6218B_AN~DN | MT6219AV   | MT6219_BV   */
/*   | MT6218A |               |            |             */
/*---+---------+---------------+------------+-------------*/
/* 3 |  2.52V  |     1.48V     |   0.93V    |   1.50V     */
/* 2 |  2.01V  |     1.37V     |   0.87V    |   1.42V     */
/* 1 |  1.62V  |     1.29V     |   0.81V    |   1.36V     */
/* 0 |  1.26V  |     1.15V     |   0.76V    |   1.19V     */
/*-1 |  1.00V  |     1.06V     |   0.71V    |   1.12V     */
/*-2 |  0.81V  |     1.00V     |   0.66V    |   1.05V     */
/*-3 |  0.64V  |     0.92V     |   0.62V    |   1.00V     */
/*-4 |  0.50V  |     0.87V     |   0.58V    |   0.93V     */
/*========================================================*/
/* ------------------------------------------------------------------------- */
#define  CLK32K_MICRO_SECOND(n)       ((int)(n*32.0/1000))
/* ------------------------------------------------------------------------- */

#if IS_RF_BRIGHT2
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #if IS_FPGA_TARGET
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #endif
/*BRIGHT2*/ #if IS_CHIP_TARGET
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT2*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*BRIGHT2*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*BRIGHT2*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*BRIGHT2*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*BRIGHT2*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_BRIGHT4
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT4*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*BRIGHT4*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*BRIGHT4*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*BRIGHT4*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*BRIGHT4*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_BRIGHT5P
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*BRIGHT5P*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*BRIGHT5P*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*BRIGHT5P*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*BRIGHT5P*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*BRIGHT5P*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_AERO
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*AERO*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*AERO*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*AERO*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*AERO*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*AERO*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_AERO1PLUS
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*AERO1+*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*AERO1+*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*AERO1+*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*AERO1+*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*AERO1+*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_POLARIS1
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*RFMD*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*RFMD*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*RFMD*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*RFMD*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*RFMD*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_SKY74117
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74117*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*SKY74117*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*SKY74117*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*SKY74117*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74117*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74117*/ #if IS_CHIP_MT6227
/* under construction !*/
/*SKY74117*/ #elif IS_CHIP_MT6218_AND_LATTER_VERSION
/*SKY74117*/    #if defined(MT6228_S00) || defined(MT6228_S01)
/* under construction !*/
/*SKY74117*/    #else
/* under construction !*/
/*SKY74117*/    #endif
/*SKY74117*/ #elif IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
/*SKY74117*/    #if IS_CHIP_MT6229_S00
/* under construction !*/
/*SKY74117*/    #else
/* under construction !*/
/*SKY74117*/    #endif
/*SKY74117*/ #else
/* under construction !*/
/*SKY74117*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_SKY74400
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74400*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*SKY74400*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*SKY74400*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*SKY74400*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74400*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74400*/ #if IS_CHIP_MT6227
/* under construction !*/
/*SKY74400*/ #else
/* under construction !*/
/*SKY74400*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6119
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6119*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6119*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6119*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6119*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6119*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6119C
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6119C*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6119C*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6119C*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6119C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6119C*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6129A
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6129A*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6129A*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6129A*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6129A*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6129A*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6129B
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6129B*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6129B*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6129B*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6129B*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6129B*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6129C
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6129C*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6129C*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6129C*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6129C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6129C*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6129D
/*MT6129D*/
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/
/*MT6129D*/ #define  SX1_DATA_COUNT               3
/*MT6129D*/ #define  SX2_DATA_COUNT               1
/*MT6129D*/ #define  SX3_DATA_COUNT               1
/*MT6129D*/
/*MT6129D*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,24)
/*MT6129D*/ #define  SDATA_IDLE                   0x124982
/*MT6129D*/
/*MT6129D*/ /* polarity:  0: long  enable positive pulse */
/*MT6129D*/ /*            1: short enable positive pulse */
/*MT6129D*/ /*            2: long  enable negative pulse */
/*MT6129D*/ /*            3: short enable negative pulse */
/*MT6129D*/ #define  BSI_DEVICE_0_CS_POLARITY     1
/*MT6129D*/ #define  BSI_DEVICE_1_CS_POLARITY     1
/*MT6129D*/
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ /*   Sleep Mode Setting                                   */
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/
/*MT6129D*/ #define  FM_DURATION_DEFAULT          8191
/*MT6129D*/ #ifdef  AFC_VCXO
/*MT6129D*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6129D*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6129D*/ #else
/*MT6129D*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6129D*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6129D*/ #endif
/*MT6129D*/
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ /*   BFE Setting                                          */
/*MT6129D*/ /*--------------------------------------------------------*/
/*MT6129D*/ #define  BBRX_IQ_SWAP                 1
/*MT6129D*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6129D*/
/*MT6129D*/ #define  BBTX_IQ_SWAP                 1
/*MT6129D*/ #define  BBTX_CALRCSEL               -2
/*MT6129D*/ #define  BBTX_CALBIAS                 0
/*MT6129D*/ #define  BBTX_COMMON_MODE_VOLTAGE    -3
/*MT6129D*/ #define  BBTX_TRIM_I                  0
/*MT6129D*/ #define  BBTX_TRIM_Q                  0
/*MT6129D*/ #define  BBTX_OFFSET_I                0
/*MT6129D*/ #define  BBTX_OFFSET_Q                0
/*MT6129D*/
/*MT6129D*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/*MT6129D*/ #define  BBTX_GAIN                   -1
/*MT6129D*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/*MT6129D*/ #define  BBTX_GAIN                   -2
/*MT6129D*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/*MT6129D*/ #define  BBTX_GAIN                    3
/*MT6129D*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6129D*/ #define  BBTX_GAIN                   -3
/*MT6129D*/ #endif
/*MT6129D*/
/*MT6129D*/ #define  BBTX_GAIN_SWING              1000  /* mV */
/*MT6129D*/
#endif

/*============================================================================== */

#if IS_RF_MT6139B
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6139B*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*MT6139B*/ #else
/* under construction !*/
/* under construction !*/
/*MT6139B*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6139B*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6139B*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6139B*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6139B*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6139B*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6139C
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6139C*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*MT6139C*/ #else
/* under construction !*/
/* under construction !*/
/*MT6139C*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6139C*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6139C*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6139C*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6139C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6139C*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6139E
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/
/*MT6139E*/ #define  SX1_DATA_COUNT               3
/*MT6139E*/ #define  SX2_DATA_COUNT               1
/*MT6139E*/ #define  SX3_DATA_COUNT               1
/*MT6139E*/
/*MT6139E*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6139E*/ #define  SDATA_IDLE                   0x0002002 //CW2: Enter Sleep mode
/*MT6139E*/
/*MT6139E*/ /* polarity:  0: long  enable positive pulse */
/*MT6139E*/ /*            1: short enable positive pulse */
/*MT6139E*/ /*            2: long  enable negative pulse */
/*MT6139E*/ /*            3: short enable negative pulse */
/*MT6139E*/ #define  BSI_DEVICE_0_CS_POLARITY     1
/*MT6139E*/ #define  BSI_DEVICE_1_CS_POLARITY     1
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   Sleep Mode Setting                                   */
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/
/*MT6139E*/ #define  FM_DURATION_DEFAULT          8191
/*MT6139E*/ #ifdef  AFC_VCXO
/*MT6139E*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6139E*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6139E*/ #else
/*MT6139E*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6139E*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6139E*/ #endif
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   BFE Setting                                          */
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ #define  BBRX_IQ_SWAP                 0
/*MT6139E*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6139E*/
/*MT6139E*/ #define  BBTX_IQ_SWAP                 1
/*MT6139E*/ #define  BBTX_CALRCSEL               -2
/*MT6139E*/ #define  BBTX_CALBIAS                 0
/*MT6139E*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6139E*/ #define  BBTX_TRIM_I                  0
/*MT6139E*/ #define  BBTX_TRIM_Q                  0
/*MT6139E*/ #define  BBTX_OFFSET_I                0
/*MT6139E*/ #define  BBTX_OFFSET_Q                0
/*MT6139E*/ #define  BBTX_RPSEL                   1
/*MT6139E*/ #define  BBTX_INTEN                   1
/*MT6139E*/ #define  BBTX_SW_QBCNT               28
/*MT6139E*/
/*MT6139E*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/*MT6139E*/ #define  BBTX_GAIN                   -1
/*MT6139E*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/*MT6139E*/ #define  BBTX_GAIN                   -2
/*MT6139E*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/*MT6139E*/ #define  BBTX_GAIN                    3
/*MT6139E*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6139E*/ #define  BBTX_GAIN                   -3
/*MT6139E*/ #endif
/*MT6139E*/
/*MT6139E*/
/*MT6139E*/ #define  BBTX_GAIN_SWING              900  /* mV */ //request by JP
/*MT6139E*/
/*MT6139E*/ /* default value */
/*MT6139E*/ #define  ACODE850                     0x0820
/*MT6139E*/ #define  AMCODE850                    0x2040
/*MT6139E*/ #define  ACODE900                     0x0820
/*MT6139E*/ #define  AMCODE900                    0x2040
/*MT6139E*/ #define  ACODE1800                    0x0820
/*MT6139E*/ #define  AMCODE1800                   0x2040
/*MT6139E*/ #define  ACODE1900                    0x0820
/*MT6139E*/ #define  AMCODE1900                   0x2040
/*MT6139E*/
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ /*   Define the CapID range                               */
/*MT6139E*/ /*--------------------------------------------------------*/
/*MT6139E*/ #define  CRYSTAL_CAPID_RANGE          63
/*MT6139E*/
#endif

/*============================================================================== */

#if IS_RF_MT6140A
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6140A*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*MT6140A*/ #else
/* under construction !*/
/* under construction !*/
/*MT6140A*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6140A*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*MT6140A*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*MT6140A*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*MT6140A*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*MT6140A*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6140B
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #else
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/* under construction !*/
/*MT6140B*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6140C
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #else
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/* under construction !*/
/*MT6140C*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MT6140D
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/
/*MT6140D*/ #define  SX1_DATA_COUNT               3
/*MT6140D*/ #define  SX2_DATA_COUNT               1
/*MT6140D*/ #define  SX3_DATA_COUNT               1
/*MT6140D*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6140D*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MT6140D*/ #define  SDATA_IDLE                   0x0000002
/*MT6140D*/
/*MT6140D*/ /* polarity:  0: long  enable positive pulse */
/*MT6140D*/ /*            1: short enable positive pulse */
/*MT6140D*/ /*            2: long  enable negative pulse */
/*MT6140D*/ /*            3: short enable negative pulse */
/*MT6140D*/ #define  BSI_DEVICE_0_CS_POLARITY     1
/*MT6140D*/ #define  BSI_DEVICE_1_CS_POLARITY     1
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   Sleep Mode Setting                                   */
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/
/*MT6140D*/ #define  FM_DURATION_DEFAULT          8191
/*MT6140D*/ #ifdef  AFC_VCXO
/*MT6140D*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6140D*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6140D*/ #else
/*MT6140D*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6140D*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6140D*/ #endif
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   BFE Setting                                          */
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ #define  BBRX_IQ_SWAP                 0
/*MT6140D*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6140D*/
/*MT6140D*/ #define  BBTX_IQ_SWAP                 1
/*MT6140D*/ #define  BBTX_CALBIAS                 0
/*MT6140D*/
/*MT6140D*/ #define  BBTX_CALRCSEL                0
/*MT6140D*/ #define  BBTX_CALRCSEL_H              0
/*MT6140D*/ #if IS_BBTXRX_CHIP_DESIGN_VER_2
/*MT6140D*/ #define  BBTX_COMMON_MODE_VOLTAGE     1 /* 0: 1.1V, 1: 1.2V */
/*MT6140D*/ #else
/*MT6140D*/ #define  BBTX_COMMON_MODE_VOLTAGE    -1
/*MT6140D*/ #endif
/*MT6140D*/ #define  BBTX_COMMON_MODE_VOLTAGE_H  -1
/*MT6140D*/ #define  BBTX_TRIM_I                  0
/*MT6140D*/ #define  BBTX_TRIM_I_H                0
/*MT6140D*/ #define  BBTX_TRIM_Q                  0
/*MT6140D*/ #define  BBTX_TRIM_Q_H                0
/*MT6140D*/ #define  BBTX_OFFSET_I                0
/*MT6140D*/ #define  BBTX_OFFSET_I_H              0
/*MT6140D*/ #define  BBTX_OFFSET_Q                0
/*MT6140D*/ #define  BBTX_OFFSET_Q_H              0
/*MT6140D*/ #define  BBTX_PHSEL                   0
/*MT6140D*/ #define  BBTX_PHSEL_H                 0
/*MT6140D*/
/*MT6140D*/ #define  BBTX_RPSEL                   1
/*MT6140D*/ #define  BBTX_INTEN                   0
/*MT6140D*/ #define  BBTX_SW_QBCNT               28
/*MT6140D*/ #define  BBTX_COARSGAIN               1
/*MT6140D*/
/*MT6140D*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/*MT6140D*/ #define  BBTX_GAIN                   -1
/*MT6140D*/ #define  BBTX_GAIN_H                 -1
/*MT6140D*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/*MT6140D*/ #define  BBTX_GAIN                   -2
/*MT6140D*/ #define  BBTX_GAIN_H                 -2
/*MT6140D*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/*MT6140D*/ #define  BBTX_GAIN                    3
/*MT6140D*/ #define  BBTX_GAIN_H                  3
/*MT6140D*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MT6140D*/ #define  BBTX_GAIN                    0
/*MT6140D*/ #define  BBTX_GAIN_H                  0
/*MT6140D*/ #endif
/*MT6140D*/
/*MT6140D*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6140D*/
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ /*   Define the CapID range                               */
/*MT6140D*/ /*--------------------------------------------------------*/
/*MT6140D*/ #define  CRYSTAL_CAPID_RANGE          63
/*MT6140D*/
#endif

/*============================================================================== */

#if IS_RF_CMOSEDGE
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #else
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/* under construction !*/
/*CMOSEDGE*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_MTKSOC1 || IS_RF_MTKSOC1T
/*MTKSOC1*/
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/ /*   define SRCB data (shall be modified by real case)    */
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/
/*MTKSOC1*/ #define  SX1_DATA_COUNT               5
/*MTKSOC1*/ #define  SX2_DATA_COUNT               1
/*MTKSOC1*/ #define  SX3_DATA_COUNT               1
/*MTKSOC1*/ //#define  ST2B_ST2M_DATA_COUNT         0 //XXXXX
/*MTKSOC1*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,26)
/*MTKSOC1*/ #define  SDATA_IDLE                   0x0200000
/*MTKSOC1*/
/*MTKSOC1*/ /* polarity:  0: long  enable positive pulse */
/*MTKSOC1*/ /*            1: short enable positive pulse */
/*MTKSOC1*/ /*            2: long  enable negative pulse */
/*MTKSOC1*/ /*            3: short enable negative pulse */
/*MTKSOC1*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MTKSOC1*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MTKSOC1*/
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/ /*   Sleep Mode Setting                                   */
/*MTKSOC1*/ /*-------------------------------------------------------*/
/*MTKSOC1*/
/*MTKSOC1*/ #define  FM_DURATION_DEFAULT          8191
/*MTKSOC1*/ #ifdef  AFC_VCXO
/*MTKSOC1*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MTKSOC1*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MTKSOC1*/ #else
/*MTKSOC1*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MTKSOC1*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MTKSOC1*/ #endif
/*MTKSOC1*/
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/ /*   BFE Setting                                          */
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/ #define  BBRX_IQ_SWAP                 0
/*MTKSOC1*/ #define  BBRX_GAIN_DOUBLE             0
/*MTKSOC1*/
/*MTKSOC1*/ #define  BBTX_IQ_SWAP                 1 //SWAP(do not swap at high side mixing 1900, swap at low side 850 900 1800)
/*MTKSOC1*/ #define  BBTX_CALBIAS                 0
/*MTKSOC1*/
/*MTKSOC1*/ #define  BBTX_CALRCSEL                0
/*MTKSOC1*/ #define  BBTX_CALRCSEL_H              0
/*MTKSOC1*/ #define  BBTX_COMMON_MODE_VOLTAGE     1//COMMON MODE VOLTAGE: 1.5v
/*MTKSOC1*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   1//COMMON MODE VOLTAGE: 1.5v
/*MTKSOC1*/ #define  BBTX_TRIM_I                  0// wait calibration
/*MTKSOC1*/ #define  BBTX_TRIM_I_H                0// wait calibration
/*MTKSOC1*/ #define  BBTX_TRIM_Q                  0// wait calibration
/*MTKSOC1*/ #define  BBTX_TRIM_Q_H                0// wait calibration
/*MTKSOC1*/ #define  BBTX_OFFSET_I                0// wait calibration
/*MTKSOC1*/ #define  BBTX_OFFSET_I_H              0// wait calibration
/*MTKSOC1*/ #define  BBTX_OFFSET_Q                0// wait calibration
/*MTKSOC1*/ #define  BBTX_OFFSET_Q_H              0// wait calibration
/*MTKSOC1*/ #define  BBTX_PHSEL                   0// wait calibration
/*MTKSOC1*/ #define  BBTX_PHSEL_H                 0// wait calibration
/*MTKSOC1*/
/*MTKSOC1*/ #define  BBTX_COARSGAIN               1 //XXXXX no use?
/*MTKSOC1*/
/*MTKSOC1*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/*MTKSOC1*/ #define  BBTX_GAIN                   -1
/*MTKSOC1*/ #define  BBTX_GAIN_H                 -1
/*MTKSOC1*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/*MTKSOC1*/ #define  BBTX_GAIN                   -2
/*MTKSOC1*/ #define  BBTX_GAIN_H                 -2
/*MTKSOC1*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/*MTKSOC1*/ #define  BBTX_GAIN                    3
/*MTKSOC1*/ #define  BBTX_GAIN_H                  3
/*MTKSOC1*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*MTKSOC1*/ #define  BBTX_GAIN                    2 // get from experiment
/*MTKSOC1*/ #define  BBTX_GAIN_H                  2 // get from experiment
/*MTKSOC1*/ #endif
/*MTKSOC1*/
/*MTKSOC1*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MTKSOC1*/
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/ /*   Define the CapID range                               */
/*MTKSOC1*/ /*--------------------------------------------------------*/
/*MTKSOC1*/ #define  CRYSTAL_CAPID_RANGE          127
/*MTKSOC1*/
#endif

/*============================================================================== */

#if IS_RF_MT6252RF
/*MT6252RF*/
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/
/*MT6252RF*/ #define  SX0_DATA_COUNT               3
/*MT6252RF*/ #define  SX1_DATA_COUNT               1
/*MT6252RF*/ #define  SX2_DATA_COUNT               1
/*MT6252RF*/ #define  SX3_DATA_COUNT               1
/*MT6252RF*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6252RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,29)
/*MT6252RF*/ #define  SDATA_IDLE                   0x0200000
/*MT6252RF*/
/*MT6252RF*/ /* polarity:  0: long  enable positive pulse */
/*MT6252RF*/ /*            1: short enable positive pulse */
/*MT6252RF*/ /*            2: long  enable negative pulse */
/*MT6252RF*/ /*            3: short enable negative pulse */
/*MT6252RF*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6252RF*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6252RF*/
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/ /*   Sleep Mode Setting                                   */
/*MT6252RF*/ /*-------------------------------------------------------*/
/*MT6252RF*/
/*MT6252RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6252RF*/ #ifdef  AFC_VCXO
/*MT6252RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6252RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6252RF*/ #else
/*MT6252RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6252RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6252RF*/ #endif
/*MT6252RF*/
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/ /*   BFE Setting                                          */
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/ #define  BBRX_IQ_SWAP                 0
/*MT6252RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6252RF*/
/*MT6252RF*/ #define  BBTX_IQ_SWAP                 0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_CALBIAS                 0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_CALRCSEL                0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_CALRCSEL_H              0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_TRIM_I                  0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_TRIM_I_H                0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_TRIM_Q                  0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_TRIM_Q_H                0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_OFFSET_I                0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_OFFSET_I_H              0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_OFFSET_Q                0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_OFFSET_Q_H              0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_PHSEL                   0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_PHSEL_H                 0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_COARSGAIN               1 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_GAIN                    0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_GAIN_H                  0 // Not Used, due to Direct Frequency Modulator (DFM) architecture.
/*MT6252RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6252RF*/
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/ /*   Define the CapID range                               */
/*MT6252RF*/ /*--------------------------------------------------------*/
/*MT6252RF*/ #define  CRYSTAL_CAPID_RANGE          127
/*MT6252RF*/
#endif

/*============================================================================== */

#if IS_RF_MT6261RF
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ #define  SX0_DATA_COUNT               3
/*MT6261RF*/ #define  SX1_DATA_COUNT               1
/*MT6261RF*/ #define  SX2_DATA_COUNT               2
/*MT6261RF*/ #define  SX3_DATA_COUNT               1
/*MT6261RF*/ #define  ST2B_ST2M_DATA_COUNT         2
/*MT6261RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,30)
/*MT6261RF*/ #define  SDATA_IDLE                   BSI_CW(0x02, 0x02000) /* MODE[2:0] = 0 & TRX[1:0]=0 & BAND[1:0]=1 */
/*MT6261RF*/
/*MT6261RF*/ /*  LEN: 0: long  enable pulse                          */
/*MT6261RF*/ /*       1: short enable pulse                          */
/*MT6261RF*/ /*       2: long  enable pulse aligned with data output */
/*MT6261RF*/ #define  BSI_ENA_LEN                  0
/*MT6261RF*/
/*MT6261RF*/ /*  POL: 0: true     enable pulse polarity */
/*MT6261RF*/ /*       1: inverted enable pulse polarity */
/*MT6261RF*/ #define  BSI_ENA_POL                  0
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ /*   Sleep Mode Setting                                   */
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/
/*MT6261RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6261RF*/ #ifdef  AFC_VCXO
/*MT6261RF*/    #if defined(MT2502)
/*MT6261RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4125) //4125*32/1000=132 (32K cnt) ~ 4ms
/*MT6261RF*/    #else
/*MT6261RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6261RF*/    #endif
/*MT6261RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6261RF*/ #else
/*MT6261RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000) //3125
/*MT6261RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6261RF*/ #endif
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ /*   BFE Legacy Setting (no use)                          */
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6261RF*/ #define  BBTX_IQ_SWAP                 0
/*MT6261RF*/ #define  BBTX_CALBIAS                 0
/*MT6261RF*/ #define  BBTX_CALRCSEL                0
/*MT6261RF*/ #define  BBTX_CALRCSEL_H              0
/*MT6261RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 //COMMON MODE VOLTAGE: 1.5v
/*MT6261RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 //COMMON MODE VOLTAGE: 1.5v
/*MT6261RF*/ #define  BBTX_TRIM_I                  0 // wait calibration
/*MT6261RF*/ #define  BBTX_TRIM_I_H                0 // wait calibration
/*MT6261RF*/ #define  BBTX_TRIM_Q                  0 // wait calibration
/*MT6261RF*/ #define  BBTX_TRIM_Q_H                0 // wait calibration
/*MT6261RF*/ #define  BBTX_OFFSET_I                0 // wait calibration
/*MT6261RF*/ #define  BBTX_OFFSET_I_H              0 // wait calibration
/*MT6261RF*/ #define  BBTX_OFFSET_Q                0 // wait calibration
/*MT6261RF*/ #define  BBTX_OFFSET_Q_H              0 // wait calibration
/*MT6261RF*/ #define  BBTX_PHSEL                   0 // wait calibration
/*MT6261RF*/ #define  BBTX_PHSEL_H                 0 // wait calibration
/*MT6261RF*/ #define  BBTX_COARSGAIN               0
/*MT6261RF*/ #define  BBTX_GAIN                    0 // get from experiment
/*MT6261RF*/ #define  BBTX_GAIN_H                  0 // get from experiment
/*MT6261RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ /*   BFE Setting                                          */
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ #define  BBRX_IQ_SWAP                 1
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ /*   Define the CapID range                               */
/*MT6261RF*/ /*--------------------------------------------------------*/
/*MT6261RF*/ #define  CRYSTAL_CAPID_RANGE          31
#endif

/*============================================================================== */

#if IS_RF_MT6260RF
/*MT6260RF*/
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/
/*MT6260RF*/ #define  SX0_DATA_COUNT               3
/*MT6260RF*/ #define  SX1_DATA_COUNT               1
/*MT6260RF*/ #define  SX2_DATA_COUNT               2
/*MT6260RF*/ #define  SX3_DATA_COUNT               1
/*MT6260RF*/ #define  ST2B_ST2M_DATA_COUNT         2
/*MT6260RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,30)
/*MT6260RF*/ #define  SDATA_IDLE                   BSI_CW(0x02, 0x02000) /* MODE[2:0] = 0 & TRX[1:0]=0 & BAND[1:0]=1 */
/*MT6260RF*/
/*MT6260RF*/ /*  LEN: 0: long  enable pulse                          */
/*MT6260RF*/ /*       1: short enable pulse                          */
/*MT6260RF*/ /*       2: long  enable pulse aligned with data output */
/*MT6260RF*/ #define  BSI_ENA_LEN                  0
/*MT6260RF*/
/*MT6260RF*/ /*  POL: 0: true     enable pulse polarity */
/*MT6260RF*/ /*       1: inverted enable pulse polarity */
/*MT6260RF*/ #define  BSI_ENA_POL                  0
/*MT6260RF*/
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ /*   Sleep Mode Setting                                   */
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/
/*MT6260RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6260RF*/ #ifdef  AFC_VCXO
/*MT6260RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6260RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6260RF*/ #else
/*MT6260RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000) //3125
/*MT6260RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6260RF*/ #endif
/*MT6260RF*/
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ /*   BFE Legacy Setting (no use)                          */
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6260RF*/ #define  BBTX_IQ_SWAP                 0
/*MT6260RF*/ #define  BBTX_CALBIAS                 0
/*MT6260RF*/ #define  BBTX_CALRCSEL                0
/*MT6260RF*/ #define  BBTX_CALRCSEL_H              0
/*MT6260RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 //COMMON MODE VOLTAGE: 1.5v
/*MT6260RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 //COMMON MODE VOLTAGE: 1.5v
/*MT6260RF*/ #define  BBTX_TRIM_I                  0 // wait calibration
/*MT6260RF*/ #define  BBTX_TRIM_I_H                0 // wait calibration
/*MT6260RF*/ #define  BBTX_TRIM_Q                  0 // wait calibration
/*MT6260RF*/ #define  BBTX_TRIM_Q_H                0 // wait calibration
/*MT6260RF*/ #define  BBTX_OFFSET_I                0 // wait calibration
/*MT6260RF*/ #define  BBTX_OFFSET_I_H              0 // wait calibration
/*MT6260RF*/ #define  BBTX_OFFSET_Q                0 // wait calibration
/*MT6260RF*/ #define  BBTX_OFFSET_Q_H              0 // wait calibration
/*MT6260RF*/ #define  BBTX_PHSEL                   0 // wait calibration
/*MT6260RF*/ #define  BBTX_PHSEL_H                 0 // wait calibration
/*MT6260RF*/ #define  BBTX_COARSGAIN               0
/*MT6260RF*/ #define  BBTX_GAIN                    0 // get from experiment
/*MT6260RF*/ #define  BBTX_GAIN_H                  0 // get from experiment
/*MT6260RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6260RF*/
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ /*   BFE Setting                                          */
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ #define  BBRX_IQ_SWAP                 0
/*MT6260RF*/
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ /*   Define the CapID range                               */
/*MT6260RF*/ /*--------------------------------------------------------*/
/*MT6260RF*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6260RF*/
#endif

/*============================================================================== */

#if IS_RF_MT6250RF
/*MT6250RF*/
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/
/*MT6250RF*/ #define  SX0_DATA_COUNT               3
/*MT6250RF*/ #define  SX1_DATA_COUNT               1
/*MT6250RF*/ #define  SX2_DATA_COUNT               2
/*MT6250RF*/ #define  SX3_DATA_COUNT               1
/*MT6250RF*/ #define  ST2B_ST2M_DATA_COUNT         2
/*MT6250RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,30)
/*MT6250RF*/ #define  SDATA_IDLE                   BSI_CW(0x02, 0x02000) /* MODE[2:0] = 0 */
/*MT6250RF*/
/*MT6250RF*/ /*  LEN: 0: long  enable pulse                          */
/*MT6250RF*/ /*       1: short enable pulse                          */
/*MT6250RF*/ /*       2: long  enable pulse aligned with data output */
/*MT6250RF*/ #define  BSI_ENA_LEN                  0
/*MT6250RF*/
/*MT6250RF*/ /*  POL: 0: true     enable pulse polarity */
/*MT6250RF*/ /*       1: inverted enable pulse polarity */
/*MT6250RF*/ #define  BSI_ENA_POL                  0
/*MT6250RF*/
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ /*   Sleep Mode Setting                                   */
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/
/*MT6250RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6250RF*/ #ifdef  AFC_VCXO
/*MT6250RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6250RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6250RF*/ #else
/*MT6250RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000) //3125
/*MT6250RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6250RF*/ #endif
/*MT6250RF*/
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ /*   BFE Legacy Setting (no use)                          */
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6250RF*/ #define  BBTX_IQ_SWAP                 0
/*MT6250RF*/ #define  BBTX_CALBIAS                 0
/*MT6250RF*/ #define  BBTX_CALRCSEL                0
/*MT6250RF*/ #define  BBTX_CALRCSEL_H              0
/*MT6250RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 //COMMON MODE VOLTAGE: 1.5v
/*MT6250RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 //COMMON MODE VOLTAGE: 1.5v
/*MT6250RF*/ #define  BBTX_TRIM_I                  0 // wait calibration
/*MT6250RF*/ #define  BBTX_TRIM_I_H                0 // wait calibration
/*MT6250RF*/ #define  BBTX_TRIM_Q                  0 // wait calibration
/*MT6250RF*/ #define  BBTX_TRIM_Q_H                0 // wait calibration
/*MT6250RF*/ #define  BBTX_OFFSET_I                0 // wait calibration
/*MT6250RF*/ #define  BBTX_OFFSET_I_H              0 // wait calibration
/*MT6250RF*/ #define  BBTX_OFFSET_Q                0 // wait calibration
/*MT6250RF*/ #define  BBTX_OFFSET_Q_H              0 // wait calibration
/*MT6250RF*/ #define  BBTX_PHSEL                   0 // wait calibration
/*MT6250RF*/ #define  BBTX_PHSEL_H                 0 // wait calibration
/*MT6250RF*/ #define  BBTX_COARSGAIN               0
/*MT6250RF*/ #define  BBTX_GAIN                    0 // get from experiment
/*MT6250RF*/ #define  BBTX_GAIN_H                  0 // get from experiment
/*MT6250RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6250RF*/
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ /*   BFE Setting                                          */
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ #define  BBRX_IQ_SWAP                 0
/*MT6250RF*/
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ /*   Define the CapID range                               */
/*MT6250RF*/ /*--------------------------------------------------------*/
/*MT6250RF*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6250RF*/
#endif

/*============================================================================== */

#if IS_RF_MT6256RF
/*MT6256RF*/
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/
/*MT6256RF*/ #if IS_CHIP_MT6256_S00
/*MT6256RF*/ #define  SX0_DATA_COUNT               3
/*MT6256RF*/ #define  SX1_DATA_COUNT               1
/*MT6256RF*/ #define  SX2_DATA_COUNT               1
/*MT6256RF*/ #define  SX3_DATA_COUNT               1
/*MT6256RF*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6256RF*/ #else
/*MT6256RF*/ #define  SX0_DATA_COUNT               3
/*MT6256RF*/ #define  SX1_DATA_COUNT               1
/*MT6256RF*/ #define  SX2_DATA_COUNT               2
/*MT6256RF*/ #define  SX3_DATA_COUNT               1
/*MT6256RF*/ #define  ST2B_ST2M_DATA_COUNT         2
/*MT6256RF*/ #endif
/*MT6256RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,29)
/*MT6256RF*/ #define  SDATA_IDLE                   BSI_CW(0x02, 0x10000)
/*MT6256RF*/
/*MT6256RF*/ /* polarity:  0: long  enable positive pulse */
/*MT6256RF*/ /*            1: short enable positive pulse */
/*MT6256RF*/ /*            2: long  enable negative pulse */
/*MT6256RF*/ /*            3: short enable negative pulse */
/*MT6256RF*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6256RF*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6256RF*/
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ /*   Sleep Mode Setting                                   */
/*MT6256RF*/ /*-------------------------------------------------------*/
/*MT6256RF*/
/*MT6256RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6256RF*/ #ifdef  AFC_VCXO
/*MT6256RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6256RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6256RF*/ #else
/*MT6256RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6256RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6256RF*/ #endif
/*MT6256RF*/
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ /*   BFE Legacy Setting (no use)                          */
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6256RF*/ #define  BBTX_IQ_SWAP                 0
/*MT6256RF*/ #define  BBTX_CALBIAS                 0
/*MT6256RF*/ #define  BBTX_CALRCSEL                0
/*MT6256RF*/ #define  BBTX_CALRCSEL_H              0
/*MT6256RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 //COMMON MODE VOLTAGE: 1.5v
/*MT6256RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 //COMMON MODE VOLTAGE: 1.5v
/*MT6256RF*/ #define  BBTX_TRIM_I                  0 // wait calibration
/*MT6256RF*/ #define  BBTX_TRIM_I_H                0 // wait calibration
/*MT6256RF*/ #define  BBTX_TRIM_Q                  0 // wait calibration
/*MT6256RF*/ #define  BBTX_TRIM_Q_H                0 // wait calibration
/*MT6256RF*/ #define  BBTX_OFFSET_I                0 // wait calibration
/*MT6256RF*/ #define  BBTX_OFFSET_I_H              0 // wait calibration
/*MT6256RF*/ #define  BBTX_OFFSET_Q                0 // wait calibration
/*MT6256RF*/ #define  BBTX_OFFSET_Q_H              0 // wait calibration
/*MT6256RF*/ #define  BBTX_PHSEL                   0 // wait calibration
/*MT6256RF*/ #define  BBTX_PHSEL_H                 0 // wait calibration
/*MT6256RF*/ #define  BBTX_COARSGAIN               0
/*MT6256RF*/ #define  BBTX_GAIN                    0 // get from experiment
/*MT6256RF*/ #define  BBTX_GAIN_H                  0 // get from experiment
/*MT6256RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6256RF*/
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ /*   BFE Setting                                          */
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ #define  BBRX_IQ_SWAP                 1
/*MT6256RF*/ #if IS_DYNAMIC_G_E_TXWIN_POSITION_SUPPORT_V2
/*MT6256RF*/ #define  TQ_EPSK_TX_DELAY             2
/*MT6256RF*/ #endif
/*MT6256RF*/
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ /*   Define the CapID range                               */
/*MT6256RF*/ /*--------------------------------------------------------*/
/*MT6256RF*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6256RF*/
#endif

/*============================================================================== */

#if IS_RF_MT6255RF
/*MT6255RF*/
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/
/*MT6255RF*/ #define  SX0_DATA_COUNT               3
/*MT6255RF*/ #define  SX1_DATA_COUNT               1
/*MT6255RF*/ #define  SX2_DATA_COUNT               2
/*MT6255RF*/ #define  SX3_DATA_COUNT               1
/*MT6255RF*/ #define  ST2B_ST2M_DATA_COUNT         2
/*MT6255RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,29)
/*MT6255RF*/ #define  SDATA_IDLE                   BSI_CW(0x02, 0x10000)
/*MT6255RF*/
/*MT6255RF*/ /* polarity:  0: long  enable positive pulse */
/*MT6255RF*/ /*            1: short enable positive pulse */
/*MT6255RF*/ /*            2: long  enable negative pulse */
/*MT6255RF*/ /*            3: short enable negative pulse */
/*MT6255RF*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6255RF*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6255RF*/
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ /*   Sleep Mode Setting                                   */
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/
/*MT6255RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6255RF*/ #ifdef  AFC_VCXO
/*MT6255RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6255RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6255RF*/ #else
/*MT6255RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6255RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6255RF*/ #endif
/*MT6255RF*/
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ /*   BFE Legacy Setting (no use)                          */
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6255RF*/ #define  BBTX_IQ_SWAP                 0
/*MT6255RF*/ #define  BBTX_CALBIAS                 0
/*MT6255RF*/ #define  BBTX_CALRCSEL                0
/*MT6255RF*/ #define  BBTX_CALRCSEL_H              0
/*MT6255RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 //COMMON MODE VOLTAGE: 1.5v
/*MT6255RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 //COMMON MODE VOLTAGE: 1.5v
/*MT6255RF*/ #define  BBTX_TRIM_I                  0 // wait calibration
/*MT6255RF*/ #define  BBTX_TRIM_I_H                0 // wait calibration
/*MT6255RF*/ #define  BBTX_TRIM_Q                  0 // wait calibration
/*MT6255RF*/ #define  BBTX_TRIM_Q_H                0 // wait calibration
/*MT6255RF*/ #define  BBTX_OFFSET_I                0 // wait calibration
/*MT6255RF*/ #define  BBTX_OFFSET_I_H              0 // wait calibration
/*MT6255RF*/ #define  BBTX_OFFSET_Q                0 // wait calibration
/*MT6255RF*/ #define  BBTX_OFFSET_Q_H              0 // wait calibration
/*MT6255RF*/ #define  BBTX_PHSEL                   0 // wait calibration
/*MT6255RF*/ #define  BBTX_PHSEL_H                 0 // wait calibration
/*MT6255RF*/ #define  BBTX_COARSGAIN               0
/*MT6255RF*/ #define  BBTX_GAIN                    0 // get from experiment
/*MT6255RF*/ #define  BBTX_GAIN_H                  0 // get from experiment
/*MT6255RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6255RF*/
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ /*   BFE Setting                                          */
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ #define  BBRX_IQ_SWAP                 1
/*MT6255RF*/
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ /*   Define the CapID range                               */
/*MT6255RF*/ /*--------------------------------------------------------*/
/*MT6255RF*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6255RF*/
#endif

/*============================================================================== */

#if IS_RF_MT6251RF
/*MT6251RF*/
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/
/*MT6251RF*/ #define  SX0_DATA_COUNT               2
/*MT6251RF*/ #define  SX1_DATA_COUNT               1
/*MT6251RF*/ #define  SX2_DATA_COUNT               1
/*MT6251RF*/ #define  SX3_DATA_COUNT               2
/*MT6251RF*/ #define  ST2B_ST2M_DATA_COUNT         1
/*MT6251RF*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,29)
/*MT6251RF*/ #define  SDATA_IDLE                   0x0210000
/*MT6251RF*/
/*MT6251RF*/ /* polarity:  0: long  enable positive pulse */
/*MT6251RF*/ /*            1: short enable positive pulse */
/*MT6251RF*/ /*            2: long  enable negative pulse */
/*MT6251RF*/ /*            3: short enable negative pulse */
/*MT6251RF*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*MT6251RF*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*MT6251RF*/
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ /*   Sleep Mode Setting                                   */
/*MT6251RF*/ /*-------------------------------------------------------*/
/*MT6251RF*/
/*MT6251RF*/ #define  FM_DURATION_DEFAULT          8191
/*MT6251RF*/ #ifdef  AFC_VCXO
/*MT6251RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*MT6251RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*MT6251RF*/ #else
/*MT6251RF*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*MT6251RF*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*MT6251RF*/ #endif
/*MT6251RF*/
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ /*   BFE Legacy Setting (no use)                          */
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ #define  BBRX_GAIN_DOUBLE             0
/*MT6251RF*/
/*MT6251RF*/ #define  BBTX_IQ_SWAP                 0 // SWAP(do not swap at high side mixing 1900, swap at low side 850 900 1800)
/*MT6251RF*/ #define  BBTX_CALBIAS                 0
/*MT6251RF*/
/*MT6251RF*/ #define  BBTX_CALRCSEL                0
/*MT6251RF*/ #define  BBTX_CALRCSEL_H              0
/*MT6251RF*/ #define  BBTX_COMMON_MODE_VOLTAGE     0 // COMMON MODE VOLTAGE: 1.5v
/*MT6251RF*/ #define  BBTX_COMMON_MODE_VOLTAGE_H   0 // COMMON MODE VOLTAGE: 1.5v
/*MT6251RF*/ #define  BBTX_TRIM_I                  0 // wait calibration
/*MT6251RF*/ #define  BBTX_TRIM_I_H                0 // wait calibration
/*MT6251RF*/ #define  BBTX_TRIM_Q                  0 // wait calibration
/*MT6251RF*/ #define  BBTX_TRIM_Q_H                0 // wait calibration
/*MT6251RF*/ #define  BBTX_OFFSET_I                0 // wait calibration
/*MT6251RF*/ #define  BBTX_OFFSET_I_H              0 // wait calibration
/*MT6251RF*/ #define  BBTX_OFFSET_Q                0 // wait calibration
/*MT6251RF*/ #define  BBTX_OFFSET_Q_H              0 // wait calibration
/*MT6251RF*/ #define  BBTX_PHSEL                   0 // wait calibration
/*MT6251RF*/ #define  BBTX_PHSEL_H                 0 // wait calibration
/*MT6251RF*/ #define  BBTX_COARSGAIN               0 // no use?
/*MT6251RF*/ #define  BBTX_GAIN                    0 // get from experiment
/*MT6251RF*/ #define  BBTX_GAIN_H                  0 // get from experiment
/*MT6251RF*/ #define  BBTX_GAIN_SWING              900  /* mV */
/*MT6251RF*/
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ /*   BFE Setting                                          */
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ #define  BBRX_IQ_SWAP                 1
/*MT6251RF*/
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ /*   Define the CapID range                               */
/*MT6251RF*/ /*--------------------------------------------------------*/
/*MT6251RF*/ #define  CRYSTAL_CAPID_RANGE          255
/*MT6251RF*/
#endif

/*============================================================================== */

#if IS_RF_SKY74045
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74045*/ #if IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
/* under construction !*/
/*SKY74045*/ #else
/* under construction !*/
/*SKY74045*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74045*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*SKY74045*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*SKY74045*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*SKY74045*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74045*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_AERO2
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*AERO2*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*AERO2*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*AERO2*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*AERO2*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*AERO2*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_SKY74137
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*SKY74137*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*SKY74137*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN || IS_CHIP_MT6229 || IS_CHIP_MT6268T
/* under construction !*/
/*SKY74137*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*SKY74137*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*SKY74137*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_GRF6201
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*GRF6201*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*GRF6201*/ #else
/* under construction !*/
/* under construction !*/
/*GRF6201*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*GRF6201*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/* under construction !*/
/*GRF6201*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/* under construction !*/
/*GRF6201*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/* under construction !*/
/*GRF6201*/ #else  /*MT6218BFN~ || MT6219BV~*/
/* under construction !*/
/*GRF6201*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif

/*============================================================================== */

#if IS_RF_IRFS3001
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #if defined(EXT_13M)
/* under construction !*/
/*IRFS3001*/ #elif defined(EXT_26M)
/* under construction !*/
/*IRFS3001*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #ifdef  AFC_VCXO
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #else
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/*IRFS3001*/ #if IS_CHIP_MT6227
/* under construction !*/
/*IRFS3001*/ #endif
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif // end of "#if IS_RF_IRFS3001"

/*============================================================================== */

#if IS_RF_AD6548
/*AD6548*/
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/ /*   define SRCB data (shall be modified by real case)    */
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/
/*AD6548*/ #define  SX1_DATA_COUNT               2
/*AD6548*/ #define  SX2_DATA_COUNT               2
/*AD6548*/ #define  SX3_DATA_COUNT               1
/*AD6548*/
/*AD6548*/ #define  SCTRL_IDLE                   SCTRL_WORD(0,18)
/*AD6548*/ #define  SDATA_IDLE                   0x000184 /* or 0x006624:Clear Mask operation */
/*AD6548*/
/*AD6548*/ /* polarity:  0: long  enable positive pulse */
/*AD6548*/ /*            1: short enable positive pulse */
/*AD6548*/ /*            2: long  enable negative pulse */
/*AD6548*/ /*            3: short enable negative pulse */
/*AD6548*/
/*AD6548*/ #if IS_BT_CO_CLOCK_HW_SUPPORT && IS_BT_COCLOCK_SUPPORT
/*AD6548*/ #define  BSI_DEVICE_0_CS_POLARITY     0
/*AD6548*/ #define  BSI_DEVICE_1_CS_POLARITY     0
/*AD6548*/ #else
/*AD6548*/ #define  BSI_DEVICE_0_CS_POLARITY     2
/*AD6548*/ #define  BSI_DEVICE_1_CS_POLARITY     2
/*AD6548*/ #endif
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/ /*   Sleep Mode Setting                                   */
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/
/*AD6548*/ #define  FM_DURATION_DEFAULT          8191
/*AD6548*/ #ifdef  AFC_VCXO
/*AD6548*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(5000)
/*AD6548*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3500)
/*AD6548*/ #else
/*AD6548*/ #define  CLK_SETTLE_DEFAULT           CLK32K_MICRO_SECOND(4000)//3125
/*AD6548*/ #define  PLL_RESET_DEFAULT            CLK32K_MICRO_SECOND(3000)
/*AD6548*/ #endif
/*AD6548*/
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/ /*   BFE Setting                                          */
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/ #define  BBRX_IQ_SWAP                 1
/*AD6548*/ #define  BBRX_GAIN_DOUBLE             0 //AVDD*0.8 = 2.24v
/*AD6548*/
/*AD6548*/ #define  BBTX_IQ_SWAP                 1
/*AD6548*/ #define  BBTX_CALBIAS                 0
/*AD6548*/
/*AD6548*/ #define  BBTX_CALRCSEL               -2 //Cut-off frequency of TX filter
/*AD6548*/ #define  BBTX_COMMON_MODE_VOLTAGE    -2 //AVDD*0.42=2.8*0.42=1.18V
/*AD6548*/ #define  BBTX_TRIM_I                  0
/*AD6548*/ #define  BBTX_TRIM_Q                  0
/*AD6548*/ #define  BBTX_OFFSET_I                0
/*AD6548*/ #define  BBTX_OFFSET_Q                0
/*AD6548*/ #define  BBTX_PHSEL                   0 //-4
/*AD6548*/
/*AD6548*/ #define  BBTX_RPSEL                   1 //EDGE: Interpolation mode
/*AD6548*/ #define  BBTX_INTEN                   1
/*AD6548*/ #define  BBTX_SW_QBCNT               28
/*AD6548*/ #define  BBTX_COARSGAIN               1
/*AD6548*/
/*AD6548*/
/*AD6548*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/*AD6548*/ #define  BBTX_GAIN                   -1
/*AD6548*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/*AD6548*/ #define  BBTX_GAIN                   -2
/*AD6548*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/*AD6548*/ #define  BBTX_GAIN                    3
/*AD6548*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*AD6548*/ #define  BBTX_GAIN                   -3
/*AD6548*/ #endif
/*AD6548*/
/*AD6548*/ #define  BBTX_GAIN_SWING              1000  /* mV */
/*AD6548*/
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/ /*   Define the CapID range                               */
/*AD6548*/ /*--------------------------------------------------------*/
/*AD6548*/ #define  CRYSTAL_CAPID_RANGE          63
/*AD6548*/
#endif

/*============================================================================== */

#if IS_RF_AD6546
/*AD6546*/
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/ /*   define SRCB data (shall be modified by real case)    */
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/
/*AD6546*/ #define  SX0_DATA_COUNT              0
/*AD6546*/ #define  SX1_DATA_COUNT              2
   #if IS_BSI_V2_SUPPORT
/*AD6546*/ #define  SX2_DATA_COUNT              3
   #else
/*AD6546*/ #define  SX2_DATA_COUNT              2
   #endif
/*AD6546*/ #define  SX3_DATA_COUNT              1
/*AD6546*/ #define  ST2B_ST2M_DATA_COUNT        3
/*AD6546*/
/*AD6546*/ #define  SCTRL_IDLE                  SCTRL_WORD(0,18)
/*AD6546*/ #define  SDATA_IDLE                  0x000184 /* or 0x006624:Clear Mask operation */
/*AD6546*/
/*AD6546*/ /* polarity:  0: long  enable positive pulse */
/*AD6546*/ /*            1: short enable positive pulse */
/*AD6546*/ /*            2: long  enable negative pulse */
/*AD6546*/ /*            3: short enable negative pulse */
/*AD6546*/
/*AD6546*/ #if IS_BT_CO_CLOCK_HW_SUPPORT && IS_BT_COCLOCK_SUPPORT
/*AD6546*/ #define  BSI_DEVICE_0_CS_POLARITY    0
/*AD6546*/ #define  BSI_DEVICE_1_CS_POLARITY    0
/*AD6546*/ #else
/*AD6546*/ #define  BSI_DEVICE_0_CS_POLARITY    2
/*AD6546*/ #define  BSI_DEVICE_1_CS_POLARITY    2
/*AD6546*/ #endif
/*AD6546*/
/*AD6546*/ #define  IS_BSI_DATA_TABLE_Y_SHIFT   1
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/ /*   Sleep Mode Setting                                   */
/*AD6546*/ /*-------------------------------------------------------*/
/*AD6546*/
/*AD6546*/ #define  FM_DURATION_DEFAULT         8191
/*AD6546*/ #ifdef  AFC_VCXO
/*AD6546*/ #define  CLK_SETTLE_DEFAULT          CLK32K_MICRO_SECOND(5000)
/*AD6546*/ #define  PLL_RESET_DEFAULT           CLK32K_MICRO_SECOND(3500)
/*AD6546*/ #else
/*AD6546*/ #define  CLK_SETTLE_DEFAULT          CLK32K_MICRO_SECOND(4000)//3125
/*AD6546*/ #define  PLL_RESET_DEFAULT           CLK32K_MICRO_SECOND(3000)
/*AD6546*/ #endif
/*AD6546*/
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/ /*   BFE Setting                                          */
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/ #define  BBRX_IQ_SWAP                1
/*AD6546*/ #define  BBRX_GAIN_DOUBLE            0 //AVDD*0.8 = 2.24v
/*AD6546*/
/*AD6546*/ #define  BBTX_IQ_SWAP                1
/*AD6546*/ #define  BBTX_CALBIAS                0 // min current 0.5mA 0 // set to 7 for max driven current for OE (2 mA but OE need 3mA)0
/*AD6546*/
/*AD6546*/ #define  BBTX_CALRCSEL              -2 //Cut-off frequency of TX filter
/*AD6546*/ #if IS_BBTXRX_CHIP_DESIGN_VER_2
/*AD6546*/ #define  BBTX_COMMON_MODE_VOLTAGE    1 //0: 1.1V, 1: 1.2V
/*AD6546*/ #else
/*AD6546*/ #define  BBTX_COMMON_MODE_VOLTAGE   -2 //AVDD*0.42=2.8*0.42=1.18V
/*AD6546*/ #endif
/*AD6546*/ #define  BBTX_TRIM_I                 0
/*AD6546*/ #define  BBTX_TRIM_Q                 0
/*AD6546*/ #define  BBTX_OFFSET_I               0
/*AD6546*/ #define  BBTX_OFFSET_Q               0
/*AD6546*/ #define  BBTX_PHSEL                  0 //-4
/*AD6546*/
/*AD6546*/ #define  BBTX_RPSEL                  0 //EDGE: Interpolation mode
/*AD6546*/ #define  BBTX_INTEN                  1 //EDGE: Interpolation ON/OFF
/*AD6546*/ #define  BBTX_SW_QBCNT              28
/*AD6546*/ #define  BBTX_COARSGAIN              1
/*AD6546*/ #if IS_BBTXRX_CHIP_DESIGN_VER_2
/*AD6546*/ #define  BBTX_GAIN_COMP              0
/*AD6546*/ #define  BBTX_PHSEL_I                0
/*AD6546*/ #define  BBTX_PHSEL_Q                0
/*AD6546*/ #define  BBTX_IQGAIN_SEL             0 // gain compensation on I
/*AD6546*/ #endif
/*AD6546*/
/*AD6546*/ #if IS_FPGA_TARGET || IS_CHIP_MT6208 || IS_CHIP_MT6205A || IS_CHIP_MT6218A
/*AD6546*/ #define  BBTX_GAIN                  -1
/*AD6546*/ #elif IS_CHIP_MT6205B || IS_CHIP_MT6218B_AN2DN
/*AD6546*/ #define  BBTX_GAIN                  -2
/*AD6546*/ #elif IS_CHIP_MT6218B_EN || IS_CHIP_MT6219_AV
/*AD6546*/ #define  BBTX_GAIN                   3
/*AD6546*/ #else  /*MT6218BFN~ || MT6219BV~*/
/*AD6546*/ #define  BBTX_GAIN                  -3
/*AD6546*/ #endif
/*AD6546*/
/*AD6546*/ #define  BBTX_GAIN_SWING             1000  /* mV */
/*AD6546*/
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/ /*   Define the CapID range                               */
/*AD6546*/ /*--------------------------------------------------------*/
/*AD6546*/ #define  CRYSTAL_CAPID_RANGE         63
/*AD6546*/
#endif

/*============================================================================== */

#if IS_RF_MT6162
/*MT6162*/
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ /*   define SRCB data (shall be modified by real case)    */
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ #if IS_MT6162_DCXO_SUPPORT
/*MT6162*/ #define  SX0_DATA_COUNT              5
/*MT6162*/ #else
/*MT6162*/ #define  SX0_DATA_COUNT              4
/*MT6162*/ #endif
/*MT6162*/ #define  SX1_DATA_COUNT              3
/*MT6162*/ #define  SX2_DATA_COUNT              4
/*MT6162*/ #define  ST2B_ST2M_DATA_COUNT        4
/*MT6162*/ #define  SX3_DATA_COUNT              3
/*MT6162*/
/*MT6162*/ #define  SCTRL_IDLE                  SCTRL_WORD(0,30)
/*MT6162*/ #define  SDATA_IDLE                  0x08100000L
/*MT6162*/ #define  SDATA_IDLE_1                0x0D120001L
/*MT6162*/
/*MT6162*/ /* ENX_POL + ENX_LEN */
/*MT6162*/ /*       0 + 00 (0) : long  enable true     polarity pulse */
/*MT6162*/ /*       0 + 01 (1) : short enable true     polarity pulse */
/*MT6162*/ /*       0 + 10 (2) : long  enable true     polarity pulse aligned with data output */
/*MT6162*/ /*       1 + 00 (4) : long  enable inverted polarity pulse */
/*MT6162*/ /*       1 + 01 (5) : short enable inverted polarity pulse */
/*MT6162*/ /*       1 + 10 (6) : long  enable inverted polarity pulse aligned with data output */
/*MT6162*/ #define  BSI_DEVICE_0_CS_POLARITY    4
/*MT6162*/ #define  BSI_DEVICE_1_CS_POLARITY    4
/*MT6162*/
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ /*   Sleep Mode Setting                                   */
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/
/*MT6162*/ #define  FM_DURATION_DEFAULT         8191
/*MT6162*/ #ifdef  AFC_VCXO
/*MT6162*/ #define  CLK_SETTLE_DEFAULT          CLK32K_MICRO_SECOND(5000)
/*MT6162*/ #define  PLL_RESET_DEFAULT           CLK32K_MICRO_SECOND(3500)
/*MT6162*/ #else
/*MT6162*/ #define  CLK_SETTLE_DEFAULT          CLK32K_MICRO_SECOND(4000)//3125
/*MT6162*/ #define  PLL_RESET_DEFAULT           CLK32K_MICRO_SECOND(3000)
/*MT6162*/ #endif
/*MT6162*/
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ /*   BFE Setting                                          */
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ #define  BBRX_IQ_SWAP                0 /* no IQSWAP in OH */
/*MT6162*/ #define  BBRX_GAIN_DOUBLE            0 /* AVDD*0.8 = 2.24v */
/*MT6162*/
/*MT6162*/ #define  BBTX_IQ_SWAP                0 /* no IQSWAP in DFM */
/*MT6162*/ #define  BBTX_CALBIAS                0 /* min current 0.5mA */
/*MT6162*/
/*MT6162*/ #define  BBTX_CALRCSEL              -2 /* Cut-off frequency of TX filter */
/*MT6162*/ #if IS_BBTXRX_CHIP_DESIGN_VER_2
/*MT6162*/ #define  BBTX_COMMON_MODE_VOLTAGE    0 /* 0: 1.1V, 1: 1.2V */
/*MT6162*/ #else
/*MT6162*/ #define  BBTX_COMMON_MODE_VOLTAGE   -2 /* AVDD*0.42=2.8*0.42=1.18V */
/*MT6162*/ #endif
/*MT6162*/ #define  BBTX_TRIM_I                 0
/*MT6162*/ #define  BBTX_TRIM_Q                 0
/*MT6162*/ #define  BBTX_OFFSET_I               0
/*MT6162*/ #define  BBTX_OFFSET_Q               0
/*MT6162*/ #define  BBTX_PHSEL                  0
/*MT6162*/
/*MT6162*/ #define  BBTX_RPSEL                  1 /* EDGE: Interpolation mode */
/*MT6162*/ #define  BBTX_INTEN                  1 /* EDGE: Interpolation ON/OFF */
/*MT6162*/ #define  BBTX_SW_QBCNT              28
/*MT6162*/ #define  BBTX_COARSGAIN              1
/*MT6162*/
/*MT6162*/ #define  BBTX_GAIN_COMP              0
/*MT6162*/ #define  BBTX_PHSEL_I                0
/*MT6162*/ #define  BBTX_PHSEL_Q                0
/*MT6162*/ #define  BBTX_IQGAIN_SEL             0 /* gain compensation on I */
/*MT6162*/
/*MT6162*/ #define  BBTX_EPSK_DTAP_SYM          0 /* set 2 to match the output latency offset between GMSK(DFM)/EPSK(DCT) modulator */
/*MT6162*/
/*MT6162*/ #define  BBTX_GAIN                  -3
/*MT6162*/ #define  BBTX_GAIN_SWING           990 /* mV */
/*MT6162*/
/*MT6162*/ #if IS_DYNAMIC_G_E_TXWIN_POSITION_SUPPORT
/*MT6162*/ #define  TQ_EPSK_TX_DELAY            7 /* Qb, The EPSK signal is 7Qb behind the GMSK signal due to the different path */
/*MT6162*/                                        /* GMSK (DFM) is on the BSI path, and EPSK (DCT) is on the I/Q path            */
/*MT6162*/ #else
/*MT6162*/ #define  TQ_EPSK_TX_DELAY            0
/*MT6162*/ #endif
/*MT6162*/
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ /*   Define band mode mapped receiver type                */
/*MT6162*/ /*   DO NOT MODIFY the definitions here.                  */
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ #define  LNA_1                       0x0
/*MT6162*/ #define  LNA_2                       0x1
/*MT6162*/ #define  LNA_3                       0x2
/*MT6162*/ #define  LNA_4                       0x3
/*MT6162*/ #define  LNA_5                       0x4
/*MT6162*/ #define  LNA_6                       0x5
/*MT6162*/ #define  LNA_7                       0x6
/*MT6162*/ #define  LNA_8                       0x7
/*MT6162*/ #define  NO_USE_BAND                 0xF
/*MT6162*/
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ /*   Define the CapID range                               */
/*MT6162*/ /*--------------------------------------------------------*/
/*MT6162*/ #define  CRYSTAL_CAPID_RANGE         255
/*MT6162*/
#endif

/*============================================================================== */

#ifdef L1_SIM
#undef   CLK_SETTLE_DEFAULT
#undef   PLL_RESET_DEFAULT
#define  CLK_SETTLE_DEFAULT            CLK32K_MICRO_SECOND(3125)
#define  PLL_RESET_DEFAULT             CLK32K_MICRO_SECOND(3000)
#endif

#if defined(FPGA) || defined(MT6208) || defined(MT6205) || defined(MT6205B)
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -83.25
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -77.25
   #endif
#elif defined(MT6218)
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -99.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -93.75
   #endif
#elif IS_CHIP_MT6229_FPGA2
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -97.25
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -91.25
   #endif
#elif IS_BBTXRX_CHIP_DESIGN_VER_2
#define  DSP_MAGIC_VALUE               -94.25
#elif IS_CHIP_MT6256 || IS_CHIP_MT6255
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -118.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -118.75
   #endif
#elif IS_CHIP_MT6251
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -118.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -118.75
   #endif
#elif IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -117.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -117.75
   #endif
#elif IS_EDGE_SAIC_CHIP_MT6238_AND_LATTER_VERSION
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -97.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -91.75
   #endif
#elif IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION || IS_CHIP_MT6225_AND_LATTER_VERSION
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -99.75
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -93.75
   #endif
#else
   #if   BBRX_GAIN_DOUBLE==1
#define  DSP_MAGIC_VALUE               -97.25
   #elif BBRX_GAIN_DOUBLE==0
#define  DSP_MAGIC_VALUE               -91.25
   #endif
#endif

/*============================================================================== */
// remove from l1d_data.c to here
// if GSM850 is not support
#ifndef  PDATA_GSM850_PR1
#define  PDATA_GSM850_PR1              0x00
#endif

#ifndef  PDATA_GSM850_PR2
#define  PDATA_GSM850_PR2              0x00
#endif

#ifndef  PDATA_GSM850_PR3
#define  PDATA_GSM850_PR3              0x00
#endif

#ifndef  PDATA_GSM850_PT1
#define  PDATA_GSM850_PT1              0x00
#endif

#ifndef  PDATA_GSM850_PT2
#define  PDATA_GSM850_PT2              0x00
#endif

#ifndef  PDATA_GSM850_PT3
#define  PDATA_GSM850_PT3              0x00
#endif

#ifndef  BBTX_IQSWAP_ONFLY
#define  BBTX_IQSWAP_ONFLY             0
#endif

//BBTX_PHSEL
#ifndef  BBTX_PHSEL
#define  BBTX_PHSEL                    0
#endif
//BBTX_RPSEL
#ifndef  BBTX_RPSEL
#define  BBTX_RPSEL                    0
#endif
//BBTX_INTEN
#ifndef  BBTX_INTEN
#define  BBTX_INTEN                    0
#endif
//BBTX_SW_QBCNT
#ifndef  BBTX_SW_QBCNT
#define  BBTX_SW_QBCNT                 0
#endif
//8g switch
#ifndef  PDATA_GMSK
#define  PDATA_GMSK                    0
#endif
#ifndef  PDATA_8PSK
#define  PDATA_8PSK                    0
#endif

//GSM850
#ifndef  PDATA_GSM850_PR3A
#define  PDATA_GSM850_PR3A             PDATA_GSM850_PR3
#endif
#ifndef  PDATA_GSM850_PT3A
#define  PDATA_GSM850_PT3A             PDATA_GSM850_PT3
#endif
#ifndef  PDATA_GSM850_PR2B
#define  PDATA_GSM850_PR2B             PDATA_GSM850_PR2
#endif
#ifndef  PDATA_GSM850_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
#define  PDATA_GSM850_PR2M1            PDATA_GSM850_PR2B
   #else
#define  PDATA_GSM850_PR2M1            PDATA_GSM850_PR2
   #endif
#endif
#ifndef  PDATA_GSM850_PR2M2
#define  PDATA_GSM850_PR2M2            PDATA_GSM850_PR2M1
#endif
#ifndef  PDATA_GSM850_PR2M3
#define  PDATA_GSM850_PR2M3            PDATA_GSM850_PR2M2
#endif
#ifndef  PDATA_GSM850_PT2B
#define  PDATA_GSM850_PT2B             PDATA_GSM850_PT2
#endif
#ifndef  PDATA_GSM850_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_GSM850_PT2M1_8G         PDATA_GSM850_PT2B
   #else
#define  PDATA_GSM850_PT2M1_8G         PDATA_GSM850_PT2
   #endif
#endif
#ifndef  PDATA_GSM850_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_GSM850_PT2M1_G8         PDATA_GSM850_PT2B
   #else
#define  PDATA_GSM850_PT2M1_G8         PDATA_GSM850_PT2
   #endif
#endif
#ifndef  PDATA_GSM850_PT2M2_8G
#define  PDATA_GSM850_PT2M2_8G         PDATA_GSM850_PT2M1_8G
#endif
#ifndef  PDATA_GSM850_PT2M2_G8
#define  PDATA_GSM850_PT2M2_G8         PDATA_GSM850_PT2M1_G8
#endif
#ifndef  PDATA_GSM850_PT2M3_8G
#define  PDATA_GSM850_PT2M3_8G         PDATA_GSM850_PT2M2_8G
#endif
#ifndef  PDATA_GSM850_PT2M3_G8
#define  PDATA_GSM850_PT2M3_G8         PDATA_GSM850_PT2M2_G8
#endif


//GSM
#ifndef  PDATA_GSM_PR3A
#define  PDATA_GSM_PR3A                PDATA_GSM_PR3
#endif
#ifndef  PDATA_GSM_PT3A
#define  PDATA_GSM_PT3A                PDATA_GSM_PT3
#endif
#ifndef  PDATA_GSM_PR2B
#define  PDATA_GSM_PR2B                PDATA_GSM_PR2
#endif
#ifndef  PDATA_GSM_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
#define  PDATA_GSM_PR2M1               PDATA_GSM_PR2B
   #else
#define  PDATA_GSM_PR2M1               PDATA_GSM_PR2
   #endif
#endif
#ifndef  PDATA_GSM_PR2M2
#define  PDATA_GSM_PR2M2               PDATA_GSM_PR2M1
#endif
#ifndef  PDATA_GSM_PR2M3
#define  PDATA_GSM_PR2M3               PDATA_GSM_PR2M2
#endif
#ifndef  PDATA_GSM_PT2B
#define  PDATA_GSM_PT2B                PDATA_GSM_PT2
#endif
#ifndef  PDATA_GSM_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_GSM_PT2M1_8G            PDATA_GSM_PT2B
   #else
#define  PDATA_GSM_PT2M1_8G            PDATA_GSM_PT2
   #endif
#endif
#ifndef  PDATA_GSM_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_GSM_PT2M1_G8            PDATA_GSM_PT2B
   #else
#define  PDATA_GSM_PT2M1_G8            PDATA_GSM_PT2
   #endif
#endif
#ifndef  PDATA_GSM_PT2M2_8G
#define  PDATA_GSM_PT2M2_8G            PDATA_GSM_PT2M1_8G
#endif
#ifndef  PDATA_GSM_PT2M2_G8
#define  PDATA_GSM_PT2M2_G8            PDATA_GSM_PT2M1_G8
#endif
#ifndef  PDATA_GSM_PT2M3_8G
#define  PDATA_GSM_PT2M3_8G            PDATA_GSM_PT2M2_8G
#endif
#ifndef  PDATA_GSM_PT2M3_G8
#define  PDATA_GSM_PT2M3_G8            PDATA_GSM_PT2M2_G8
#endif


//DCS
#ifndef  PDATA_DCS_PR3A
#define  PDATA_DCS_PR3A                PDATA_DCS_PR3
#endif
#ifndef  PDATA_DCS_PT3A
#define  PDATA_DCS_PT3A                PDATA_DCS_PT3
#endif
#ifndef  PDATA_DCS_PR2B
#define  PDATA_DCS_PR2B                PDATA_DCS_PR2
#endif
#ifndef  PDATA_DCS_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
#define  PDATA_DCS_PR2M1               PDATA_DCS_PR2B
   #else
#define  PDATA_DCS_PR2M1               PDATA_DCS_PR2
   #endif
#endif
#ifndef  PDATA_DCS_PR2M2
#define  PDATA_DCS_PR2M2               PDATA_DCS_PR2M1
#endif
#ifndef  PDATA_DCS_PR2M3
#define  PDATA_DCS_PR2M3               PDATA_DCS_PR2M2
#endif
#ifndef  PDATA_DCS_PT2B
#define  PDATA_DCS_PT2B                PDATA_DCS_PT2
#endif
#ifndef  PDATA_DCS_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_DCS_PT2M1_8G            PDATA_DCS_PT2B
   #else
#define  PDATA_DCS_PT2M1_8G            PDATA_DCS_PT2
   #endif
#endif
#ifndef  PDATA_DCS_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_DCS_PT2M1_G8            PDATA_DCS_PT2B
   #else
#define  PDATA_DCS_PT2M1_G8            PDATA_DCS_PT2
   #endif
#endif
#ifndef  PDATA_DCS_PT2M2_8G
#define  PDATA_DCS_PT2M2_8G            PDATA_DCS_PT2M1_8G
#endif
#ifndef  PDATA_DCS_PT2M2_G8
#define  PDATA_DCS_PT2M2_G8            PDATA_DCS_PT2M1_G8
#endif
#ifndef  PDATA_DCS_PT2M3_8G
#define  PDATA_DCS_PT2M3_8G            PDATA_DCS_PT2M2_8G
#endif
#ifndef  PDATA_DCS_PT2M3_G8
#define  PDATA_DCS_PT2M3_G8            PDATA_DCS_PT2M2_G8
#endif


//PCS
#ifndef  PDATA_PCS_PR3A
#define  PDATA_PCS_PR3A                PDATA_PCS_PR3
#endif
#ifndef  PDATA_PCS_PT3A
#define  PDATA_PCS_PT3A                PDATA_PCS_PT3
#endif
#ifndef  PDATA_PCS_PR2B
#define  PDATA_PCS_PR2B                PDATA_PCS_PR2
#endif
#ifndef  PDATA_PCS_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
#define  PDATA_PCS_PR2M1               PDATA_PCS_PR2B
   #else
#define  PDATA_PCS_PR2M1               PDATA_PCS_PR2
   #endif
#endif
#ifndef  PDATA_PCS_PR2M2
#define  PDATA_PCS_PR2M2               PDATA_PCS_PR2M1
#endif
#ifndef  PDATA_PCS_PR2M3
#define  PDATA_PCS_PR2M3               PDATA_PCS_PR2M2
#endif
#ifndef  PDATA_PCS_PT2B
#define  PDATA_PCS_PT2B                PDATA_PCS_PT2
#endif
#ifndef  PDATA_PCS_PT2M1_8G
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_PCS_PT2M1_8G            PDATA_PCS_PT2B
   #else
#define  PDATA_PCS_PT2M1_8G            PDATA_PCS_PT2
   #endif
#endif
#ifndef  PDATA_PCS_PT2M1_G8
   #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_PCS_PT2M1_G8            PDATA_PCS_PT2B
   #else
#define  PDATA_PCS_PT2M1_G8            PDATA_PCS_PT2
   #endif
#endif
#ifndef  PDATA_PCS_PT2M2_8G
#define  PDATA_PCS_PT2M2_8G            PDATA_PCS_PT2M1_8G
#endif
#ifndef  PDATA_PCS_PT2M2_G8
#define  PDATA_PCS_PT2M2_G8            PDATA_PCS_PT2M1_G8
#endif
#ifndef  PDATA_PCS_PT2M3_8G
#define  PDATA_PCS_PT2M3_8G            PDATA_PCS_PT2M2_8G
#endif
#ifndef  PDATA_PCS_PT2M3_G8
#define  PDATA_PCS_PT2M3_G8            PDATA_PCS_PT2M2_G8
#endif


#ifndef  QB_PR3A
#define  QB_PR3A                       ( QB_PR3+2 )
#endif
#ifndef  QB_PT3A
#define  QB_PT3A                       ( QB_PT3+2 )
#endif
#ifndef  QB_PR2B
#define  QB_PR2B                       0 //(16000)
#endif
#ifndef  QB_PR2M1
#define  QB_PR2M1                      0 //(16000)
#endif
#ifndef  QB_PR2M2
#define  QB_PR2M2                      0 //(16000)
#endif
#ifndef  QB_PT2B
#define  QB_PT2B                       0 //(16000)
#endif
#ifndef  QB_SR0
#define  QB_SR0                        (-10000)
#endif
#ifndef  QB_ST0
#define  QB_ST0                        (-10000)
#endif
#ifndef  QB_ST2
#define  QB_ST2                        (-10000)
#endif
#ifndef  QB_ST2B
#define  QB_ST2B                       (-10000)
#endif
#ifndef  QB_ST2M_G8
#define  QB_ST2M_G8                    (-10000)
#endif
#ifndef  QB_ST2M_8G
#define  QB_ST2M_8G                    (-10000)
#endif
#ifndef  QB_PT2M1_8G
#define  QB_PT2M1_8G                   0
#endif
#ifndef  QB_PT2M1_G8
#define  QB_PT2M1_G8                   0
#endif
#ifndef  QB_PT2M2_8G
#define  QB_PT2M2_8G                   ( QB_PT2M1_8G-2 )
#endif
#ifndef  QB_PT2M2_G8
#define  QB_PT2M2_G8                   ( QB_PT2M1_G8-2 )
#endif
#ifndef  QB_PT2M3_8G
#define  QB_PT2M3_8G                   ( QB_PT2M2_8G-2 )
#endif
#ifndef  QB_PT2M3_G8
#define  QB_PT2M3_G8                   ( QB_PT2M2_G8-2 )
#endif

#ifndef  SX0_DATA_COUNT
#define  SX0_DATA_COUNT                0
#endif
#ifndef  ST2B_ST2M_DATA_COUNT
   #if IS_BSI_V2_SUPPORT
#define  ST2B_ST2M_DATA_COUNT          SX2_DATA_COUNT
   #else
#define  ST2B_ST2M_DATA_COUNT          0
   #endif
#endif

#ifndef  IS_BSI_DATA_TABLE_Y_SHIFT
#define  IS_BSI_DATA_TABLE_Y_SHIFT     0
#endif

#ifndef  BBTX_CALRCSEL_H
#define  BBTX_CALRCSEL_H               0
#endif
#ifndef  BBTX_COMMON_MODE_VOLTAGE_H
#define  BBTX_COMMON_MODE_VOLTAGE_H    0
#endif
#ifndef  BBTX_TRIM_I_H
#define  BBTX_TRIM_I_H                 0
#endif
#ifndef  BBTX_TRIM_Q_H
#define  BBTX_TRIM_Q_H                 0
#endif
#ifndef  BBTX_DCCOARSE_I
#define  BBTX_DCCOARSE_I               0
#endif
#ifndef  BBTX_DCCOARSE_Q
#define  BBTX_DCCOARSE_Q               0
#endif
#ifndef  BBTX_DCCOARSE_I_H
#define  BBTX_DCCOARSE_I_H             0
#endif
#ifndef  BBTX_DCCOARSE_Q_H
#define  BBTX_DCCOARSE_Q_H             0
#endif
#ifndef  BBTX_OFFSET_I_H
#define  BBTX_OFFSET_I_H               0
#endif
#ifndef  BBTX_OFFSET_Q_H
#define  BBTX_OFFSET_Q_H               0
#endif
#ifndef  BBTX_GAIN_H
#define  BBTX_GAIN_H                   0
#endif
#ifndef  BBTX_PHSEL_H
#define  BBTX_PHSEL_H                  0
#endif
#ifndef  BBTX_GAIN_COMP
#define  BBTX_GAIN_COMP                0
#endif
#ifndef  BBTX_IQGAIN_SEL
#define  BBTX_IQGAIN_SEL               0
#endif
#ifndef  BBTX_GAIN_COMP_H
#define  BBTX_GAIN_COMP_H              0
#endif
#ifndef  BBTX_IQGAIN_SEL_H
#define  BBTX_IQGAIN_SEL_H             0
#endif
#ifndef  BBTX_PHSEL_I
#define  BBTX_PHSEL_I                  0
#endif
#ifndef  BBTX_PHSEL_Q
#define  BBTX_PHSEL_Q                  0
#endif
#ifndef  BBTX_PHSEL_I_H
#define  BBTX_PHSEL_I_H                0
#endif
#ifndef  BBTX_PHSEL_Q_H
#define  BBTX_PHSEL_Q_H                0
#endif
#ifndef  BBTX_EPSK_DTAP_SYM
#define  BBTX_EPSK_DTAP_SYM            0
#endif

#ifndef  IS_BT_COCLOCK_SUPPORT
#define  IS_BT_COCLOCK_SUPPORT         0
#endif

#ifndef  IS_HW_DISABLE_EPSK_TX_SUPPORT
#define  IS_HW_DISABLE_EPSK_TX_SUPPORT 0
#endif

#ifndef  IS_AUXADC_CLOSED_LOOP_TXPC_ON
#define  IS_AUXADC_CLOSED_LOOP_TXPC_ON 0
#endif

#ifndef  IS_BSI_CLOSED_LOOP_TXPC_ON
#define  IS_BSI_CLOSED_LOOP_TXPC_ON    0
#endif

#ifndef  QB_TX_SAMPLE_OFFSET_GMSK
#define  QB_TX_SAMPLE_OFFSET_GMSK      0
#endif

#ifndef  QB_TX_SAMPLE_OFFSET_EPSK
#define  QB_TX_SAMPLE_OFFSET_EPSK      0
#endif

#ifndef  TXPC_EPSK_TP_SLOPE_LB
#define  TXPC_EPSK_TP_SLOPE_LB         25
#endif

#ifndef  TXPC_EPSK_TP_SLOPE_HB
#define  TXPC_EPSK_TP_SLOPE_HB         25
#endif

#ifndef  IS_EGSM900_DISABLE
#define  IS_EGSM900_DISABLE            0
#endif

#ifndef  BAT_VOLTAGE_SAMPLE_PERIOD_SECOND
#define  BAT_VOLTAGE_SAMPLE_PERIOD_SECOND     180
#endif

#ifndef  BAT_VOLTAGE_AVERAGE_COUNT
#define  BAT_VOLTAGE_AVERAGE_COUNT            1
#endif

#ifndef  BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND
#define  BAT_TEMPERATURE_SAMPLE_PERIOD_SECOND 180
#endif

#ifndef  BAT_TEMPERATURE_AVERAGE_COUNT
#define  BAT_TEMPERATURE_AVERAGE_COUNT        1
#endif

#ifndef  BAT_LOW_VOLTAGE_TRHESHOLD
#define  BAT_LOW_VOLTAGE_TRHESHOLD            (3.5)
#endif

#ifndef  BAT_HIGH_VOLTAGE_TRHESHOLD
#define  BAT_HIGH_VOLTAGE_TRHESHOLD           (4.0)
#endif

#ifndef BAT_LOW_TEMPERATURE_TRHESHOLD
#define BAT_LOW_TEMPERATURE_TRHESHOLD         (0)
#endif

#ifndef BAT_HIGH_TEMPERATURE_TRHESHOLD
#define BAT_HIGH_TEMPERATURE_TRHESHOLD        (50)
#endif

#ifndef RF_TEMPERATURE_SAMPLE_PERIOD_SECOND
#define RF_TEMPERATURE_SAMPLE_PERIOD_SECOND   1
#endif

#ifndef RF_TEMPERATURE_AVERAGE_COUNT
#define RF_TEMPERATURE_AVERAGE_COUNT          1
#endif

#ifndef  CLK1_EN
#define  CLK1_EN                       1
#endif

#ifndef  CLK2_EN
#define  CLK2_EN                       0
#endif

#ifndef  CLK3_EN
#define  CLK3_EN                       0
#endif

#ifndef  GSM850_PATH_SEL
#define  GSM850_PATH_SEL               0x7
#endif

#ifndef  GSM_PATH_SEL
#define  GSM_PATH_SEL                  0x6
#endif

#ifndef  DCS_PATH_SEL
#define  DCS_PATH_SEL                  0x5
#endif

#ifndef  PCS_PATH_SEL
#define  PCS_PATH_SEL                  0x4
#endif

#ifndef  TQ_EPSK_TX_DELAY
#define  TQ_EPSK_TX_DELAY              0
#endif

#ifndef  CRYSTAL_CAPID_RANGE
#define  CRYSTAL_CAPID_RANGE           63
#endif

#if IS_TDMA_AD_DA_WINDOW_SUPPORT
   #if IS_CHIP_MT6260 || IS_CHIP_MT6261
// The AD/DA switches on MT6260 are controled by BSI (RF CWs), just like MT6250,
// so there is no need to set ADEN/DAEN timing
#define  QB_RX_ADEN_2_FENA             1
#define  QB_RX_FENA_2_ADEN             0
#define  QB_TX_DAEN_2_FENA             1
#define  QB_TX_FENA_2_DAEN             0
   #else
#error "please check the AD/DA window settings"
   #endif
#else
#define  QB_RX_ADEN_2_FENA             0
#define  QB_RX_FENA_2_ADEN             0
#define  QB_TX_DAEN_2_FENA             0
#define  QB_TX_FENA_2_DAEN             0
#endif

#if IS_CHIP_MT6260 || IS_CHIP_MT6261
// Sean: need to check
/* for MT6260RF */
#define  QB_RX_FENA_2_FSYNC            48 /* this value shall be 4N+0 */ /* QB_RX_FENA_2_FSYNC should be <= (QB_SR2 -12) */
#define  QB_RX_FSYNC_2_FENA            3                                 /* QB_RX_FSYNC_2_FENA should be <= (QB_SR3    ) */
#define  QB_TX_FENA_2_FSYNC            40 /* this value shall be 4N+0 */ /* QB_TX_FENA_2_FSYNC should be <= (QB_ST2B-12) */
#define  QB_TX_FSYNC_2_FENA            27                                /* QB_TX_FSYNC_2_FENA should be <= (QB_ST3 -11) */
#endif

#ifndef  PDATA_DCS_NB_PR1
#define  PDATA_DCS_NB_PR1              PDATA_DCS_PR1
#endif

#ifndef  PDATA_DCS_NB_PR2
#define  PDATA_DCS_NB_PR2              PDATA_DCS_PR2
#endif

#ifndef  PDATA_DCS_NB_PR3
#define  PDATA_DCS_NB_PR3              PDATA_DCS_PR3
#endif

#ifndef  PDATA_DCS_NB_PR3A
#define  PDATA_DCS_NB_PR3A             PDATA_DCS_NB_PR3
#endif

#ifndef  PDATA_DCS_NB_PR2B
#define  PDATA_DCS_NB_PR2B             PDATA_DCS_NB_PR2
#endif

#ifndef  PDATA_DCS_NB_PR2M1
   #if defined(QB_PR2B) && QB_PR2B<QB_PR2
#define  PDATA_DCS_NB_PR2M1            PDATA_DCS_NB_PR2B
   #else
#define  PDATA_DCS_NB_PR2M1            PDATA_DCS_NB_PR2
   #endif
#endif

#ifndef  PDATA_DCS_NB_PR2M2
#define  PDATA_DCS_NB_PR2M2            PDATA_DCS_NB_PR2M1
#endif

#ifndef  PDATA_DCS_NB_PR2M3
#define  PDATA_DCS_NB_PR2M3            PDATA_DCS_NB_PR2M2
#endif

#if IS_DSDA_DCS_TX_NOTCH_SWITCH_SUPPORT
   #ifndef  PDATA_DCS_NOTCH_PT1
#define  PDATA_DCS_NOTCH_PT1           PDATA_DCS_PT1
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT2
#define  PDATA_DCS_NOTCH_PT2           PDATA_DCS_PT2
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT3
#define  PDATA_DCS_NOTCH_PT3           PDATA_DCS_PT3
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT3A
#define  PDATA_DCS_NOTCH_PT3A          PDATA_DCS_PT3
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT2B
#define  PDATA_DCS_NOTCH_PT2B          PDATA_DCS_PT2
   #endif

   #ifndef  PDATA_DCS_NOTCH_PT2M1_8G
      #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_DCS_NOTCH_PT2M1_8G      PDATA_DCS_PT2B
      #else
#define  PDATA_DCS_NOTCH_PT2M1_8G      PDATA_DCS_PT2
      #endif
   #endif
   #ifndef  PDATA_DCS_PT2M1_G8
      #if defined(QB_PT2B) && QB_PT2B<QB_PT2
#define  PDATA_DCS_NOTCH_PT2M1_G8      PDATA_DCS_PT2B
      #else
#define  PDATA_DCS_NOTCH_PT2M1_G8      PDATA_DCS_PT2
      #endif
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M2_8G
#define  PDATA_DCS_NOTCH_PT2M2_8G      PDATA_DCS_PT2M1_8G
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M2_G8
#define  PDATA_DCS_NOTCH_PT2M2_G8      PDATA_DCS_PT2M1_G8
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M3_8G
#define  PDATA_DCS_NOTCH_PT2M3_8G      PDATA_DCS_PT2M2_8G
   #endif
   #ifndef  PDATA_DCS_NOTCH_PT2M3_G8
#define  PDATA_DCS_NOTCH_PT2M3_G8      PDATA_DCS_PT2M2_G8
   #endif
#endif

/*============================================================================== */

#ifdef  L1D_TEST
#undef   QB_RX_FENA_2_FSYNC
   #if IS_CHIP_MT6225_AND_LATTER_VERSION || IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  QB_RX_FENA_2_FSYNC            32
#undef   QB_TX_FENA_2_FSYNC
#define  QB_TX_FENA_2_FSYNC            152
   #else
#define  QB_RX_FENA_2_FSYNC            33   /* this value shall be 4N+1 */
   #endif
   #if IS_EDGE_SAIC_CHIP_MT6256_AND_LATTER_VERSION
#undef   QB_TX_FSYNC_2_FENA
#define  QB_TX_FSYNC_2_FENA            38   /* BFE additional loopback reset delay, tx_off only */
   #endif
#undef   BBTX_IQ_SWAP
#undef   BBRX_IQ_SWAP
#define  BBTX_IQ_SWAP                  0
#define  BBRX_IQ_SWAP                  0
#endif

#if IS_COSIM_ON_L1SIM_SUPPORT
#undef   QB_RX_ADEN_2_FENA
#undef   QB_RX_FENA_2_ADEN
#undef   QB_TX_DAEN_2_FENA
#undef   QB_TX_FENA_2_DAEN
#define  QB_RX_ADEN_2_FENA             1
#define  QB_RX_FENA_2_ADEN             0
#define  QB_TX_DAEN_2_FENA             1
#define  QB_TX_FENA_2_DAEN             0

#undef   QB_RX_FSYNC_2_FENA
#define  QB_RX_FSYNC_2_FENA            3
#endif

#define  QB_RON_2_FSYNC                0
#define  QB_FSYNC_2_ROFF               0
#define  QB_TON_2_FSYNC                16
#define  QB_FSYNC_2_TOFF               16

#define  TQ_SR0                        (QB_SR0-QB_RON_2_FSYNC)
#define  TQ_SR1                        (QB_SR1-QB_RON_2_FSYNC)
#define  TQ_SR2                        (QB_SR2-QB_RON_2_FSYNC)
#define  TQ_SR2M                       (QB_SR2M-QB_RON_2_FSYNC)
#define  TQ_SR3                        (QB_SR3-QB_FSYNC_2_ROFF)
#define  TQ_PR1                        (QB_PR1-QB_RON_2_FSYNC)
#define  TQ_PR2                        (QB_PR2-QB_RON_2_FSYNC)
#define  TQ_PR2M1                      (QB_PR2M1-QB_RON_2_FSYNC)
#define  TQ_PR2M2                      (QB_PR2M2-QB_RON_2_FSYNC)
#define  TQ_PR3                        (QB_PR3-QB_FSYNC_2_ROFF)
#define  TQ_PR3A                       (QB_PR3A-QB_FSYNC_2_ROFF)

#define  TQ_ST0                        (QB_ST0-QB_TON_2_FSYNC)
#define  TQ_ST1                        (QB_ST1-QB_TON_2_FSYNC)
#define  TQ_ST2                        (QB_ST2-QB_TON_2_FSYNC)
#define  TQ_ST3                        (QB_ST3-QB_FSYNC_2_TOFF)
#define  TQ_PT1                        (QB_PT1-QB_TON_2_FSYNC)
#define  TQ_PT2                        (QB_PT2-QB_TON_2_FSYNC)
#define  TQ_PT2B                       (QB_PT2B-QB_TON_2_FSYNC)
#define  TQ_PT3                        (QB_PT3-QB_FSYNC_2_TOFF)
#define  TQ_PT3A                       (QB_PT3A-QB_FSYNC_2_TOFF)
#define  TQ_APCON                      (QB_APCON-QB_TON_2_FSYNC)
#define  TQ_APCMID                     (QB_APCMID-QB_TON_2_FSYNC)
#define  TQ_APCOFF                     (QB_APCOFF-QB_FSYNC_2_TOFF)
#define  TQ_BDLON                      (QB_RX_FENA_2_FSYNC-QB_RON_2_FSYNC+QB_RX_ADEN_2_FENA)
#define  TQ_BDLOFF                     (-QB_FSYNC_2_ROFF)
#define  TQ_BULON                      (QB_TX_FENA_2_FSYNC-QB_TON_2_FSYNC+QB_TX_DAEN_2_FENA)
#define  TQ_BULOFF                     (-QB_FSYNC_2_TOFF)
#define  TQ_AFC2_2_BOFF                (TQ_BULOFF+QB_TX_FSYNC_2_FENA)

#define  TQ_PR2B                       (QB_PR2B-QB_RON_2_FSYNC)
#define  TQ_PT2M1_G8                   (QB_PT2M1_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M2_G8                   (QB_PT2M2_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M3_G8                   (QB_PT2M3_G8-QB_TON_2_FSYNC)
#define  TQ_PT2M1_8G                   (QB_PT2M1_8G-QB_TON_2_FSYNC)
#define  TQ_PT2M2_8G                   (QB_PT2M2_8G-QB_TON_2_FSYNC)
#define  TQ_PT2M3_8G                   (QB_PT2M3_8G-QB_TON_2_FSYNC)
#define  TQ_ST2B                       (QB_ST2B-QB_TON_2_FSYNC)
#define  TQ_ST2M_G8                    (QB_ST2M_G8-QB_TON_2_FSYNC)
#define  TQ_ST2M_8G                    (QB_ST2M_8G-QB_TON_2_FSYNC)

#if    !defined(QB_PR3) || !defined(QB_SR3)
// no compare QB_PR3 & QB_SR3 in macro
#elif  IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
   #if   TQ_PR3A>TQ_SR3 && TQ_PR3A>TQ_PR3
#define  QR_BOFF_2_IDLE                TQ_PR3A
   #elif TQ_PR3 >TQ_SR3 && TQ_PR3>TQ_PR3A
#define  QR_BOFF_2_IDLE                TQ_PR3
   #else
#define  QR_BOFF_2_IDLE                TQ_SR3
   #endif
#else
   #if   TQ_SR3>TQ_PR3
#define  QR_BOFF_2_IDLE                TQ_SR3
   #else
#define  QR_BOFF_2_IDLE                TQ_PR3
   #endif
#endif

#if IS_BBTXRX_CHIP_DESIGN_VER_2
#define QB_BFE_TXCOMP_HYS              1 // BFE TX compensation hysteresis
#else
#define QB_BFE_TXCOMP_HYS              0
#endif

/*--------------------------------------------------------*/
/*   define BDL/BUL data (shall be modified by real case) */
/*--------------------------------------------------------*/

#if IS_TDMA_AD_DA_WINDOW_SUPPORT
#define  BDLCON_DATA                   ( ((QB_RX_ADEN_2_FENA+QB_RX_FENA_2_FSYNC-1)<<8) | ((QB_RX_FSYNC_2_FENA+QB_RX_FENA_2_ADEN)<<0) )
#define  BDLCON2_DATA                  ( ((QB_RX_ADEN_2_FENA                   -1)<<8) | ((QB_RX_FSYNC_2_FENA                  )<<0) )
#define  BULCON1_DATA                  ( ((QB_TX_DAEN_2_FENA+QB_TX_FENA_2_FSYNC-1)<<8) | ((QB_TX_FSYNC_2_FENA+QB_TX_FENA_2_DAEN)<<0) )
#define  BULCON2_DATA                  ( ((QB_BFE_TXCOMP_HYS                     )<<8) | ((QB_TX_DAEN_2_FENA+QB_TX_FENA_2_FSYNC-QB_APCDACON)&0x0FF) )
#define  BULCON3_DATA                  ( ((QB_TX_DAEN_2_FENA                   -1)<<8) | ((QB_TX_FSYNC_2_FENA                  )<<0) )
#else
#define  BDLCON_DATA                   ( ((                  QB_RX_FENA_2_FSYNC-1)<<8) | ((QB_RX_FSYNC_2_FENA                  )<<0) )
#define  BULCON1_DATA                  ( ((                  QB_TX_FENA_2_FSYNC-1)<<8) | ((QB_TX_FSYNC_2_FENA                  )<<0) )
#define  BULCON2_DATA                  ( ((QB_BFE_TXCOMP_HYS                     )<<8) | ((QB_TX_FENA_2_FSYNC-QB_APCDACON)&0x0FF) )
#endif

/*---------------------------------------------------------------------------*/
#if IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
   #if IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H
      #if IS_CHIP_MT6268T_DMAC
   /*  0 --> 30.72/ 2=15.36  MHz   */
   /*  1 --> 30.72/ 4= 7.68  MHz   */
   /*  2 --> 30.72/ 6= 5.12  MHz   */
   /*  3 --> 30.72/ 8= 3.84  MHz   */
   /*  4 --> 30.72/12= 2.56  MHz   */
   /*  5 --> 30.72/16= 1.92  MHz   */
   /*  6 --> 30.72/24= 1.28  MHz   */
   /*  7 --> 30.72/32= 0.96  MHz   */
#define BSI_CLK_SPD                    1
      #else
   /*  0 -->122.88/ 2=61.44  MHz   */
   /*  1 -->122.88/ 4=30.72  MHz   */
   /*  2 -->122.88/ 6=20.48  MHz   */
   /*  3 -->122.88/ 8=15.36  MHz   */
   /*  4 -->122.88/12=10.24  MHz   */
   /*  5 -->122.88/16= 7.68  MHz   */
   /*  6 -->122.88/24= 5.12  MHz   */
   /*  7 -->122.88/32= 3.84  MHz   */
         #if IS_RF_MT6162
#define BSI_CLK_SPD                    0
         #else
#define BSI_CLK_SPD                    5
         #endif
      #endif
   #elif IS_CHIP_MT6268
      #if IS_CHIP_MT6268A// MT6268A DCM hardware bug, raise the BSI clock
   /*  0 --> 30.72/2 =15.36  MHz   */
   /*  1 --> 30.72/4 = 7.68  MHz   */
   /*  2 --> 30.72/6 = 5.12  MHz   */
   /*  3 --> 30.72/8 = 3.84  MHz   */
#define BSI_CLK_SPD                    0
      #else
   /*  0 --> 30.72/2 =15.36  MHz   */
   /*  1 --> 30.72/4 = 7.68  MHz   */
   /*  2 --> 30.72/6 = 5.12  MHz   */
   /*  3 --> 30.72/8 = 3.84  MHz   */
#define BSI_CLK_SPD                    1
      #endif
   #elif IS_CHIP_MT6268T
   /*  0 --> 30.72/2 =15.36  MHz   */
   /*  1 --> 30.72/4 = 7.68  MHz   */
   /*  2 --> 30.72/6 = 5.12  MHz   */
   /*  3 --> 30.72/8 = 3.84  MHz   */
#define BSI_CLK_SPD                    1
   #elif IS_CHIP_MT6256 || IS_CHIP_MT6255
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    0
   #elif IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
   /*  0 --> 130/ 2  =65     MHz   */
   /*  1 --> 130/ 4  =32.5   MHz   */
   /*  2 --> 130/ 6  =21.67  MHz   */
   /*  3 --> 130/ 8  =16.25  MHz   */
   /*  4 --> 130/12  =10.83  MHz   */
   /*  5 --> 130/16  = 8.13  MHz   */
   /*  6 --> 130/24  = 5.42  MHz   */
   /*  7 --> 130/32  = 4.06  MHz   */
#define BSI_CLK_SPD                    0
   #elif IS_CHIP_MT6251
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    1
   #elif IS_CHIP_MT6252_S00
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    3
   #elif IS_CHIP_MT6252
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    0
   #elif IS_CHIP_MT6229_S01 || IS_CHIP_MT6229_S00 || IS_SAIC_CHIP_MT6223_AND_LATTER_VERSION
   /*  0 --> 52/2    =26     MHz   */
   /*  1 --> 52/4    =13     MHz   */
   /*  2 --> 52/6    = 8.67  MHz   */
   /*  3 --> 52/8    = 6.5   MHz   */
#define BSI_CLK_SPD                    3
   #else
   /*  0 --> 26/2    =13     MHz   */
   /*  1 --> 26/4    = 6.5   MHz   */
   /*  2 --> 26/6    = 4.33  MHz   */
   /*  3 --> 26/8    = 3.25  MHz   */
#define BSI_CLK_SPD                    1
   #endif
#else
   /*  0 --> 13/2    = 6.5   MHz   */
   /*  1 --> 13/4    = 3.25  MHz   */
   /*  2 --> 13/6    = 2.167 MHz   */
   /*  3 --> 13/8    = 1.625 MHz   */
#define BSI_CLK_SPD                    0
#endif

#if IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
   /*  0 --> True clock polarity                        */
   /*  1 --> Inverted clock polarity                    */
   /*  2 --> True clock polarity with pre-pulse 1T      */
   /*  3 --> Inverted clock polarity with pre-pulse 1T  */
   /* for MT6250 ONLY => Setting BSI_CLK_POL to 00b or setting ACFG_PIN_DINV0[8] to 1b can solve the BSI clock inversion problem */
#define BSI_CLK_POL                    1
#endif

#if IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
#define  BSI_ENA_LEN       0
#define  BSI_ENA_POL       0
#define  SCTRL_IMOD_MAIN   (0x0000 | ((BSI_CLK_POL)&0x3) | ((BSI_CLK_SPD&0x7)<<2)|(BSI_ENA_LEN<<16)|(BSI_ENA_POL<<18)) /* SRCB main control:SRCB TSU event trigger */
#define  SCTRL_IMOD_SEND   (0x0400 | ((BSI_CLK_POL)&0x3) | ((BSI_CLK_SPD&0x7)<<2)|(BSI_ENA_LEN<<16)|(BSI_ENA_POL<<18)) /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H
#define  BSI_PORTA_SELECT  ((~BSI_PORT_SELECT&0x1))
#define  BSI_PORTB_SELECT  (( BSI_PORT_SELECT&0x1))
#define  BSI_DEVICE_A_0_CS ((0x8*BSI_PORTA_SELECT)|((BSI_DEVICE_0_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_0_CS_POLARITY&0x1))
#define  BSI_DEVICE_A_1_CS ((0x0*BSI_PORTA_SELECT)|((BSI_DEVICE_1_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_1_CS_POLARITY&0x1))
#define  BSI_DEVICE_B_0_CS ((0x8*BSI_PORTB_SELECT)|((BSI_DEVICE_0_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_0_CS_POLARITY&0x1))
#define  BSI_DEVICE_B_1_CS ((0x0*BSI_PORTB_SELECT)|((BSI_DEVICE_1_CS_POLARITY&0x2)<<1)|(BSI_DEVICE_1_CS_POLARITY&0x1))
#define  SCTRL_IMOD_MAIN   (0x0001| ((BSI_CLK_SPD&0x7)<<2)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20)|(BSI_DEVICE_B_0_CS<<24)|(BSI_DEVICE_B_1_CS<<28))                                /* SRCB main control:SRCB TSU event trigger */
#define  SCTRL_IMOD_SEND   (0x0401| ((BSI_CLK_SPD&0x7)<<2)|(BSI_DEVICE_A_0_CS<<16)|(BSI_DEVICE_A_1_CS<<20)|(BSI_DEVICE_B_0_CS<<24)|(BSI_DEVICE_B_1_CS<<28))                                /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        SCTRL_IMOD_MAIN
#elif IS_CHIP_MT6268T || IS_CHIP_MT6268
#define  SCTRL_IMOD_MAIN   (0x0101| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6) |(BSI_DEVICE_0_CS_POLARITY<<12)|(BSI_DEVICE_1_CS_POLARITY<<14))    /* Wirte SDATA to active buffer for IMODE   */
#define  SCTRL_IMOD_SEND   (0x0009| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6) |(BSI_DEVICE_0_CS_POLARITY<<12)|(BSI_DEVICE_1_CS_POLARITY<<14))    /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        (0x0001| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6) |(BSI_DEVICE_0_CS_POLARITY<<12)|(BSI_DEVICE_1_CS_POLARITY<<14))    /* SRCB main control:SRCB TSU event trigger */
#else
#define  SCTRL_IMOD_MAIN   (0x0101| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* Wirte SDATA to active buffer for IMODE   */
#define  SCTRL_IMOD_SEND   (0x0009| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* trigger to send SDATA in IMODE           */
#define  SCTRL_MAIN        (0x0001| ((BSI_CLK_SPD&0x3)<<1) |(BSI_DEVICE_0_CS_POLARITY<<4)|(BSI_DEVICE_1_CS_POLARITY<<6))    /* SRCB main control:SRCB TSU event trigger */
#endif

#if IS_EDGE_SAIC_CHIP_MT6256_AND_LATTER_VERSION
   #if IS_CHIP_MT6256_S00
#define  SCTRL_RESERVED                0x0024
   #elif IS_CHIP_MT6256 || IS_CHIP_MT6255 || IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
#define  SCTRL_RESERVED                0x0015
   #else
#define  SCTRL_RESERVED                0x0024
   #endif
#elif IS_CHIP_MT6268H || IS_CHIP_MT6268T_DMAC
#define  SCTRL_RESERVED                0x0024
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION
   #if IS_CHIP_MT6270A_E1 || IS_CHIP_MT6276_S00 || IS_CHIP_MT6573
#define  SCTRL_RESERVED                0x0024 // MT6270A E1, MT6276E1, MT6573E1 and MT6573E2 is 36
   #else
#define  SCTRL_RESERVED                0x002A // MT6270A E2, MT6276E2 is 42
   #endif
#elif IS_CHIP_MT6252
#define  SCTRL_RESERVED                0x0015
#elif IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  SCTRL_RESERVED                0x0014
#else
#define  SCTRL_RESERVED                0x0010
#endif

#if IS_CHIP_MT6252_S00
#define  IMM_BSI_WAIT_TIME_QB          16
#elif IS_CHIP_MT6256 || IS_CHIP_MT6251 || IS_CHIP_MT6252 || IS_RF_MT6162 || IS_CHIP_MT6255 || IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
#define  IMM_BSI_WAIT_TIME_QB          6
#else
/*Maximum Safe Time: eg. 1 QB = 13/12, BSI_CLK = 13/6 => 1 QB = 2 BSI bit, 16 QB = 32 BSI bit */
#define  IMM_BSI_WAIT_TIME_QB          16
#endif

#if IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H
#define  BSI_ACTUPT_ALL                0xC07F
#elif IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
#define  BSI_ACTUPT_ALL                0xC03F
#endif

/*---------------------------------------------------------------------------*/

#if !IS_RTX_5CWIN_SUPPORT // IS_GSM
/*GSM*/  #define  CWIN_COUNT           4
/*GSM*/  #define  RIDX_COUNT           5 // X0~3 for RX, X4 for TX
/*GSM*/  #define  YIDX_COUNT           0
#endif

#if IS_RTX_5CWIN_SUPPORT // IS_GPRS
/*GPRS*/ #define  CWIN_COUNT           5
   #if IS_BSI_V2_SUPPORT
/*GPRS*/ #define  RIDX_COUNT           6
/*GPRS*/ #define  YIDX_COUNT           0
   #else
/*GPRS*/ #define  RIDX_COUNT           6
/*GPRS*/ #define  YIDX_COUNT           4
   #endif

   #if IS_BSI_V2_ST2_SUPPORT
/*GPRS*/ #undef   RIDX_COUNT
/*GPRS*/ #define  RIDX_COUNT           7
   #endif
#endif

#if IS_BSI_SX0_SUPPORT
#define  CWIN_BSI_EVENT_COUNT          3
#define  SR1_EVENT_OFFSET              1
#else
#define  CWIN_BSI_EVENT_COUNT          2
#define  SR1_EVENT_OFFSET              0
#endif

#if IS_EDGE_CHIP_MT6229_AND_LATTER_VERSION
#define  ST2B_ST2M_EV0                 (CWIN_BSI_EVENT_COUNT*CWIN_COUNT+RIDX_COUNT)
#define  ST2B_2M_EV(n)                 (ST2B_ST2M_EV0+(n))
#endif

#if IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
#define  BSI_DATA_HEAD                 1
#else
#define  BSI_DATA_HEAD                 0
#endif

#if IS_BSI_V2_SUPPORT
#define  BSI_DATA_OFFSET               (SX2_DATA_COUNT*RIDX_COUNT + BSI_DATA_HEAD)
#elif IS_BSI_DATA_TABLE_Y_SHIFT
#define  BSI_DATA_OFFSET               (ST2B_ST2M_DATA_COUNT*YIDX_COUNT + BSI_DATA_HEAD)
#else
#define  BSI_DATA_OFFSET               BSI_DATA_HEAD
#endif

#if IS_BSI_V2_SUPPORT
#define  AGCDT0                        BSI_DATA_HEAD
#else
#define  AGCDT0                        ((SX0_DATA_COUNT+SX1_DATA_COUNT+SX3_DATA_COUNT)*CWIN_COUNT+BSI_DATA_OFFSET+BSI_DATA_HEAD)
#endif
#define  AGCDTIDX(n)                   (AGCDT0+(n)*SX2_DATA_COUNT)

#if IS_BSI_DATA_TABLE_Y_SHIFT || IS_BSI_V2_SUPPORT
#define  ST2B_ST2M_0                   BSI_DATA_HEAD
#else
#define  ST2B_ST2M_0                   (AGCDT0+SX2_DATA_COUNT*RIDX_COUNT+BSI_DATA_HEAD)
#endif
#define  ST2B_ST2M_IDX(n)              (ST2B_ST2M_0+(n)*ST2B_ST2M_DATA_COUNT)

#if IS_CHIP_MT6250 || IS_CHIP_MT6260 || IS_CHIP_MT6261
#define  IDLE_CNT                      0
#elif IS_EDGE_SAIC_CHIP_MT6270A_AND_LATTER_VERSION || IS_CHIP_MT6268H
   #if IS_RF_MT6162
/* OH RF using port B */
#define  BSI_PORT_SELECT               1
#define  IDLE_CNT                      0
   #else
/* OE RF using port A */
#define  BSI_PORT_SELECT               0
#define  IDLE_CNT                      2
   #endif
#endif

#if IS_AFC_TRIGGER_BSI_SUPPORT
   #if IS_RF_MT6162
#define  AFC_SHIFT_PART                0x0
#define  AFC_MASK_PART                 0x1FFF
#define  AFC_VALUE_PART                0xE100000
#define  AFC_CON_PART                  (0<<15)|((30-1)<<8)|(BSI_PORT_SELECT<<7)|(BSI_CLK_SPD<<3)|(1<<1)|(1)
   #endif
#endif

/*---------------------------------------------------------------------------*/
#endif

