{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1760261035421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760261035421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6E22C8L " "Selected device EP4CE6E22C8L for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760261035425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760261035445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760261035445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1760261035514 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760261035521 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8L " "Device EP4CE10E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I8L " "Device EP4CE10E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I8L " "Device EP4CE6E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8L " "Device EP4CE15E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I8L " "Device EP4CE15E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8L " "Device EP4CE22E22C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I8L " "Device EP4CE22E22I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1760261035563 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1760261035563 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760261035564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760261035564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760261035564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760261035564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1760261035564 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1760261035564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1760261035565 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1760261035742 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1760261035743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1760261035743 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1760261035744 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1760261035744 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA_CLK1_50~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node FPGA_CLK1_50~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1760261035748 ""}  } { { "top.vhd" "" { Text "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/top.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1760261035748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760261035846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760261035855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1760261035856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760261035856 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_103 " "Node \"IO_103\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_103" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_104 " "Node \"IO_104\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_104" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_105 " "Node \"IO_105\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_105" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_106 " "Node \"IO_106\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_106" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_114 " "Node \"IO_114\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_114" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_115 " "Node \"IO_115\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_115" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_119 " "Node \"IO_119\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_119" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_120 " "Node \"IO_120\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_120" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_121 " "Node \"IO_121\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_121" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_124 " "Node \"IO_124\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_124" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_125 " "Node \"IO_125\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_125" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_126 " "Node \"IO_126\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_126" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_127 " "Node \"IO_127\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_127" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_128 " "Node \"IO_128\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_128" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_129 " "Node \"IO_129\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_129" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_132 " "Node \"IO_132\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_132" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_133 " "Node \"IO_133\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_133" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_135 " "Node \"IO_135\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_135" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_136 " "Node \"IO_136\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_136" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_137 " "Node \"IO_137\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_137" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_141 " "Node \"IO_141\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_141" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_142 " "Node \"IO_142\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_142" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_143 " "Node \"IO_143\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_143" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_144 " "Node \"IO_144\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_144" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_28 " "Node \"IO_28\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_30 " "Node \"IO_30\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_31 " "Node \"IO_31\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_32 " "Node \"IO_32\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_33 " "Node \"IO_33\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_34 " "Node \"IO_34\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_38 " "Node \"IO_38\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_38" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_39 " "Node \"IO_39\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_39" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_42 " "Node \"IO_42\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_43 " "Node \"IO_43\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_43" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_44 " "Node \"IO_44\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_44" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_46 " "Node \"IO_46\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_46" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_49 " "Node \"IO_49\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_49" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_50 " "Node \"IO_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_51 " "Node \"IO_51\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_51" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_52 " "Node \"IO_52\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_52" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_53 " "Node \"IO_53\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_53" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_54 " "Node \"IO_54\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_54" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_55 " "Node \"IO_55\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_55" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_58 " "Node \"IO_58\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_58" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_59 " "Node \"IO_59\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_59" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_60 " "Node \"IO_60\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_60" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_64 " "Node \"IO_64\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_64" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_65 " "Node \"IO_65\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_65" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_66 " "Node \"IO_66\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_66" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_67 " "Node \"IO_67\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_67" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_68 " "Node \"IO_68\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_68" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_69 " "Node \"IO_69\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_69" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_70 " "Node \"IO_70\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_70" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_71 " "Node \"IO_71\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_71" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_72 " "Node \"IO_72\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_72" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_73 " "Node \"IO_73\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_73" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_74 " "Node \"IO_74\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_74" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_75 " "Node \"IO_75\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_75" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_76 " "Node \"IO_76\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_76" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_77 " "Node \"IO_77\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_77" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_80 " "Node \"IO_80\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_80" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_83 " "Node \"IO_83\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_83" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_84 " "Node \"IO_84\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_84" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_85 " "Node \"IO_85\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_85" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_86 " "Node \"IO_86\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_86" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO_87 " "Node \"IO_87\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_87" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I_25 " "Node \"I_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_standard/24.1std/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1760261035859 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1760261035859 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760261035860 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1760261035861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760261036070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760261036092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760261036098 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760261036361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760261036361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760261036464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1760261036641 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760261036641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1760261036724 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1760261036724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760261036725 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1760261036786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760261036794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760261036848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760261036848 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760261036920 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760261037080 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1760261037138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/stefa/Documents/GitHub/HDL/Cyclone IV EP4CE6E22C8N/top/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760261037162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 73 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6509 " "Peak virtual memory: 6509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760261037322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 11:23:57 2025 " "Processing ended: Sun Oct 12 11:23:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760261037322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760261037322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760261037322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760261037322 ""}
