<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: System Clock Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">System Clock Management<div class="ingroups"><a class="el" href="group__clk__group.html">Clock Management</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>See <a class="el" href="sysclk_quickstart.html">Quick Start Guide for the System Clock Management</a>.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for System Clock Management:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group.gif" border="0" usemap="#agroup____sysclk____group" alt=""/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">System Clock Source and Prescaler configuration</h2></td></tr>
<tr class="memitem:ga37ecf2eb697a2fedfff47af0b6f45562"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga37ecf2eb697a2fedfff47af0b6f45562">sysclk_set_prescalers</a> (uint32_t ul_pres)</td></tr>
<tr class="memdesc:ga37ecf2eb697a2fedfff47af0b6f45562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock prescaler configuration.  <br /></td></tr>
<tr class="separator:ga37ecf2eb697a2fedfff47af0b6f45562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2d50871a130ef8546cea34ed6ca6f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaaf2d50871a130ef8546cea34ed6ca6f8">sysclk_set_source</a> (uint32_t ul_src)</td></tr>
<tr class="memdesc:gaaf2d50871a130ef8546cea34ed6ca6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the source of the main system clock.  <br /></td></tr>
<tr class="separator:gaaf2d50871a130ef8546cea34ed6ca6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8372ffe2210c0caee63237271fdec131"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8372ffe2210c0caee63237271fdec131">sysclk_enable_usb</a> (void)</td></tr>
<tr class="memdesc:ga8372ffe2210c0caee63237271fdec131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable USB clock.  <br /></td></tr>
<tr class="separator:ga8372ffe2210c0caee63237271fdec131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad110a0837c9e910d788b9b73fd3d92dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gad110a0837c9e910d788b9b73fd3d92dd">sysclk_disable_usb</a> (void)</td></tr>
<tr class="memdesc:gad110a0837c9e910d788b9b73fd3d92dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the USB clock.  <br /></td></tr>
<tr class="separator:gad110a0837c9e910d788b9b73fd3d92dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242399e48a97739c88b4d0c00f6101de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de">sysclk_init</a> (void)</td></tr>
<tr class="memdesc:ga242399e48a97739c88b4d0c00f6101de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the synchronous clock system.  <br /></td></tr>
<tr class="separator:ga242399e48a97739c88b4d0c00f6101de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Querying the system clock</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>The following functions may be used to query the current frequency of the system clock and the CPU and bus clocks derived from it.</p>
<p><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a> and <a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a> can be assumed to be available on all platforms, although some platforms may define additional accessors for various chip-internal bus clocks. These are usually not intended to be queried directly by generic code. </p>
</td></tr>
<tr class="memitem:ga4f078b193ed39eda16071c514569b8cb"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a> (void)</td></tr>
<tr class="memdesc:ga4f078b193ed39eda16071c514569b8cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of the main system clock.  <br /></td></tr>
<tr class="separator:ga4f078b193ed39eda16071c514569b8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91bb547221cdd42b104342e8f776a28"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a> (void)</td></tr>
<tr class="memdesc:gae91bb547221cdd42b104342e8f776a28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the current rate in Hz of the CPU clock.  <br /></td></tr>
<tr class="separator:gae91bb547221cdd42b104342e8f776a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae5a954767dfc4d16ce5ae7928e6edf"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8ae5a954767dfc4d16ce5ae7928e6edf">sysclk_get_peripheral_hz</a> (void)</td></tr>
<tr class="memdesc:ga8ae5a954767dfc4d16ce5ae7928e6edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieves the current rate in Hz of the peripheral clocks.  <br /></td></tr>
<tr class="separator:ga8ae5a954767dfc4d16ce5ae7928e6edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ac107dcdb3b01de4af539cab17a93d"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae7ac107dcdb3b01de4af539cab17a93d">sysclk_get_peripheral_bus_hz</a> (const volatile void *module)</td></tr>
<tr class="memdesc:gae7ac107dcdb3b01de4af539cab17a93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieves the current rate in Hz of the Peripheral Bus clock attached to the specified peripheral.  <br /></td></tr>
<tr class="separator:gae7ac107dcdb3b01de4af539cab17a93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Enabling and disabling synchronous clocks</h2></td></tr>
<tr class="memitem:ga97354113454b658bf76596b3580cf195"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga97354113454b658bf76596b3580cf195">sysclk_enable_peripheral_clock</a> (uint32_t ul_id)</td></tr>
<tr class="memdesc:ga97354113454b658bf76596b3580cf195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a peripheral's clock.  <br /></td></tr>
<tr class="separator:ga97354113454b658bf76596b3580cf195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e73d81c9cb787a0239acf29327c3f11"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga3e73d81c9cb787a0239acf29327c3f11">sysclk_disable_peripheral_clock</a> (uint32_t ul_id)</td></tr>
<tr class="memdesc:ga3e73d81c9cb787a0239acf29327c3f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral's clock.  <br /></td></tr>
<tr class="separator:ga3e73d81c9cb787a0239acf29327c3f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Configuration Symbols</h2></td></tr>
<tr class="memitem:ga7bb6bbe88b7fb398ef8f0befe936e0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a></td></tr>
<tr class="memdesc:ga7bb6bbe88b7fb398ef8f0befe936e0e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial/static main system clock source.  <br /></td></tr>
<tr class="separator:ga7bb6bbe88b7fb398ef8f0befe936e0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd94271e3d246338cdb1d9ee0ea3c5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gacd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacd94271e3d246338cdb1d9ee0ea3c5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial CPU clock divider (mck)  <br /></td></tr>
<tr class="separator:gacd94271e3d246338cdb1d9ee0ea3c5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Master Clock Sources (MCK)</h2></td></tr>
<tr class="memitem:ga219efc3f2d72b9cb2d7fefdad3d01e57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga219efc3f2d72b9cb2d7fefdad3d01e57">SYSCLK_SRC_SLCK_RC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga219efc3f2d72b9cb2d7fefdad3d01e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal 32kHz RC oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga219efc3f2d72b9cb2d7fefdad3d01e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3bfe06e62caf28e45f44fdde87c169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga8e3bfe06e62caf28e45f44fdde87c169">SYSCLK_SRC_SLCK_XTAL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8e3bfe06e62caf28e45f44fdde87c169"><td class="mdescLeft">&#160;</td><td class="mdescRight">External 32kHz crystal oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga8e3bfe06e62caf28e45f44fdde87c169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc070106c3c335983b934e5485e82d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga7fc070106c3c335983b934e5485e82d1">SYSCLK_SRC_SLCK_BYPASS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga7fc070106c3c335983b934e5485e82d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External 32kHz bypass oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga7fc070106c3c335983b934e5485e82d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e652e6c203d937f3923a34bc7dd4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga37e652e6c203d937f3923a34bc7dd4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal 4MHz RC oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga37e652e6c203d937f3923a34bc7dd4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730f8b3d76a844a21e18ba75aef1450c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga730f8b3d76a844a21e18ba75aef1450c">SYSCLK_SRC_MAINCK_8M_RC</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga730f8b3d76a844a21e18ba75aef1450c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal 8MHz RC oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga730f8b3d76a844a21e18ba75aef1450c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dfddd41b882e3b5c5500180b33840cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2dfddd41b882e3b5c5500180b33840cb">SYSCLK_SRC_MAINCK_12M_RC</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga2dfddd41b882e3b5c5500180b33840cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal 12MHz RC oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga2dfddd41b882e3b5c5500180b33840cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94856c1a658c3dc2f89e670944960242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga94856c1a658c3dc2f89e670944960242">SYSCLK_SRC_MAINCK_XTAL</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga94856c1a658c3dc2f89e670944960242"><td class="mdescLeft">&#160;</td><td class="mdescRight">External crystal oscillator as master source clock.  <br /></td></tr>
<tr class="separator:ga94856c1a658c3dc2f89e670944960242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85c894dbe1b413d34e7ed233e2fc992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaf85c894dbe1b413d34e7ed233e2fc992">SYSCLK_SRC_MAINCK_BYPASS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaf85c894dbe1b413d34e7ed233e2fc992"><td class="mdescLeft">&#160;</td><td class="mdescRight">External bypass oscillator as master source clock.  <br /></td></tr>
<tr class="separator:gaf85c894dbe1b413d34e7ed233e2fc992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b42b61beaae936ca3627ea536eeb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga98b42b61beaae936ca3627ea536eeb4d">SYSCLK_SRC_PLLACK</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga98b42b61beaae936ca3627ea536eeb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use PLLACK as master source clock.  <br /></td></tr>
<tr class="separator:ga98b42b61beaae936ca3627ea536eeb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89e2e222ea40dc1f932d832de4159f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaf89e2e222ea40dc1f932d832de4159f6">SYSCLK_SRC_UPLLCK</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gaf89e2e222ea40dc1f932d832de4159f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use UPLLCK as master source clock.  <br /></td></tr>
<tr class="separator:gaf89e2e222ea40dc1f932d832de4159f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Master Clock Prescalers (MCK)</h2></td></tr>
<tr class="memitem:ga81c195f868a0d36c44997e81d6e97557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga81c195f868a0d36c44997e81d6e97557">SYSCLK_PRES_1</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87c51808043d0df9e79baf64dcd172df">PMC_MCKR_PRES_CLK_1</a></td></tr>
<tr class="memdesc:ga81c195f868a0d36c44997e81d6e97557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 1.  <br /></td></tr>
<tr class="separator:ga81c195f868a0d36c44997e81d6e97557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabfa7725f24257697146487f70d3435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gaaabfa7725f24257697146487f70d3435">SYSCLK_PRES_2</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1e304039640aaab4c22e5226c0b21f41">PMC_MCKR_PRES_CLK_2</a></td></tr>
<tr class="memdesc:gaaabfa7725f24257697146487f70d3435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 2.  <br /></td></tr>
<tr class="separator:gaaabfa7725f24257697146487f70d3435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30fdac032864abf9e998529b82eacba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga30fdac032864abf9e998529b82eacba3">SYSCLK_PRES_4</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0e5f5657a40b36bdb8cf9c194d071b78">PMC_MCKR_PRES_CLK_4</a></td></tr>
<tr class="memdesc:ga30fdac032864abf9e998529b82eacba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 4.  <br /></td></tr>
<tr class="separator:ga30fdac032864abf9e998529b82eacba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beec10ddcbca738e4c8dc5308dc5979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga0beec10ddcbca738e4c8dc5308dc5979">SYSCLK_PRES_8</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac6733179b1d3014df5d1a5e39faebf3c">PMC_MCKR_PRES_CLK_8</a></td></tr>
<tr class="memdesc:ga0beec10ddcbca738e4c8dc5308dc5979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 8.  <br /></td></tr>
<tr class="separator:ga0beec10ddcbca738e4c8dc5308dc5979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81eb30ca9e9bbef8fd22ce1dc8a6e139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga81eb30ca9e9bbef8fd22ce1dc8a6e139">SYSCLK_PRES_16</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0d7ab99a5fd4c91a6b9d73c60cabdb51">PMC_MCKR_PRES_CLK_16</a></td></tr>
<tr class="memdesc:ga81eb30ca9e9bbef8fd22ce1dc8a6e139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 16.  <br /></td></tr>
<tr class="separator:ga81eb30ca9e9bbef8fd22ce1dc8a6e139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d908e278174713db59739d43486de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gab9d908e278174713db59739d43486de8">SYSCLK_PRES_32</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6fc17a93badac7dbfd366a583312c04f">PMC_MCKR_PRES_CLK_32</a></td></tr>
<tr class="memdesc:gab9d908e278174713db59739d43486de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 32.  <br /></td></tr>
<tr class="separator:gab9d908e278174713db59739d43486de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b8257489d7760dc862cca599d2a358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga87b8257489d7760dc862cca599d2a358">SYSCLK_PRES_64</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad808a234a1b8256c9849e73ce629c087">PMC_MCKR_PRES_CLK_64</a></td></tr>
<tr class="memdesc:ga87b8257489d7760dc862cca599d2a358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 64.  <br /></td></tr>
<tr class="separator:ga87b8257489d7760dc862cca599d2a358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c99fe918ffd4bee7f284da690b3fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga68c99fe918ffd4bee7f284da690b3fe5">SYSCLK_PRES_3</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8e626b5b53297fc7304e8ca9a74e0778">PMC_MCKR_PRES_CLK_3</a></td></tr>
<tr class="memdesc:ga68c99fe918ffd4bee7f284da690b3fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock prescaler to 3.  <br /></td></tr>
<tr class="separator:ga68c99fe918ffd4bee7f284da690b3fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Master Clock Division (MCK)</h2></td></tr>
<tr class="memitem:ga739bd2896b9599b0298c4856d325f9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga739bd2896b9599b0298c4856d325f9ba">SYSCLK_DIV_1</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a42b6cb019bd36310f8ed4838902914b1">PMC_MCKR_MDIV_EQ_PCK</a></td></tr>
<tr class="memdesc:ga739bd2896b9599b0298c4856d325f9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock division to 1.  <br /></td></tr>
<tr class="separator:ga739bd2896b9599b0298c4856d325f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2afdc9e795911bb25e68f8e0c0e86e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2afdc9e795911bb25e68f8e0c0e86e3d">SYSCLK_DIV_2</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab35c4e98c54074212c4532403ab1b7d1">PMC_MCKR_MDIV_PCK_DIV2</a></td></tr>
<tr class="memdesc:ga2afdc9e795911bb25e68f8e0c0e86e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock division to 2.  <br /></td></tr>
<tr class="separator:ga2afdc9e795911bb25e68f8e0c0e86e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8fbe2043c0280d7d6b91292b2f1487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga7f8fbe2043c0280d7d6b91292b2f1487">SYSCLK_DIV_4</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4ed8e742c769b58b5f38b3f675c64bee">PMC_MCKR_MDIV_PCK_DIV4</a></td></tr>
<tr class="memdesc:ga7f8fbe2043c0280d7d6b91292b2f1487"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock division to 4.  <br /></td></tr>
<tr class="separator:ga7f8fbe2043c0280d7d6b91292b2f1487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c38d22d4dc606b0cbafbbac01f9ff14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga9c38d22d4dc606b0cbafbbac01f9ff14">SYSCLK_DIV_3</a>&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a146ebfb5b80c79b85bb42a912d95801f">PMC_MCKR_MDIV_PCK_DIV3</a></td></tr>
<tr class="memdesc:ga9c38d22d4dc606b0cbafbbac01f9ff14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set master clock division to 3.  <br /></td></tr>
<tr class="separator:ga9c38d22d4dc606b0cbafbbac01f9ff14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">USB Clock Sources</h2></td></tr>
<tr class="memitem:ga969e47c6c1f1d38fd2afaf96f6187296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga969e47c6c1f1d38fd2afaf96f6187296">USBCLK_SRC_PLL0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga969e47c6c1f1d38fd2afaf96f6187296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use PLLA.  <br /></td></tr>
<tr class="separator:ga969e47c6c1f1d38fd2afaf96f6187296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae605225cad17c31bb23db1e2c6ee1d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gae605225cad17c31bb23db1e2c6ee1d3e">USBCLK_SRC_UPLL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gae605225cad17c31bb23db1e2c6ee1d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use UPLL.  <br /></td></tr>
<tr class="separator:gae605225cad17c31bb23db1e2c6ee1d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea7011abd3d43ef751313c6fc8c2068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#ga2ea7011abd3d43ef751313c6fc8c2068">CONFIG_USBCLK_SOURCE</a></td></tr>
<tr class="memdesc:ga2ea7011abd3d43ef751313c6fc8c2068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration symbol for the USB generic clock source.  <br /></td></tr>
<tr class="separator:ga2ea7011abd3d43ef751313c6fc8c2068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a11432c1931f5f2daa030eda13923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysclk__group.html#gac73a11432c1931f5f2daa030eda13923">CONFIG_USBCLK_DIV</a></td></tr>
<tr class="memdesc:gac73a11432c1931f5f2daa030eda13923"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration symbol for the USB generic clock divider setting.  <br /></td></tr>
<tr class="separator:gac73a11432c1931f5f2daa030eda13923"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>See <a class="el" href="sysclk_quickstart.html">Quick Start Guide for the System Clock Management</a>. </p>
<p>The <em>sysclk</em> API covers the <em>system clock</em> and all clocks derived from it. The system clock is a chip-internal clock on which all <em>synchronous clocks</em>, i.e. CPU and bus/peripheral clocks, are based. The system clock is typically generated from one of a variety of sources, which may include crystal and RC oscillators as well as PLLs. The clocks derived from the system clock are sometimes also known as <em>synchronous clocks</em>, since they always run synchronously with respect to each other, as opposed to <em>generic clocks</em> which may run from different oscillators or PLLs.</p>
<p>Most applications should simply call <a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de" title="Initialize the synchronous clock system.">sysclk_init()</a> to initialize everything related to the system clock and its source (oscillator, PLL or DFLL), and leave it at that. More advanced applications, and platform-specific drivers, may require additional services from the clock system, some of which may be platform-specific.</p>
<h1><a class="anchor" id="sysclk_group_platform"></a>
Platform Dependencies</h1>
<p>The sysclk API is partially chip- or platform-specific. While all platforms provide mostly the same functionality, there are some variations around how different bus types and clock tree structures are handled.</p>
<p>The following functions are available on all platforms with the same parameters and functionality. These functions may be called freely by portable applications, drivers and services:</p><ul>
<li><a class="el" href="group__sysclk__group.html#ga242399e48a97739c88b4d0c00f6101de" title="Initialize the synchronous clock system.">sysclk_init()</a></li>
<li><a class="el" href="group__sysclk__group.html#gaaf2d50871a130ef8546cea34ed6ca6f8" title="Change the source of the main system clock.">sysclk_set_source()</a></li>
<li><a class="el" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb" title="Return the current rate in Hz of the main system clock.">sysclk_get_main_hz()</a></li>
<li><a class="el" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28" title="Return the current rate in Hz of the CPU clock.">sysclk_get_cpu_hz()</a></li>
<li><a class="el" href="group__sysclk__group.html#gae7ac107dcdb3b01de4af539cab17a93d" title="Retrieves the current rate in Hz of the Peripheral Bus clock attached to the specified peripheral.">sysclk_get_peripheral_bus_hz()</a></li>
</ul>
<p>The following functions are available on all platforms, but there may be variations in the function signature (i.e. parameters) and behavior. These functions are typically called by platform-specific parts of drivers, and applications that aren't intended to be portable:</p><ul>
<li><a class="el" href="group__sysclk__group.html#ga97354113454b658bf76596b3580cf195" title="Enable a peripheral&#39;s clock.">sysclk_enable_peripheral_clock()</a></li>
<li><a class="el" href="group__sysclk__group.html#ga3e73d81c9cb787a0239acf29327c3f11" title="Disable a peripheral&#39;s clock.">sysclk_disable_peripheral_clock()</a></li>
<li>sysclk_enable_module()</li>
<li>sysclk_disable_module()</li>
<li>sysclk_module_is_enabled()</li>
<li><a class="el" href="group__sysclk__group.html#ga37ecf2eb697a2fedfff47af0b6f45562" title="Set system clock prescaler configuration.">sysclk_set_prescalers()</a></li>
</ul>
<p>All other functions should be considered platform-specific. Enabling/disabling clocks to specific peripherals as well as determining the speed of these clocks should be done by calling functions provided by the driver for that peripheral. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gacd94271e3d246338cdb1d9ee0ea3c5d2" name="gacd94271e3d246338cdb1d9ee0ea3c5d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd94271e3d246338cdb1d9ee0ea3c5d2">&#9670;&#160;</a></span>CONFIG_SYSCLK_PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SYSCLK_PRES&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initial CPU clock divider (mck) </p>
<p>The MCK will run at  </p><p class="formulaDsp">
<picture><source srcset="form_3_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaDsp" alt="\[
  f_{MCK} = \frac{f_{sys}}{\mathrm{CONFIG\_SYSCLK\_PRES}}\,\mbox{Hz}
\]" src="form_3.png"/></picture>
</p>
<p> after initialization. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00228">228</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga7bb6bbe88b7fb398ef8f0befe936e0e7" name="ga7bb6bbe88b7fb398ef8f0befe936e0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb6bbe88b7fb398ef8f0befe936e0e7">&#9670;&#160;</a></span>CONFIG_SYSCLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SYSCLK_SOURCE&#160;&#160;&#160;<a class="el" href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initial/static main system clock source. </p>
<p>The main system clock will be configured to use this clock during initialization. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00215">215</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="gac73a11432c1931f5f2daa030eda13923" name="gac73a11432c1931f5f2daa030eda13923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac73a11432c1931f5f2daa030eda13923">&#9670;&#160;</a></span>CONFIG_USBCLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_USBCLK_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration symbol for the USB generic clock divider setting. </p>
<p>Sets the clock division for the USB generic clock. If a USB clock source is selected with CONFIG_USBCLK_SOURCE, this configuration symbol must also be defined. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00296">296</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga2ea7011abd3d43ef751313c6fc8c2068" name="ga2ea7011abd3d43ef751313c6fc8c2068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea7011abd3d43ef751313c6fc8c2068">&#9670;&#160;</a></span>CONFIG_USBCLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_USBCLK_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration symbol for the USB generic clock source. </p>
<p>Sets the clock source to use for the USB. The source must also be properly configured.</p>
<p>Define this to one of the <code>USBCLK_SRC_xxx</code> settings. Leave it undefined if USB is not required. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00284">284</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga739bd2896b9599b0298c4856d325f9ba" name="ga739bd2896b9599b0298c4856d325f9ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739bd2896b9599b0298c4856d325f9ba">&#9670;&#160;</a></span>SYSCLK_DIV_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DIV_1&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a42b6cb019bd36310f8ed4838902914b1">PMC_MCKR_MDIV_EQ_PCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock division to 1. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00261">261</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga2afdc9e795911bb25e68f8e0c0e86e3d" name="ga2afdc9e795911bb25e68f8e0c0e86e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2afdc9e795911bb25e68f8e0c0e86e3d">&#9670;&#160;</a></span>SYSCLK_DIV_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DIV_2&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab35c4e98c54074212c4532403ab1b7d1">PMC_MCKR_MDIV_PCK_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock division to 2. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00262">262</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga9c38d22d4dc606b0cbafbbac01f9ff14" name="ga9c38d22d4dc606b0cbafbbac01f9ff14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c38d22d4dc606b0cbafbbac01f9ff14">&#9670;&#160;</a></span>SYSCLK_DIV_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DIV_3&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a146ebfb5b80c79b85bb42a912d95801f">PMC_MCKR_MDIV_PCK_DIV3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock division to 3. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00264">264</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga7f8fbe2043c0280d7d6b91292b2f1487" name="ga7f8fbe2043c0280d7d6b91292b2f1487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f8fbe2043c0280d7d6b91292b2f1487">&#9670;&#160;</a></span>SYSCLK_DIV_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_DIV_4&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4ed8e742c769b58b5f38b3f675c64bee">PMC_MCKR_MDIV_PCK_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock division to 4. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00263">263</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga81c195f868a0d36c44997e81d6e97557" name="ga81c195f868a0d36c44997e81d6e97557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c195f868a0d36c44997e81d6e97557">&#9670;&#160;</a></span>SYSCLK_PRES_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_1&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87c51808043d0df9e79baf64dcd172df">PMC_MCKR_PRES_CLK_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 1. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00249">249</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga81eb30ca9e9bbef8fd22ce1dc8a6e139" name="ga81eb30ca9e9bbef8fd22ce1dc8a6e139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81eb30ca9e9bbef8fd22ce1dc8a6e139">&#9670;&#160;</a></span>SYSCLK_PRES_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_16&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0d7ab99a5fd4c91a6b9d73c60cabdb51">PMC_MCKR_PRES_CLK_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 16. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00253">253</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="gaaabfa7725f24257697146487f70d3435" name="gaaabfa7725f24257697146487f70d3435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaabfa7725f24257697146487f70d3435">&#9670;&#160;</a></span>SYSCLK_PRES_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_2&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1e304039640aaab4c22e5226c0b21f41">PMC_MCKR_PRES_CLK_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 2. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00250">250</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga68c99fe918ffd4bee7f284da690b3fe5" name="ga68c99fe918ffd4bee7f284da690b3fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68c99fe918ffd4bee7f284da690b3fe5">&#9670;&#160;</a></span>SYSCLK_PRES_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_3&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8e626b5b53297fc7304e8ca9a74e0778">PMC_MCKR_PRES_CLK_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 3. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00256">256</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="gab9d908e278174713db59739d43486de8" name="gab9d908e278174713db59739d43486de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d908e278174713db59739d43486de8">&#9670;&#160;</a></span>SYSCLK_PRES_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_32&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6fc17a93badac7dbfd366a583312c04f">PMC_MCKR_PRES_CLK_32</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 32. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00254">254</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga30fdac032864abf9e998529b82eacba3" name="ga30fdac032864abf9e998529b82eacba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30fdac032864abf9e998529b82eacba3">&#9670;&#160;</a></span>SYSCLK_PRES_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_4&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0e5f5657a40b36bdb8cf9c194d071b78">PMC_MCKR_PRES_CLK_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 4. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00251">251</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga87b8257489d7760dc862cca599d2a358" name="ga87b8257489d7760dc862cca599d2a358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87b8257489d7760dc862cca599d2a358">&#9670;&#160;</a></span>SYSCLK_PRES_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_64&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad808a234a1b8256c9849e73ce629c087">PMC_MCKR_PRES_CLK_64</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 64. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00255">255</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga0beec10ddcbca738e4c8dc5308dc5979" name="ga0beec10ddcbca738e4c8dc5308dc5979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0beec10ddcbca738e4c8dc5308dc5979">&#9670;&#160;</a></span>SYSCLK_PRES_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_PRES_8&#160;&#160;&#160;<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac6733179b1d3014df5d1a5e39faebf3c">PMC_MCKR_PRES_CLK_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set master clock prescaler to 8. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00252">252</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga2dfddd41b882e3b5c5500180b33840cb" name="ga2dfddd41b882e3b5c5500180b33840cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dfddd41b882e3b5c5500180b33840cb">&#9670;&#160;</a></span>SYSCLK_SRC_MAINCK_12M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_MAINCK_12M_RC&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal 12MHz RC oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00240">240</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga37e652e6c203d937f3923a34bc7dd4b4" name="ga37e652e6c203d937f3923a34bc7dd4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37e652e6c203d937f3923a34bc7dd4b4">&#9670;&#160;</a></span>SYSCLK_SRC_MAINCK_4M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_MAINCK_4M_RC&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal 4MHz RC oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00238">238</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga730f8b3d76a844a21e18ba75aef1450c" name="ga730f8b3d76a844a21e18ba75aef1450c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga730f8b3d76a844a21e18ba75aef1450c">&#9670;&#160;</a></span>SYSCLK_SRC_MAINCK_8M_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_MAINCK_8M_RC&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal 8MHz RC oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00239">239</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="gaf85c894dbe1b413d34e7ed233e2fc992" name="gaf85c894dbe1b413d34e7ed233e2fc992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf85c894dbe1b413d34e7ed233e2fc992">&#9670;&#160;</a></span>SYSCLK_SRC_MAINCK_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_MAINCK_BYPASS&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External bypass oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00242">242</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga94856c1a658c3dc2f89e670944960242" name="ga94856c1a658c3dc2f89e670944960242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94856c1a658c3dc2f89e670944960242">&#9670;&#160;</a></span>SYSCLK_SRC_MAINCK_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_MAINCK_XTAL&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External crystal oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00241">241</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga98b42b61beaae936ca3627ea536eeb4d" name="ga98b42b61beaae936ca3627ea536eeb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b42b61beaae936ca3627ea536eeb4d">&#9670;&#160;</a></span>SYSCLK_SRC_PLLACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_PLLACK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use PLLACK as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00243">243</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga7fc070106c3c335983b934e5485e82d1" name="ga7fc070106c3c335983b934e5485e82d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fc070106c3c335983b934e5485e82d1">&#9670;&#160;</a></span>SYSCLK_SRC_SLCK_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_SLCK_BYPASS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External 32kHz bypass oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00237">237</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga219efc3f2d72b9cb2d7fefdad3d01e57" name="ga219efc3f2d72b9cb2d7fefdad3d01e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga219efc3f2d72b9cb2d7fefdad3d01e57">&#9670;&#160;</a></span>SYSCLK_SRC_SLCK_RC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_SLCK_RC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal 32kHz RC oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00235">235</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga8e3bfe06e62caf28e45f44fdde87c169" name="ga8e3bfe06e62caf28e45f44fdde87c169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e3bfe06e62caf28e45f44fdde87c169">&#9670;&#160;</a></span>SYSCLK_SRC_SLCK_XTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_SLCK_XTAL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External 32kHz crystal oscillator as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00236">236</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="gaf89e2e222ea40dc1f932d832de4159f6" name="gaf89e2e222ea40dc1f932d832de4159f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89e2e222ea40dc1f932d832de4159f6">&#9670;&#160;</a></span>SYSCLK_SRC_UPLLCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCLK_SRC_UPLLCK&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use UPLLCK as master source clock. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00244">244</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="ga969e47c6c1f1d38fd2afaf96f6187296" name="ga969e47c6c1f1d38fd2afaf96f6187296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga969e47c6c1f1d38fd2afaf96f6187296">&#9670;&#160;</a></span>USBCLK_SRC_PLL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLK_SRC_PLL0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use PLLA. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00269">269</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<a id="gae605225cad17c31bb23db1e2c6ee1d3e" name="gae605225cad17c31bb23db1e2c6ee1d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae605225cad17c31bb23db1e2c6ee1d3e">&#9670;&#160;</a></span>USBCLK_SRC_UPLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLK_SRC_UPLL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use UPLL. </p>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00270">270</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3e73d81c9cb787a0239acf29327c3f11" name="ga3e73d81c9cb787a0239acf29327c3f11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e73d81c9cb787a0239acf29327c3f11">&#9670;&#160;</a></span>sysclk_disable_peripheral_clock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_disable_peripheral_clock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ul_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable a peripheral's clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ul_id</td><td>Id (number) of the peripheral clock. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00433">433</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  434</span>{</div>
<div class="line"><span class="lineno">  435</span>    <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga05fddac6c4c6a749b242f45e1a222772">pmc_disable_periph_clk</a>(ul_id);</div>
<div class="line"><span class="lineno">  436</span>}</div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_ga05fddac6c4c6a749b242f45e1a222772"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#ga05fddac6c4c6a749b242f45e1a222772">pmc_disable_periph_clk</a></div><div class="ttdeci">uint32_t pmc_disable_periph_clk(uint32_t ul_id)</div><div class="ttdoc">Disable the specified peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00722">pmc.c:722</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="pmc_8c_source.html#l00722">pmc_disable_periph_clk()</a>.</p>

<p class="reference">Referenced by <a class="el" href="spi_8c_source.html#l00123">spi_disable_clock()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_ga3e73d81c9cb787a0239acf29327c3f11_cgraph.gif" border="0" usemap="#agroup__sysclk__group_ga3e73d81c9cb787a0239acf29327c3f11_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="gad110a0837c9e910d788b9b73fd3d92dd" name="gad110a0837c9e910d788b9b73fd3d92dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad110a0837c9e910d788b9b73fd3d92dd">&#9670;&#160;</a></span>sysclk_disable_usb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_disable_usb </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the USB clock. </p>
<dl class="section note"><dt>Note</dt><dd>This implementation does not switch off the PLL, it just turns off the USB clock. </dd></dl>

<p class="definition">Definition at line <a class="el" href="sysclk_8c_source.html#l00152">152</a> of file <a class="el" href="sysclk_8c_source.html">sysclk.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  153</span>{</div>
<div class="line"><span class="lineno">  154</span>    pmc_disable_udpck();</div>
<div class="line"><span class="lineno">  155</span>}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga97354113454b658bf76596b3580cf195" name="ga97354113454b658bf76596b3580cf195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97354113454b658bf76596b3580cf195">&#9670;&#160;</a></span>sysclk_enable_peripheral_clock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sysclk_enable_peripheral_clock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ul_id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable a peripheral's clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ul_id</td><td>Id (number) of the peripheral clock. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00423">423</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  424</span>{</div>
<div class="line"><span class="lineno">  425</span>    <a class="code hl_function" href="group__sam__drivers__pmc__group.html#gad09de55bb493f4ebdd92305f24f27d62">pmc_enable_periph_clk</a>(ul_id);</div>
<div class="line"><span class="lineno">  426</span>}</div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_gad09de55bb493f4ebdd92305f24f27d62"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#gad09de55bb493f4ebdd92305f24f27d62">pmc_enable_periph_clk</a></div><div class="ttdeci">uint32_t pmc_enable_periph_clk(uint32_t ul_id)</div><div class="ttdoc">Enable the specified peripheral clock.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00682">pmc.c:682</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="pmc_8c_source.html#l00682">pmc_enable_periph_clk()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ioport__pio_8h_source.html#l00131">arch_ioport_init()</a>, <a class="el" href="main_8c_source.html#l00584">configure_console()</a>, <a class="el" href="spi_8c_source.html#l00060">spi_enable_clock()</a>, and <a class="el" href="uart__serial_8h_source.html#l00087">usart_serial_init()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_ga97354113454b658bf76596b3580cf195_cgraph.gif" border="0" usemap="#agroup__sysclk__group_ga97354113454b658bf76596b3580cf195_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga8372ffe2210c0caee63237271fdec131" name="ga8372ffe2210c0caee63237271fdec131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8372ffe2210c0caee63237271fdec131">&#9670;&#160;</a></span>sysclk_enable_usb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_enable_usb </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable USB clock. </p>
<dl class="section note"><dt>Note</dt><dd>The SAMV71 UDP hardware interprets div as div+1. For readability the hardware div+1 is hidden in this implementation. Use div as div effective value.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pll_id</td><td>Source of the USB clock. </td></tr>
    <tr><td class="paramname">div</td><td>Actual clock divisor. Must be superior to 0. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sysclk_8c_source.html#l00120">120</a> of file <a class="el" href="sysclk_8c_source.html">sysclk.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  121</span>{</div>
<div class="line"><span class="lineno">  122</span>    <a class="code hl_define" href="group__group__sam__utils.html#gaab1e54dcc40192f9704e8b252635450f">Assert</a>(<a class="code hl_define" href="conf__clock_8h.html#ac73a11432c1931f5f2daa030eda13923">CONFIG_USBCLK_DIV</a> &gt; 0);</div>
<div class="line"><span class="lineno">  123</span> </div>
<div class="line"><span class="lineno">  124</span><span class="preprocessor">#ifdef CONFIG_PLL0_SOURCE</span></div>
<div class="line"><span class="lineno">  125</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a2ea7011abd3d43ef751313c6fc8c2068">CONFIG_USBCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga969e47c6c1f1d38fd2afaf96f6187296">USBCLK_SRC_PLL0</a>) {</div>
<div class="line"><span class="lineno">  126</span>        <span class="keyword">struct </span><a class="code hl_struct" href="structpll__config.html">pll_config</a> pllcfg;</div>
<div class="line"><span class="lineno">  127</span> </div>
<div class="line"><span class="lineno">  128</span>        <a class="code hl_function" href="group__pll__group.html#gaf4808844971419dcc305ad41a2104d0a">pll_enable_source</a>(<a class="code hl_define" href="conf__clock_8h.html#a6ea6cd6d377a0bdc9eb60d33e21ee753">CONFIG_PLL0_SOURCE</a>);</div>
<div class="line"><span class="lineno">  129</span>        <a class="code hl_define" href="group__pll__group.html#ga2b9ba9ce6a7290303f6e8d41191fd0d8">pll_config_defaults</a>(&amp;pllcfg, 0);</div>
<div class="line"><span class="lineno">  130</span>        <a class="code hl_function" href="group__pll__group.html#gac963cb7ae2da65162dc3955129ff846c">pll_enable</a>(&amp;pllcfg, 0);</div>
<div class="line"><span class="lineno">  131</span>        <a class="code hl_function" href="group__pll__group.html#gaa10c871c499867b1db87f9cd1d37ef0f">pll_wait_for_lock</a>(0);</div>
<div class="line"><span class="lineno">  132</span>        pmc_switch_udpck_to_pllack(<a class="code hl_define" href="conf__clock_8h.html#ac73a11432c1931f5f2daa030eda13923">CONFIG_USBCLK_DIV</a> - 1);</div>
<div class="line"><span class="lineno">  133</span>        pmc_enable_udpck();</div>
<div class="line"><span class="lineno">  134</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><span class="lineno">  135</span>    }</div>
<div class="line"><span class="lineno">  136</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  137</span> </div>
<div class="line"><span class="lineno">  138</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a2ea7011abd3d43ef751313c6fc8c2068">CONFIG_USBCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#gae605225cad17c31bb23db1e2c6ee1d3e">USBCLK_SRC_UPLL</a>) {</div>
<div class="line"><span class="lineno">  139</span> </div>
<div class="line"><span class="lineno">  140</span>        pmc_enable_upll_clock();</div>
<div class="line"><span class="lineno">  141</span>        pmc_switch_udpck_to_upllck(<a class="code hl_define" href="conf__clock_8h.html#ac73a11432c1931f5f2daa030eda13923">CONFIG_USBCLK_DIV</a> - 1);</div>
<div class="line"><span class="lineno">  142</span>        pmc_enable_udpck();</div>
<div class="line"><span class="lineno">  143</span>        <span class="keywordflow">return</span>;</div>
<div class="line"><span class="lineno">  144</span>    }</div>
<div class="line"><span class="lineno">  145</span>}</div>
<div class="ttc" id="aconf__clock_8h_html_a2ea7011abd3d43ef751313c6fc8c2068"><div class="ttname"><a href="conf__clock_8h.html#a2ea7011abd3d43ef751313c6fc8c2068">CONFIG_USBCLK_SOURCE</a></div><div class="ttdeci">#define CONFIG_USBCLK_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="conf__clock_8h_source.html#l00076">conf_clock.h:76</a></div></div>
<div class="ttc" id="aconf__clock_8h_html_a6ea6cd6d377a0bdc9eb60d33e21ee753"><div class="ttname"><a href="conf__clock_8h.html#a6ea6cd6d377a0bdc9eb60d33e21ee753">CONFIG_PLL0_SOURCE</a></div><div class="ttdeci">#define CONFIG_PLL0_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="conf__clock_8h_source.html#l00067">conf_clock.h:67</a></div></div>
<div class="ttc" id="aconf__clock_8h_html_ac73a11432c1931f5f2daa030eda13923"><div class="ttname"><a href="conf__clock_8h.html#ac73a11432c1931f5f2daa030eda13923">CONFIG_USBCLK_DIV</a></div><div class="ttdeci">#define CONFIG_USBCLK_DIV</div><div class="ttdef"><b>Definition:</b> <a href="conf__clock_8h_source.html#l00077">conf_clock.h:77</a></div></div>
<div class="ttc" id="agroup__group__sam__utils_html_gaab1e54dcc40192f9704e8b252635450f"><div class="ttname"><a href="group__group__sam__utils.html#gaab1e54dcc40192f9704e8b252635450f">Assert</a></div><div class="ttdeci">#define Assert(expr)</div><div class="ttdoc">This macro is used to test fatal errors.</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8h_source.html#l00196">compiler.h:196</a></div></div>
<div class="ttc" id="agroup__pll__group_html_ga2b9ba9ce6a7290303f6e8d41191fd0d8"><div class="ttname"><a href="group__pll__group.html#ga2b9ba9ce6a7290303f6e8d41191fd0d8">pll_config_defaults</a></div><div class="ttdeci">#define pll_config_defaults(cfg, pll_id)</div><div class="ttdoc">Initialize PLL configuration using default parameters.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00131">same70/pll.h:131</a></div></div>
<div class="ttc" id="agroup__pll__group_html_gaa10c871c499867b1db87f9cd1d37ef0f"><div class="ttname"><a href="group__pll__group.html#gaa10c871c499867b1db87f9cd1d37ef0f">pll_wait_for_lock</a></div><div class="ttdeci">static int pll_wait_for_lock(unsigned int pll_id)</div><div class="ttdoc">Wait for PLL pll_id to become locked.</div><div class="ttdef"><b>Definition:</b> <a href="pll_8h_source.html#l00317">pll.h:317</a></div></div>
<div class="ttc" id="agroup__pll__group_html_gac963cb7ae2da65162dc3955129ff846c"><div class="ttname"><a href="group__pll__group.html#gac963cb7ae2da65162dc3955129ff846c">pll_enable</a></div><div class="ttdeci">static void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00160">same70/pll.h:160</a></div></div>
<div class="ttc" id="agroup__pll__group_html_gaf4808844971419dcc305ad41a2104d0a"><div class="ttname"><a href="group__pll__group.html#gaf4808844971419dcc305ad41a2104d0a">pll_enable_source</a></div><div class="ttdeci">static void pll_enable_source(enum pll_source e_src)</div><div class="ttdoc">Enable the source of the pll.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00197">same70/pll.h:197</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga969e47c6c1f1d38fd2afaf96f6187296"><div class="ttname"><a href="group__sysclk__group.html#ga969e47c6c1f1d38fd2afaf96f6187296">USBCLK_SRC_PLL0</a></div><div class="ttdeci">#define USBCLK_SRC_PLL0</div><div class="ttdoc">Use PLLA.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00269">same70/sysclk.h:269</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_gae605225cad17c31bb23db1e2c6ee1d3e"><div class="ttname"><a href="group__sysclk__group.html#gae605225cad17c31bb23db1e2c6ee1d3e">USBCLK_SRC_UPLL</a></div><div class="ttdeci">#define USBCLK_SRC_UPLL</div><div class="ttdoc">Use UPLL.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00270">same70/sysclk.h:270</a></div></div>
<div class="ttc" id="astructpll__config_html"><div class="ttname"><a href="structpll__config.html">pll_config</a></div><div class="ttdoc">Hardware-specific representation of PLL configuration.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00078">same70/pll.h:78</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="compiler_8h_source.html#l00196">Assert</a>, <a class="el" href="conf__clock_8h_source.html#l00067">CONFIG_PLL0_SOURCE</a>, <a class="el" href="conf__clock_8h_source.html#l00077">CONFIG_USBCLK_DIV</a>, <a class="el" href="conf__clock_8h_source.html#l00076">CONFIG_USBCLK_SOURCE</a>, <a class="el" href="same70_2pll_8h_source.html#l00131">pll_config_defaults</a>, <a class="el" href="same70_2pll_8h_source.html#l00160">pll_enable()</a>, <a class="el" href="same70_2pll_8h_source.html#l00197">pll_enable_source()</a>, <a class="el" href="pll_8h_source.html#l00317">pll_wait_for_lock()</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00269">USBCLK_SRC_PLL0</a>, and <a class="el" href="same70_2sysclk_8h_source.html#l00270">USBCLK_SRC_UPLL</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_ga8372ffe2210c0caee63237271fdec131_cgraph.gif" border="0" usemap="#agroup__sysclk__group_ga8372ffe2210c0caee63237271fdec131_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="gae91bb547221cdd42b104342e8f776a28" name="gae91bb547221cdd42b104342e8f776a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91bb547221cdd42b104342e8f776a28">&#9670;&#160;</a></span>sysclk_get_cpu_hz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_cpu_hz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the current rate in Hz of the CPU clock. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo:</a></b></dt><dd>This function assumes that the CPU always runs at the system clock frequency. We want to support at least two more scenarios: Fixed CPU/bus clock dividers (config symbols) and dynamic CPU/bus clock dividers (which may change at run time). Ditto for all the bus clocks.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the CPU clock, in Hz. </dd></dl>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00378">378</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  379</span>{</div>
<div class="line"><span class="lineno">  380</span>    <span class="comment">/* CONFIG_SYSCLK_PRES is the register value for setting the expected */</span></div>
<div class="line"><span class="lineno">  381</span>    <span class="comment">/* prescaler, not an immediate value. */</span></div>
<div class="line"><span class="lineno">  382</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a>() /</div>
<div class="line"><span class="lineno">  383</span>        ((<a class="code hl_define" href="group__sysclk__group.html#gacd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a> == <a class="code hl_define" href="group__sysclk__group.html#ga68c99fe918ffd4bee7f284da690b3fe5">SYSCLK_PRES_3</a>) ? 3 :</div>
<div class="line"><span class="lineno">  384</span>            (1 &lt;&lt; (<a class="code hl_define" href="group__sysclk__group.html#gacd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a> &gt;&gt; <a class="code hl_define" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>)));</div>
<div class="line"><span class="lineno">  385</span>}</div>
<div class="ttc" id="agroup__sysclk__group_html_ga4f078b193ed39eda16071c514569b8cb"><div class="ttname"><a href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a></div><div class="ttdeci">static uint32_t sysclk_get_main_hz(void)</div><div class="ttdoc">Return the current rate in Hz of the main system clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00324">same70/sysclk.h:324</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga68c99fe918ffd4bee7f284da690b3fe5"><div class="ttname"><a href="group__sysclk__group.html#ga68c99fe918ffd4bee7f284da690b3fe5">SYSCLK_PRES_3</a></div><div class="ttdeci">#define SYSCLK_PRES_3</div><div class="ttdoc">Set master clock prescaler to 3.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00256">same70/sysclk.h:256</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_gacd94271e3d246338cdb1d9ee0ea3c5d2"><div class="ttname"><a href="group__sysclk__group.html#gacd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a></div><div class="ttdeci">#define CONFIG_SYSCLK_PRES</div><div class="ttdoc">Initial CPU clock divider (mck)</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00228">same70/sysclk.h:228</a></div></div>
<div class="ttc" id="autils_2cmsis_2same70_2include_2component_2pmc_8h_html_a28624e80bd61898c81fad61c5f9e5991"><div class="ttname"><a href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a></div><div class="ttdeci">#define PMC_MCKR_PRES_Pos</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00257">utils/cmsis/same70/include/component/pmc.h:257</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="same70_2sysclk_8h_source.html#l00228">CONFIG_SYSCLK_PRES</a>, <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00257">PMC_MCKR_PRES_Pos</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00324">sysclk_get_main_hz()</a>, and <a class="el" href="same70_2sysclk_8h_source.html#l00256">SYSCLK_PRES_3</a>.</p>

<p class="reference">Referenced by <a class="el" href="flash__efc_8c_source.html#l00340">flash_set_wait_state_adaptively()</a>, and <a class="el" href="sysclk_8c_source.html#l00158">sysclk_init()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_gae91bb547221cdd42b104342e8f776a28_cgraph.gif" border="0" usemap="#agroup__sysclk__group_gae91bb547221cdd42b104342e8f776a28_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga4f078b193ed39eda16071c514569b8cb" name="ga4f078b193ed39eda16071c514569b8cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f078b193ed39eda16071c514569b8cb">&#9670;&#160;</a></span>sysclk_get_main_hz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_main_hz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the current rate in Hz of the main system clock. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000002">Todo:</a></b></dt><dd>This function assumes that the main clock source never changes once it's been set up, and that PLL0 always runs at the compile-time configured default rate. While this is probably the most common configuration, which we want to support as a special case for performance reasons, we will at some point need to support more dynamic setups as well. </dd></dl>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00324">324</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  325</span>{</div>
<div class="line"><span class="lineno">  326</span><span class="preprocessor">#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)</span></div>
<div class="line"><span class="lineno">  327</span>    <span class="keywordflow">if</span> (!sysclk_initialized ) {</div>
<div class="line"><span class="lineno">  328</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#gae2654cc1904ff5a8b0bd9395c6e23530">OSC_MAINCK_4M_RC_HZ</a>;</div>
<div class="line"><span class="lineno">  329</span>    }</div>
<div class="line"><span class="lineno">  330</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  331</span> </div>
<div class="line"><span class="lineno">  332</span>    <span class="comment">/* Config system clock setting */</span></div>
<div class="line"><span class="lineno">  333</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga219efc3f2d72b9cb2d7fefdad3d01e57">SYSCLK_SRC_SLCK_RC</a>) {</div>
<div class="line"><span class="lineno">  334</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga295fbbadd781c031753165124031c86e">OSC_SLCK_32K_RC_HZ</a>;</div>
<div class="line"><span class="lineno">  335</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga8e3bfe06e62caf28e45f44fdde87c169">SYSCLK_SRC_SLCK_XTAL</a>) {</div>
<div class="line"><span class="lineno">  336</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga033aadc82b43da2d0df02326c5e3db0b">OSC_SLCK_32K_XTAL_HZ</a>;</div>
<div class="line"><span class="lineno">  337</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga7fc070106c3c335983b934e5485e82d1">SYSCLK_SRC_SLCK_BYPASS</a>) {</div>
<div class="line"><span class="lineno">  338</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga055022a4e140e23296ff3e58ba01593b">OSC_SLCK_32K_BYPASS_HZ</a>;</div>
<div class="line"><span class="lineno">  339</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a>) {</div>
<div class="line"><span class="lineno">  340</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#gae2654cc1904ff5a8b0bd9395c6e23530">OSC_MAINCK_4M_RC_HZ</a>;</div>
<div class="line"><span class="lineno">  341</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga730f8b3d76a844a21e18ba75aef1450c">SYSCLK_SRC_MAINCK_8M_RC</a>) {</div>
<div class="line"><span class="lineno">  342</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga04c7d6e5487b870446da73a64342b9a1">OSC_MAINCK_8M_RC_HZ</a>;</div>
<div class="line"><span class="lineno">  343</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga2dfddd41b882e3b5c5500180b33840cb">SYSCLK_SRC_MAINCK_12M_RC</a>) {</div>
<div class="line"><span class="lineno">  344</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga52eefaa790ebfe3b47afd0ab8105feed">OSC_MAINCK_12M_RC_HZ</a>;</div>
<div class="line"><span class="lineno">  345</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga94856c1a658c3dc2f89e670944960242">SYSCLK_SRC_MAINCK_XTAL</a>) {</div>
<div class="line"><span class="lineno">  346</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga0e333818aa6fa68b4d0e2ae0dc640a4b">OSC_MAINCK_XTAL_HZ</a>;</div>
<div class="line"><span class="lineno">  347</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#gaf85c894dbe1b413d34e7ed233e2fc992">SYSCLK_SRC_MAINCK_BYPASS</a>) {</div>
<div class="line"><span class="lineno">  348</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__osc__group.html#ga23db1fe84a13e64291673ae651056a9f">OSC_MAINCK_BYPASS_HZ</a>;</div>
<div class="line"><span class="lineno">  349</span>    }</div>
<div class="line"><span class="lineno">  350</span><span class="preprocessor">#ifdef CONFIG_PLL0_SOURCE</span></div>
<div class="line"><span class="lineno">  351</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga98b42b61beaae936ca3627ea536eeb4d">SYSCLK_SRC_PLLACK</a>) {</div>
<div class="line"><span class="lineno">  352</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__pll__group.html#ga16c8db5e3f1a2c759a88371120579c4d">pll_get_default_rate</a>(0);</div>
<div class="line"><span class="lineno">  353</span>    }</div>
<div class="line"><span class="lineno">  354</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  355</span> </div>
<div class="line"><span class="lineno">  356</span><span class="preprocessor">#ifdef CONFIG_PLL1_SOURCE</span></div>
<div class="line"><span class="lineno">  357</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#gaf89e2e222ea40dc1f932d832de4159f6">SYSCLK_SRC_UPLLCK</a>) {</div>
<div class="line"><span class="lineno">  358</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__pll__group.html#ga65c248ed3bab5b4fb60dda90670cc7ba">PLL_UPLL_HZ</a>;</div>
<div class="line"><span class="lineno">  359</span>    }</div>
<div class="line"><span class="lineno">  360</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  361</span>    <span class="keywordflow">else</span> {</div>
<div class="line"><span class="lineno">  362</span>        <span class="comment">/* unhandled_case(CONFIG_SYSCLK_SOURCE); */</span></div>
<div class="line"><span class="lineno">  363</span>        <span class="keywordflow">return</span> 0;</div>
<div class="line"><span class="lineno">  364</span>    }</div>
<div class="line"><span class="lineno">  365</span>}</div>
<div class="ttc" id="agroup__osc__group_html_ga033aadc82b43da2d0df02326c5e3db0b"><div class="ttname"><a href="group__osc__group.html#ga033aadc82b43da2d0df02326c5e3db0b">OSC_SLCK_32K_XTAL_HZ</a></div><div class="ttdeci">#define OSC_SLCK_32K_XTAL_HZ</div><div class="ttdoc">External 32kHz crystal oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00100">same70/osc.h:100</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga04c7d6e5487b870446da73a64342b9a1"><div class="ttname"><a href="group__osc__group.html#ga04c7d6e5487b870446da73a64342b9a1">OSC_MAINCK_8M_RC_HZ</a></div><div class="ttdeci">#define OSC_MAINCK_8M_RC_HZ</div><div class="ttdoc">Internal 8MHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00103">same70/osc.h:103</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga055022a4e140e23296ff3e58ba01593b"><div class="ttname"><a href="group__osc__group.html#ga055022a4e140e23296ff3e58ba01593b">OSC_SLCK_32K_BYPASS_HZ</a></div><div class="ttdeci">#define OSC_SLCK_32K_BYPASS_HZ</div><div class="ttdoc">External 32kHz bypass oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00101">same70/osc.h:101</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga0e333818aa6fa68b4d0e2ae0dc640a4b"><div class="ttname"><a href="group__osc__group.html#ga0e333818aa6fa68b4d0e2ae0dc640a4b">OSC_MAINCK_XTAL_HZ</a></div><div class="ttdeci">#define OSC_MAINCK_XTAL_HZ</div><div class="ttdoc">External crystal oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00105">same70/osc.h:105</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga23db1fe84a13e64291673ae651056a9f"><div class="ttname"><a href="group__osc__group.html#ga23db1fe84a13e64291673ae651056a9f">OSC_MAINCK_BYPASS_HZ</a></div><div class="ttdeci">#define OSC_MAINCK_BYPASS_HZ</div><div class="ttdoc">External bypass oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00106">same70/osc.h:106</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga295fbbadd781c031753165124031c86e"><div class="ttname"><a href="group__osc__group.html#ga295fbbadd781c031753165124031c86e">OSC_SLCK_32K_RC_HZ</a></div><div class="ttdeci">#define OSC_SLCK_32K_RC_HZ</div><div class="ttdoc">Internal 32kHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00099">same70/osc.h:99</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga52eefaa790ebfe3b47afd0ab8105feed"><div class="ttname"><a href="group__osc__group.html#ga52eefaa790ebfe3b47afd0ab8105feed">OSC_MAINCK_12M_RC_HZ</a></div><div class="ttdeci">#define OSC_MAINCK_12M_RC_HZ</div><div class="ttdoc">Internal 12MHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00104">same70/osc.h:104</a></div></div>
<div class="ttc" id="agroup__osc__group_html_gae2654cc1904ff5a8b0bd9395c6e23530"><div class="ttname"><a href="group__osc__group.html#gae2654cc1904ff5a8b0bd9395c6e23530">OSC_MAINCK_4M_RC_HZ</a></div><div class="ttdeci">#define OSC_MAINCK_4M_RC_HZ</div><div class="ttdoc">Internal 4MHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00102">same70/osc.h:102</a></div></div>
<div class="ttc" id="agroup__pll__group_html_ga16c8db5e3f1a2c759a88371120579c4d"><div class="ttname"><a href="group__pll__group.html#ga16c8db5e3f1a2c759a88371120579c4d">pll_get_default_rate</a></div><div class="ttdeci">#define pll_get_default_rate(pll_id)</div><div class="ttdoc">Get the default rate in Hz of pll_id.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00082">same70/pll.h:82</a></div></div>
<div class="ttc" id="agroup__pll__group_html_ga65c248ed3bab5b4fb60dda90670cc7ba"><div class="ttname"><a href="group__pll__group.html#ga65c248ed3bab5b4fb60dda90670cc7ba">PLL_UPLL_HZ</a></div><div class="ttdeci">#define PLL_UPLL_HZ</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00065">same70/pll.h:65</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga219efc3f2d72b9cb2d7fefdad3d01e57"><div class="ttname"><a href="group__sysclk__group.html#ga219efc3f2d72b9cb2d7fefdad3d01e57">SYSCLK_SRC_SLCK_RC</a></div><div class="ttdeci">#define SYSCLK_SRC_SLCK_RC</div><div class="ttdoc">Internal 32kHz RC oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00235">same70/sysclk.h:235</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga2dfddd41b882e3b5c5500180b33840cb"><div class="ttname"><a href="group__sysclk__group.html#ga2dfddd41b882e3b5c5500180b33840cb">SYSCLK_SRC_MAINCK_12M_RC</a></div><div class="ttdeci">#define SYSCLK_SRC_MAINCK_12M_RC</div><div class="ttdoc">Internal 12MHz RC oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00240">same70/sysclk.h:240</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga37e652e6c203d937f3923a34bc7dd4b4"><div class="ttname"><a href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a></div><div class="ttdeci">#define SYSCLK_SRC_MAINCK_4M_RC</div><div class="ttdoc">Internal 4MHz RC oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00238">same70/sysclk.h:238</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga730f8b3d76a844a21e18ba75aef1450c"><div class="ttname"><a href="group__sysclk__group.html#ga730f8b3d76a844a21e18ba75aef1450c">SYSCLK_SRC_MAINCK_8M_RC</a></div><div class="ttdeci">#define SYSCLK_SRC_MAINCK_8M_RC</div><div class="ttdoc">Internal 8MHz RC oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00239">same70/sysclk.h:239</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga7bb6bbe88b7fb398ef8f0befe936e0e7"><div class="ttname"><a href="group__sysclk__group.html#ga7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a></div><div class="ttdeci">#define CONFIG_SYSCLK_SOURCE</div><div class="ttdoc">Initial/static main system clock source.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00215">same70/sysclk.h:215</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga7fc070106c3c335983b934e5485e82d1"><div class="ttname"><a href="group__sysclk__group.html#ga7fc070106c3c335983b934e5485e82d1">SYSCLK_SRC_SLCK_BYPASS</a></div><div class="ttdeci">#define SYSCLK_SRC_SLCK_BYPASS</div><div class="ttdoc">External 32kHz bypass oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00237">same70/sysclk.h:237</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga8e3bfe06e62caf28e45f44fdde87c169"><div class="ttname"><a href="group__sysclk__group.html#ga8e3bfe06e62caf28e45f44fdde87c169">SYSCLK_SRC_SLCK_XTAL</a></div><div class="ttdeci">#define SYSCLK_SRC_SLCK_XTAL</div><div class="ttdoc">External 32kHz crystal oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00236">same70/sysclk.h:236</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga94856c1a658c3dc2f89e670944960242"><div class="ttname"><a href="group__sysclk__group.html#ga94856c1a658c3dc2f89e670944960242">SYSCLK_SRC_MAINCK_XTAL</a></div><div class="ttdeci">#define SYSCLK_SRC_MAINCK_XTAL</div><div class="ttdoc">External crystal oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00241">same70/sysclk.h:241</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga98b42b61beaae936ca3627ea536eeb4d"><div class="ttname"><a href="group__sysclk__group.html#ga98b42b61beaae936ca3627ea536eeb4d">SYSCLK_SRC_PLLACK</a></div><div class="ttdeci">#define SYSCLK_SRC_PLLACK</div><div class="ttdoc">Use PLLACK as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00243">same70/sysclk.h:243</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_gaf85c894dbe1b413d34e7ed233e2fc992"><div class="ttname"><a href="group__sysclk__group.html#gaf85c894dbe1b413d34e7ed233e2fc992">SYSCLK_SRC_MAINCK_BYPASS</a></div><div class="ttdeci">#define SYSCLK_SRC_MAINCK_BYPASS</div><div class="ttdoc">External bypass oscillator as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00242">same70/sysclk.h:242</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_gaf89e2e222ea40dc1f932d832de4159f6"><div class="ttname"><a href="group__sysclk__group.html#gaf89e2e222ea40dc1f932d832de4159f6">SYSCLK_SRC_UPLLCK</a></div><div class="ttdeci">#define SYSCLK_SRC_UPLLCK</div><div class="ttdoc">Use UPLLCK as master source clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00244">same70/sysclk.h:244</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="same70_2sysclk_8h_source.html#l00215">CONFIG_SYSCLK_SOURCE</a>, <a class="el" href="same70_2osc_8h_source.html#l00104">OSC_MAINCK_12M_RC_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00102">OSC_MAINCK_4M_RC_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00103">OSC_MAINCK_8M_RC_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00106">OSC_MAINCK_BYPASS_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00105">OSC_MAINCK_XTAL_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00101">OSC_SLCK_32K_BYPASS_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00099">OSC_SLCK_32K_RC_HZ</a>, <a class="el" href="same70_2osc_8h_source.html#l00100">OSC_SLCK_32K_XTAL_HZ</a>, <a class="el" href="same70_2pll_8h_source.html#l00082">pll_get_default_rate</a>, <a class="el" href="same70_2pll_8h_source.html#l00065">PLL_UPLL_HZ</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00240">SYSCLK_SRC_MAINCK_12M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00238">SYSCLK_SRC_MAINCK_4M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00239">SYSCLK_SRC_MAINCK_8M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00242">SYSCLK_SRC_MAINCK_BYPASS</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00241">SYSCLK_SRC_MAINCK_XTAL</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00243">SYSCLK_SRC_PLLACK</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00237">SYSCLK_SRC_SLCK_BYPASS</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00235">SYSCLK_SRC_SLCK_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00236">SYSCLK_SRC_SLCK_XTAL</a>, and <a class="el" href="same70_2sysclk_8h_source.html#l00244">SYSCLK_SRC_UPLLCK</a>.</p>

<p class="reference">Referenced by <a class="el" href="same70_2genclk_8h_source.html#l00252">genclk_get_frequency_hz()</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00378">sysclk_get_cpu_hz()</a>, and <a class="el" href="same70_2sysclk_8h_source.html#l00392">sysclk_get_peripheral_hz()</a>.</p>

</div>
</div>
<a id="gae7ac107dcdb3b01de4af539cab17a93d" name="gae7ac107dcdb3b01de4af539cab17a93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ac107dcdb3b01de4af539cab17a93d">&#9670;&#160;</a></span>sysclk_get_peripheral_bus_hz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_peripheral_bus_hz </td>
          <td>(</td>
          <td class="paramtype">const volatile void *&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Retrieves the current rate in Hz of the Peripheral Bus clock attached to the specified peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">module</td><td>Pointer to the module's base address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the bus attached to the specified peripheral, in Hz. </dd></dl>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00408">408</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  409</span>{</div>
<div class="line"><span class="lineno">  410</span>    <a class="code hl_define" href="group__group__sam__utils.html#gada67c62b1c57e07efa04431bc40b9238">UNUSED</a>(module);</div>
<div class="line"><span class="lineno">  411</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="group__sysclk__group.html#ga8ae5a954767dfc4d16ce5ae7928e6edf">sysclk_get_peripheral_hz</a>();</div>
<div class="line"><span class="lineno">  412</span>}</div>
<div class="ttc" id="agroup__group__sam__utils_html_gada67c62b1c57e07efa04431bc40b9238"><div class="ttname"><a href="group__group__sam__utils.html#gada67c62b1c57e07efa04431bc40b9238">UNUSED</a></div><div class="ttdeci">#define UNUSED(v)</div><div class="ttdoc">Marking v as a unused parameter or value.</div><div class="ttdef"><b>Definition:</b> <a href="compiler_8h_source.html#l00086">compiler.h:86</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_ga8ae5a954767dfc4d16ce5ae7928e6edf"><div class="ttname"><a href="group__sysclk__group.html#ga8ae5a954767dfc4d16ce5ae7928e6edf">sysclk_get_peripheral_hz</a></div><div class="ttdeci">static uint32_t sysclk_get_peripheral_hz(void)</div><div class="ttdoc">Retrieves the current rate in Hz of the peripheral clocks.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00392">same70/sysclk.h:392</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="same70_2sysclk_8h_source.html#l00392">sysclk_get_peripheral_hz()</a>, and <a class="el" href="compiler_8h_source.html#l00086">UNUSED</a>.</p>

<p class="reference">Referenced by <a class="el" href="uart__serial_8h_source.html#l00087">usart_serial_init()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_gae7ac107dcdb3b01de4af539cab17a93d_cgraph.gif" border="0" usemap="#agroup__sysclk__group_gae7ac107dcdb3b01de4af539cab17a93d_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga8ae5a954767dfc4d16ce5ae7928e6edf" name="ga8ae5a954767dfc4d16ce5ae7928e6edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ae5a954767dfc4d16ce5ae7928e6edf">&#9670;&#160;</a></span>sysclk_get_peripheral_hz()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t sysclk_get_peripheral_hz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Retrieves the current rate in Hz of the peripheral clocks. </p>
<dl class="section return"><dt>Returns</dt><dd>Frequency of the peripheral clocks, in Hz. </dd></dl>

<p class="definition">Definition at line <a class="el" href="same70_2sysclk_8h_source.html#l00392">392</a> of file <a class="el" href="same70_2sysclk_8h_source.html">same70/sysclk.h</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  393</span>{</div>
<div class="line"><span class="lineno">  394</span>    <span class="comment">/* CONFIG_SYSCLK_PRES is the register value for setting the expected */</span></div>
<div class="line"><span class="lineno">  395</span>    <span class="comment">/* prescaler, not an immediate value. */</span></div>
<div class="line"><span class="lineno">  396</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="group__sysclk__group.html#ga4f078b193ed39eda16071c514569b8cb">sysclk_get_main_hz</a>() /</div>
<div class="line"><span class="lineno">  397</span>        (((<a class="code hl_define" href="group__sysclk__group.html#gacd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a> == <a class="code hl_define" href="group__sysclk__group.html#ga68c99fe918ffd4bee7f284da690b3fe5">SYSCLK_PRES_3</a>) ? 3 : (1 &lt;&lt; (<a class="code hl_define" href="group__sysclk__group.html#gacd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a> &gt;&gt; <a class="code hl_define" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>))) * <a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  398</span>}</div>
<div class="ttc" id="aconf__clock_8h_html_a6af7f1307517fc52afd393a8d4f6069d"><div class="ttname"><a href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a></div><div class="ttdeci">#define CONFIG_SYSCLK_DIV</div><div class="ttdef"><b>Definition:</b> <a href="conf__clock_8h_source.html#l00063">conf_clock.h:63</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="conf__clock_8h_source.html#l00063">CONFIG_SYSCLK_DIV</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00228">CONFIG_SYSCLK_PRES</a>, <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00257">PMC_MCKR_PRES_Pos</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00324">sysclk_get_main_hz()</a>, and <a class="el" href="same70_2sysclk_8h_source.html#l00256">SYSCLK_PRES_3</a>.</p>

<p class="reference">Referenced by <a class="el" href="nm__bus__wrapper__same70_8c_source.html#l00164">nm_bus_init()</a>, <a class="el" href="spi__master_8c_source.html#l00100">spi_master_setup_device()</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00408">sysclk_get_peripheral_bus_hz()</a>, and <a class="el" href="uart__serial_8h_source.html#l00087">usart_serial_init()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_ga8ae5a954767dfc4d16ce5ae7928e6edf_cgraph.gif" border="0" usemap="#agroup__sysclk__group_ga8ae5a954767dfc4d16ce5ae7928e6edf_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga242399e48a97739c88b4d0c00f6101de" name="ga242399e48a97739c88b4d0c00f6101de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga242399e48a97739c88b4d0c00f6101de">&#9670;&#160;</a></span>sysclk_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the synchronous clock system. </p>
<p>This function will initialize the system clock and its source. This includes:</p><ul>
<li>Mask all synchronous clocks except for any clocks which are essential for normal operation (for example internal memory clocks).</li>
<li>Set up the system clock prescalers as specified by the application's configuration file.</li>
<li>Enable the clock source specified by the application's configuration file (oscillator or PLL) and wait for it to become stable.</li>
<li>Set the main system clock source to the clock specified by the application's configuration file.</li>
</ul>
<p>Since all non-essential peripheral clocks are initially disabled, it is the responsibility of the peripheral driver to re-enable any clocks that are needed for normal operation. </p>

<p class="definition">Definition at line <a class="el" href="sysclk_8c_source.html#l00158">158</a> of file <a class="el" href="sysclk_8c_source.html">sysclk.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  159</span>{</div>
<div class="line"><span class="lineno">  160</span>    <span class="keyword">struct </span><a class="code hl_struct" href="structpll__config.html">pll_config</a> pllcfg;</div>
<div class="line"><span class="lineno">  161</span> </div>
<div class="line"><span class="lineno">  162</span>    <span class="comment">/* Set flash wait state to max in case the below clock switching. */</span></div>
<div class="line"><span class="lineno">  163</span>    <a class="code hl_function" href="system__same70_8c.html#a5ac933333b38c14429f8233c17203601">system_init_flash</a>(<a class="code hl_define" href="same70j19_8h.html#a715bd749d7d9adf95f2248e77ea244ac">CHIP_FREQ_CPU_MAX</a>/2);</div>
<div class="line"><span class="lineno">  164</span> </div>
<div class="line"><span class="lineno">  165</span>    <span class="comment">/* Config system clock setting */</span></div>
<div class="line"><span class="lineno">  166</span>    <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga219efc3f2d72b9cb2d7fefdad3d01e57">SYSCLK_SRC_SLCK_RC</a>) {</div>
<div class="line"><span class="lineno">  167</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#ga1edc392aebb29d297095860bdfdc0c71">OSC_SLCK_32K_RC</a>);</div>
<div class="line"><span class="lineno">  168</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#ga1edc392aebb29d297095860bdfdc0c71">OSC_SLCK_32K_RC</a>);</div>
<div class="line"><span class="lineno">  169</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  170</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga2f3a71843695a5e6efe5873aba666117">pmc_switch_mck_to_sclk</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  171</span>    }</div>
<div class="line"><span class="lineno">  172</span> </div>
<div class="line"><span class="lineno">  173</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga8e3bfe06e62caf28e45f44fdde87c169">SYSCLK_SRC_SLCK_XTAL</a>) {</div>
<div class="line"><span class="lineno">  174</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#ga48bbfb4bb0b81614665efc05a842d3d9">OSC_SLCK_32K_XTAL</a>);</div>
<div class="line"><span class="lineno">  175</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#ga48bbfb4bb0b81614665efc05a842d3d9">OSC_SLCK_32K_XTAL</a>);</div>
<div class="line"><span class="lineno">  176</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  177</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga2f3a71843695a5e6efe5873aba666117">pmc_switch_mck_to_sclk</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  178</span>    }</div>
<div class="line"><span class="lineno">  179</span> </div>
<div class="line"><span class="lineno">  180</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga7fc070106c3c335983b934e5485e82d1">SYSCLK_SRC_SLCK_BYPASS</a>) {</div>
<div class="line"><span class="lineno">  181</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#gad92e6b76eb7f0513f4bd6366c3b1239c">OSC_SLCK_32K_BYPASS</a>);</div>
<div class="line"><span class="lineno">  182</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#gad92e6b76eb7f0513f4bd6366c3b1239c">OSC_SLCK_32K_BYPASS</a>);</div>
<div class="line"><span class="lineno">  183</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  184</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga2f3a71843695a5e6efe5873aba666117">pmc_switch_mck_to_sclk</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  185</span>    }</div>
<div class="line"><span class="lineno">  186</span> </div>
<div class="line"><span class="lineno">  187</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a>) {</div>
<div class="line"><span class="lineno">  188</span>        <span class="comment">/* Already running from SYSCLK_SRC_MAINCK_4M_RC */</span></div>
<div class="line"><span class="lineno">  189</span>    }</div>
<div class="line"><span class="lineno">  190</span> </div>
<div class="line"><span class="lineno">  191</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga730f8b3d76a844a21e18ba75aef1450c">SYSCLK_SRC_MAINCK_8M_RC</a>) {</div>
<div class="line"><span class="lineno">  192</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#ga9fd478d13a126580991fd71362683ff3">OSC_MAINCK_8M_RC</a>);</div>
<div class="line"><span class="lineno">  193</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#ga9fd478d13a126580991fd71362683ff3">OSC_MAINCK_8M_RC</a>);</div>
<div class="line"><span class="lineno">  194</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  195</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#gab7fba210cacac382d9f74a3142ad3e61">pmc_switch_mck_to_mainck</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  196</span>    }</div>
<div class="line"><span class="lineno">  197</span> </div>
<div class="line"><span class="lineno">  198</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga2dfddd41b882e3b5c5500180b33840cb">SYSCLK_SRC_MAINCK_12M_RC</a>) {</div>
<div class="line"><span class="lineno">  199</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#ga26ef3995c6d4946693856249733a2ec6">OSC_MAINCK_12M_RC</a>);</div>
<div class="line"><span class="lineno">  200</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#ga26ef3995c6d4946693856249733a2ec6">OSC_MAINCK_12M_RC</a>);</div>
<div class="line"><span class="lineno">  201</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  202</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#gab7fba210cacac382d9f74a3142ad3e61">pmc_switch_mck_to_mainck</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  203</span>    }</div>
<div class="line"><span class="lineno">  204</span> </div>
<div class="line"><span class="lineno">  205</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga94856c1a658c3dc2f89e670944960242">SYSCLK_SRC_MAINCK_XTAL</a>) {</div>
<div class="line"><span class="lineno">  206</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#ga9dae37ba508c49e849348a1a6be02a2f">OSC_MAINCK_XTAL</a>);</div>
<div class="line"><span class="lineno">  207</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#ga9dae37ba508c49e849348a1a6be02a2f">OSC_MAINCK_XTAL</a>);</div>
<div class="line"><span class="lineno">  208</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  209</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#gab7fba210cacac382d9f74a3142ad3e61">pmc_switch_mck_to_mainck</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  210</span>    }</div>
<div class="line"><span class="lineno">  211</span> </div>
<div class="line"><span class="lineno">  212</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#gaf85c894dbe1b413d34e7ed233e2fc992">SYSCLK_SRC_MAINCK_BYPASS</a>) {</div>
<div class="line"><span class="lineno">  213</span>        <a class="code hl_function" href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a>(<a class="code hl_define" href="group__osc__group.html#gac4d0e1b4c40c392cc444070905ae4763">OSC_MAINCK_BYPASS</a>);</div>
<div class="line"><span class="lineno">  214</span>        <a class="code hl_function" href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a>(<a class="code hl_define" href="group__osc__group.html#gac4d0e1b4c40c392cc444070905ae4763">OSC_MAINCK_BYPASS</a>);</div>
<div class="line"><span class="lineno">  215</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  216</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#gab7fba210cacac382d9f74a3142ad3e61">pmc_switch_mck_to_mainck</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  217</span>    }</div>
<div class="line"><span class="lineno">  218</span> </div>
<div class="line"><span class="lineno">  219</span><span class="preprocessor">#ifdef CONFIG_PLL0_SOURCE</span></div>
<div class="line"><span class="lineno">  220</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#ga98b42b61beaae936ca3627ea536eeb4d">SYSCLK_SRC_PLLACK</a>) {</div>
<div class="line"><span class="lineno">  221</span>        <a class="code hl_function" href="group__pll__group.html#gaf4808844971419dcc305ad41a2104d0a">pll_enable_source</a>(<a class="code hl_define" href="conf__clock_8h.html#a6ea6cd6d377a0bdc9eb60d33e21ee753">CONFIG_PLL0_SOURCE</a>);</div>
<div class="line"><span class="lineno">  222</span>        <a class="code hl_define" href="group__pll__group.html#ga2b9ba9ce6a7290303f6e8d41191fd0d8">pll_config_defaults</a>(&amp;pllcfg, 0);</div>
<div class="line"><span class="lineno">  223</span>        <a class="code hl_function" href="group__pll__group.html#gac963cb7ae2da65162dc3955129ff846c">pll_enable</a>(&amp;pllcfg, 0);</div>
<div class="line"><span class="lineno">  224</span>        <a class="code hl_function" href="group__pll__group.html#gaa10c871c499867b1db87f9cd1d37ef0f">pll_wait_for_lock</a>(0);</div>
<div class="line"><span class="lineno">  225</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  226</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#gacdf65ad3a7eb3e950385b58d33aa1290">pmc_switch_mck_to_pllack</a>(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  227</span>    }</div>
<div class="line"><span class="lineno">  228</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  229</span> </div>
<div class="line"><span class="lineno">  230</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_define" href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a> == <a class="code hl_define" href="group__sysclk__group.html#gaf89e2e222ea40dc1f932d832de4159f6">SYSCLK_SRC_UPLLCK</a>) {</div>
<div class="line"><span class="lineno">  231</span>        <a class="code hl_function" href="group__pll__group.html#gaf4808844971419dcc305ad41a2104d0a">pll_enable_source</a>(<a class="code hl_define" href="group__pll__group.html#ga585b05649f0378bb554d881d2497d9a9">CONFIG_PLL1_SOURCE</a>);</div>
<div class="line"><span class="lineno">  232</span>        <a class="code hl_define" href="group__pll__group.html#ga2b9ba9ce6a7290303f6e8d41191fd0d8">pll_config_defaults</a>(&amp;pllcfg, 1);</div>
<div class="line"><span class="lineno">  233</span>        <a class="code hl_function" href="group__pll__group.html#gac963cb7ae2da65162dc3955129ff846c">pll_enable</a>(&amp;pllcfg, 1);</div>
<div class="line"><span class="lineno">  234</span>        <a class="code hl_function" href="group__pll__group.html#gaa10c871c499867b1db87f9cd1d37ef0f">pll_wait_for_lock</a>(1);</div>
<div class="line"><span class="lineno">  235</span>        pmc_mck_set_division(<a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  236</span>        pmc_switch_mck_to_upllck(<a class="code hl_define" href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a>);</div>
<div class="line"><span class="lineno">  237</span>    }</div>
<div class="line"><span class="lineno">  238</span>    <span class="comment">/* Update the SystemFrequency variable */</span></div>
<div class="line"><span class="lineno">  239</span>    <a class="code hl_function" href="system__same70_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div>
<div class="line"><span class="lineno">  240</span> </div>
<div class="line"><span class="lineno">  241</span>    <span class="comment">/* Set a flash wait state depending on the master clock frequency */</span></div>
<div class="line"><span class="lineno">  242</span>    <a class="code hl_function" href="system__same70_8c.html#a5ac933333b38c14429f8233c17203601">system_init_flash</a>(<a class="code hl_function" href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a>() / <a class="code hl_define" href="conf__clock_8h.html#a6af7f1307517fc52afd393a8d4f6069d">CONFIG_SYSCLK_DIV</a>);</div>
<div class="line"><span class="lineno">  243</span> </div>
<div class="line"><span class="lineno">  244</span><span class="preprocessor">#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)</span></div>
<div class="line"><span class="lineno">  245</span>    <span class="comment">/* Signal that the internal frequencies are setup */</span></div>
<div class="line"><span class="lineno">  246</span>    sysclk_initialized = 1;</div>
<div class="line"><span class="lineno">  247</span><span class="preprocessor">#endif</span></div>
<div class="line"><span class="lineno">  248</span>}</div>
<div class="ttc" id="aconf__clock_8h_html_a7bb6bbe88b7fb398ef8f0befe936e0e7"><div class="ttname"><a href="conf__clock_8h.html#a7bb6bbe88b7fb398ef8f0befe936e0e7">CONFIG_SYSCLK_SOURCE</a></div><div class="ttdeci">#define CONFIG_SYSCLK_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="conf__clock_8h_source.html#l00049">conf_clock.h:49</a></div></div>
<div class="ttc" id="aconf__clock_8h_html_acd94271e3d246338cdb1d9ee0ea3c5d2"><div class="ttname"><a href="conf__clock_8h.html#acd94271e3d246338cdb1d9ee0ea3c5d2">CONFIG_SYSCLK_PRES</a></div><div class="ttdeci">#define CONFIG_SYSCLK_PRES</div><div class="ttdef"><b>Definition:</b> <a href="conf__clock_8h_source.html#l00053">conf_clock.h:53</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga13db594de6701e5e235a88597e348e3a"><div class="ttname"><a href="group__osc__group.html#ga13db594de6701e5e235a88597e348e3a">osc_enable</a></div><div class="ttdeci">static void osc_enable(uint32_t ul_id)</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00109">same70/osc.h:109</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga1edc392aebb29d297095860bdfdc0c71"><div class="ttname"><a href="group__osc__group.html#ga1edc392aebb29d297095860bdfdc0c71">OSC_SLCK_32K_RC</a></div><div class="ttdeci">#define OSC_SLCK_32K_RC</div><div class="ttdoc">Internal 32kHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00087">same70/osc.h:87</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga26ef3995c6d4946693856249733a2ec6"><div class="ttname"><a href="group__osc__group.html#ga26ef3995c6d4946693856249733a2ec6">OSC_MAINCK_12M_RC</a></div><div class="ttdeci">#define OSC_MAINCK_12M_RC</div><div class="ttdoc">Internal 12MHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00092">same70/osc.h:92</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga48bbfb4bb0b81614665efc05a842d3d9"><div class="ttname"><a href="group__osc__group.html#ga48bbfb4bb0b81614665efc05a842d3d9">OSC_SLCK_32K_XTAL</a></div><div class="ttdeci">#define OSC_SLCK_32K_XTAL</div><div class="ttdoc">External 32kHz crystal oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00088">same70/osc.h:88</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga9dae37ba508c49e849348a1a6be02a2f"><div class="ttname"><a href="group__osc__group.html#ga9dae37ba508c49e849348a1a6be02a2f">OSC_MAINCK_XTAL</a></div><div class="ttdeci">#define OSC_MAINCK_XTAL</div><div class="ttdoc">External crystal oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00093">same70/osc.h:93</a></div></div>
<div class="ttc" id="agroup__osc__group_html_ga9fd478d13a126580991fd71362683ff3"><div class="ttname"><a href="group__osc__group.html#ga9fd478d13a126580991fd71362683ff3">OSC_MAINCK_8M_RC</a></div><div class="ttdeci">#define OSC_MAINCK_8M_RC</div><div class="ttdoc">Internal 8MHz RC oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00091">same70/osc.h:91</a></div></div>
<div class="ttc" id="agroup__osc__group_html_gac4d0e1b4c40c392cc444070905ae4763"><div class="ttname"><a href="group__osc__group.html#gac4d0e1b4c40c392cc444070905ae4763">OSC_MAINCK_BYPASS</a></div><div class="ttdeci">#define OSC_MAINCK_BYPASS</div><div class="ttdoc">External bypass oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00094">same70/osc.h:94</a></div></div>
<div class="ttc" id="agroup__osc__group_html_gace890435e962b82472d3f918ea7b4c52"><div class="ttname"><a href="group__osc__group.html#gace890435e962b82472d3f918ea7b4c52">osc_wait_ready</a></div><div class="ttdeci">static void osc_wait_ready(uint8_t id)</div><div class="ttdoc">Wait until the oscillator identified by id is ready.</div><div class="ttdef"><b>Definition:</b> <a href="osc_8h_source.html#l00162">osc.h:162</a></div></div>
<div class="ttc" id="agroup__osc__group_html_gad92e6b76eb7f0513f4bd6366c3b1239c"><div class="ttname"><a href="group__osc__group.html#gad92e6b76eb7f0513f4bd6366c3b1239c">OSC_SLCK_32K_BYPASS</a></div><div class="ttdeci">#define OSC_SLCK_32K_BYPASS</div><div class="ttdoc">External 32kHz bypass oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2osc_8h_source.html#l00089">same70/osc.h:89</a></div></div>
<div class="ttc" id="agroup__pll__group_html_ga585b05649f0378bb554d881d2497d9a9"><div class="ttname"><a href="group__pll__group.html#ga585b05649f0378bb554d881d2497d9a9">CONFIG_PLL1_SOURCE</a></div><div class="ttdeci">#define CONFIG_PLL1_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="same70_2pll_8h_source.html#l00097">same70/pll.h:97</a></div></div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_ga2f3a71843695a5e6efe5873aba666117"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#ga2f3a71843695a5e6efe5873aba666117">pmc_switch_mck_to_sclk</a></div><div class="ttdeci">uint32_t pmc_switch_mck_to_sclk(uint32_t ul_pres)</div><div class="ttdoc">Switch master clock source selection to slow clock.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00154">pmc.c:154</a></div></div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_gab7fba210cacac382d9f74a3142ad3e61"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#gab7fba210cacac382d9f74a3142ad3e61">pmc_switch_mck_to_mainck</a></div><div class="ttdeci">uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres)</div><div class="ttdoc">Switch master clock source selection to main clock.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00186">pmc.c:186</a></div></div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_gacdf65ad3a7eb3e950385b58d33aa1290"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#gacdf65ad3a7eb3e950385b58d33aa1290">pmc_switch_mck_to_pllack</a></div><div class="ttdeci">uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)</div><div class="ttdoc">Switch master clock source selection to PLLA clock.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00218">pmc.c:218</a></div></div>
<div class="ttc" id="agroup__sysclk__group_html_gae91bb547221cdd42b104342e8f776a28"><div class="ttname"><a href="group__sysclk__group.html#gae91bb547221cdd42b104342e8f776a28">sysclk_get_cpu_hz</a></div><div class="ttdeci">static uint32_t sysclk_get_cpu_hz(void)</div><div class="ttdoc">Return the current rate in Hz of the CPU clock.</div><div class="ttdef"><b>Definition:</b> <a href="same70_2sysclk_8h_source.html#l00378">same70/sysclk.h:378</a></div></div>
<div class="ttc" id="asame70j19_8h_html_a715bd749d7d9adf95f2248e77ea244ac"><div class="ttname"><a href="same70j19_8h.html#a715bd749d7d9adf95f2248e77ea244ac">CHIP_FREQ_CPU_MAX</a></div><div class="ttdeci">#define CHIP_FREQ_CPU_MAX</div><div class="ttdef"><b>Definition:</b> <a href="same70j19_8h_source.html#l00592">same70j19.h:592</a></div></div>
<div class="ttc" id="asystem__same70_8c_html_a5ac933333b38c14429f8233c17203601"><div class="ttname"><a href="system__same70_8c.html#a5ac933333b38c14429f8233c17203601">system_init_flash</a></div><div class="ttdeci">void system_init_flash(uint32_t ul_clk)</div><div class="ttdoc">Initialize flash.</div><div class="ttdef"><b>Definition:</b> <a href="system__same70_8c_source.html#l00202">system_same70.c:202</a></div></div>
<div class="ttc" id="asystem__same70_8c_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system__same70_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from cpu registers.</div><div class="ttdef"><b>Definition:</b> <a href="system__same70_8c_source.html#l00108">system_same70.c:108</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="same70j19_8h_source.html#l00592">CHIP_FREQ_CPU_MAX</a>, <a class="el" href="conf__clock_8h_source.html#l00067">CONFIG_PLL0_SOURCE</a>, <a class="el" href="same70_2pll_8h_source.html#l00097">CONFIG_PLL1_SOURCE</a>, <a class="el" href="conf__clock_8h_source.html#l00063">CONFIG_SYSCLK_DIV</a>, <a class="el" href="conf__clock_8h_source.html#l00053">CONFIG_SYSCLK_PRES</a>, <a class="el" href="conf__clock_8h_source.html#l00049">CONFIG_SYSCLK_SOURCE</a>, <a class="el" href="same70_2osc_8h_source.html#l00109">osc_enable()</a>, <a class="el" href="same70_2osc_8h_source.html#l00092">OSC_MAINCK_12M_RC</a>, <a class="el" href="same70_2osc_8h_source.html#l00091">OSC_MAINCK_8M_RC</a>, <a class="el" href="same70_2osc_8h_source.html#l00094">OSC_MAINCK_BYPASS</a>, <a class="el" href="same70_2osc_8h_source.html#l00093">OSC_MAINCK_XTAL</a>, <a class="el" href="same70_2osc_8h_source.html#l00089">OSC_SLCK_32K_BYPASS</a>, <a class="el" href="same70_2osc_8h_source.html#l00087">OSC_SLCK_32K_RC</a>, <a class="el" href="same70_2osc_8h_source.html#l00088">OSC_SLCK_32K_XTAL</a>, <a class="el" href="osc_8h_source.html#l00162">osc_wait_ready()</a>, <a class="el" href="same70_2pll_8h_source.html#l00131">pll_config_defaults</a>, <a class="el" href="same70_2pll_8h_source.html#l00160">pll_enable()</a>, <a class="el" href="same70_2pll_8h_source.html#l00197">pll_enable_source()</a>, <a class="el" href="pll_8h_source.html#l00317">pll_wait_for_lock()</a>, <a class="el" href="pmc_8c_source.html#l00186">pmc_switch_mck_to_mainck()</a>, <a class="el" href="pmc_8c_source.html#l00218">pmc_switch_mck_to_pllack()</a>, <a class="el" href="pmc_8c_source.html#l00154">pmc_switch_mck_to_sclk()</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00378">sysclk_get_cpu_hz()</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00240">SYSCLK_SRC_MAINCK_12M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00238">SYSCLK_SRC_MAINCK_4M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00239">SYSCLK_SRC_MAINCK_8M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00242">SYSCLK_SRC_MAINCK_BYPASS</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00241">SYSCLK_SRC_MAINCK_XTAL</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00243">SYSCLK_SRC_PLLACK</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00237">SYSCLK_SRC_SLCK_BYPASS</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00235">SYSCLK_SRC_SLCK_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00236">SYSCLK_SRC_SLCK_XTAL</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00244">SYSCLK_SRC_UPLLCK</a>, <a class="el" href="system__same70_8c_source.html#l00202">system_init_flash()</a>, and <a class="el" href="system__same70_8c_source.html#l00108">SystemCoreClockUpdate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="main_8c_source.html#l00669">main()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_ga242399e48a97739c88b4d0c00f6101de_cgraph.gif" border="0" usemap="#agroup__sysclk__group_ga242399e48a97739c88b4d0c00f6101de_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="ga37ecf2eb697a2fedfff47af0b6f45562" name="ga37ecf2eb697a2fedfff47af0b6f45562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37ecf2eb697a2fedfff47af0b6f45562">&#9670;&#160;</a></span>sysclk_set_prescalers()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_set_prescalers </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ul_pres</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set system clock prescaler configuration. </p>
<p>This function will change the system clock prescaler configuration to match the parameters.</p>
<dl class="section note"><dt>Note</dt><dd>The parameters to this function are device-specific.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ul_pres</td><td>The CPU clock will be divided by <picture><source srcset="form_0_dark.png" media="(prefers-color-scheme: dark)"/><img class="formulaInl" alt="$2^{mck\_pres}$" src="form_0.png"/></picture> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sysclk_8c_source.html#l00069">69</a> of file <a class="el" href="sysclk_8c_source.html">sysclk.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   70</span>{</div>
<div class="line"><span class="lineno">   71</span>    <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga9f1d415fc4e96a8ac144e6ea44c426eb">pmc_mck_set_prescaler</a>(ul_pres);</div>
<div class="line"><span class="lineno">   72</span>    <a class="code hl_function" href="system__same70_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div>
<div class="line"><span class="lineno">   73</span>}</div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_ga9f1d415fc4e96a8ac144e6ea44c426eb"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#ga9f1d415fc4e96a8ac144e6ea44c426eb">pmc_mck_set_prescaler</a></div><div class="ttdeci">void pmc_mck_set_prescaler(uint32_t ul_pres)</div><div class="ttdoc">Set the prescaler of the MCK.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00096">pmc.c:96</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="pmc_8c_source.html#l00096">pmc_mck_set_prescaler()</a>, and <a class="el" href="system__same70_8c_source.html#l00108">SystemCoreClockUpdate()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_ga37ecf2eb697a2fedfff47af0b6f45562_cgraph.gif" border="0" usemap="#agroup__sysclk__group_ga37ecf2eb697a2fedfff47af0b6f45562_cgraph" alt=""/></div>
</div>

</div>
</div>
<a id="gaaf2d50871a130ef8546cea34ed6ca6f8" name="gaaf2d50871a130ef8546cea34ed6ca6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2d50871a130ef8546cea34ed6ca6f8">&#9670;&#160;</a></span>sysclk_set_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sysclk_set_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ul_src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the source of the main system clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ul_src</td><td>The new system clock source. Must be one of the constants from the <em>System Clock Sources</em> section. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="sysclk_8c_source.html#l00081">81</a> of file <a class="el" href="sysclk_8c_source.html">sysclk.c</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">   82</span>{</div>
<div class="line"><span class="lineno">   83</span>    <span class="keywordflow">switch</span> (ul_src) {</div>
<div class="line"><span class="lineno">   84</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga219efc3f2d72b9cb2d7fefdad3d01e57">SYSCLK_SRC_SLCK_RC</a>:</div>
<div class="line"><span class="lineno">   85</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga8e3bfe06e62caf28e45f44fdde87c169">SYSCLK_SRC_SLCK_XTAL</a>:</div>
<div class="line"><span class="lineno">   86</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga7fc070106c3c335983b934e5485e82d1">SYSCLK_SRC_SLCK_BYPASS</a>:</div>
<div class="line"><span class="lineno">   87</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga5c765cb31e5915b5708079d7b59332b3">pmc_mck_set_source</a>(<a class="code hl_define" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac30f30d82aa0a8e6ffd94e278d561b84">PMC_MCKR_CSS_SLOW_CLK</a>);</div>
<div class="line"><span class="lineno">   88</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">   89</span> </div>
<div class="line"><span class="lineno">   90</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga37e652e6c203d937f3923a34bc7dd4b4">SYSCLK_SRC_MAINCK_4M_RC</a>:</div>
<div class="line"><span class="lineno">   91</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga730f8b3d76a844a21e18ba75aef1450c">SYSCLK_SRC_MAINCK_8M_RC</a>:</div>
<div class="line"><span class="lineno">   92</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga2dfddd41b882e3b5c5500180b33840cb">SYSCLK_SRC_MAINCK_12M_RC</a>:</div>
<div class="line"><span class="lineno">   93</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga94856c1a658c3dc2f89e670944960242">SYSCLK_SRC_MAINCK_XTAL</a>:</div>
<div class="line"><span class="lineno">   94</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#gaf85c894dbe1b413d34e7ed233e2fc992">SYSCLK_SRC_MAINCK_BYPASS</a>:</div>
<div class="line"><span class="lineno">   95</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga5c765cb31e5915b5708079d7b59332b3">pmc_mck_set_source</a>(<a class="code hl_define" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1083253fbc37fcfcc9aa078dbc35f067">PMC_MCKR_CSS_MAIN_CLK</a>);</div>
<div class="line"><span class="lineno">   96</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">   97</span> </div>
<div class="line"><span class="lineno">   98</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#ga98b42b61beaae936ca3627ea536eeb4d">SYSCLK_SRC_PLLACK</a>:</div>
<div class="line"><span class="lineno">   99</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga5c765cb31e5915b5708079d7b59332b3">pmc_mck_set_source</a>(<a class="code hl_define" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87abdef35a28f8c1adc1167682ad875f">PMC_MCKR_CSS_PLLA_CLK</a>);</div>
<div class="line"><span class="lineno">  100</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  101</span> </div>
<div class="line"><span class="lineno">  102</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group__sysclk__group.html#gaf89e2e222ea40dc1f932d832de4159f6">SYSCLK_SRC_UPLLCK</a>:</div>
<div class="line"><span class="lineno">  103</span>        <a class="code hl_function" href="group__sam__drivers__pmc__group.html#ga5c765cb31e5915b5708079d7b59332b3">pmc_mck_set_source</a>(<a class="code hl_define" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a53f178db8b1b9ca8eaac6e2475ff1ec2">PMC_MCKR_CSS_UPLL_CLK</a>);</div>
<div class="line"><span class="lineno">  104</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><span class="lineno">  105</span>    }</div>
<div class="line"><span class="lineno">  106</span> </div>
<div class="line"><span class="lineno">  107</span>    <a class="code hl_function" href="system__same70_8c.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div>
<div class="line"><span class="lineno">  108</span>}</div>
<div class="ttc" id="agroup__sam__drivers__pmc__group_html_ga5c765cb31e5915b5708079d7b59332b3"><div class="ttname"><a href="group__sam__drivers__pmc__group.html#ga5c765cb31e5915b5708079d7b59332b3">pmc_mck_set_source</a></div><div class="ttdeci">void pmc_mck_set_source(uint32_t ul_source)</div><div class="ttdoc">Set the source of the MCK.</div><div class="ttdef"><b>Definition:</b> <a href="pmc_8c_source.html#l00139">pmc.c:139</a></div></div>
<div class="ttc" id="autils_2cmsis_2same70_2include_2component_2pmc_8h_html_a1083253fbc37fcfcc9aa078dbc35f067"><div class="ttname"><a href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1083253fbc37fcfcc9aa078dbc35f067">PMC_MCKR_CSS_MAIN_CLK</a></div><div class="ttdeci">#define PMC_MCKR_CSS_MAIN_CLK</div><div class="ttdoc">(PMC_MCKR) Main Clock is selected</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00254">utils/cmsis/same70/include/component/pmc.h:254</a></div></div>
<div class="ttc" id="autils_2cmsis_2same70_2include_2component_2pmc_8h_html_a53f178db8b1b9ca8eaac6e2475ff1ec2"><div class="ttname"><a href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a53f178db8b1b9ca8eaac6e2475ff1ec2">PMC_MCKR_CSS_UPLL_CLK</a></div><div class="ttdeci">#define PMC_MCKR_CSS_UPLL_CLK</div><div class="ttdoc">(PMC_MCKR) Divided UPLL Clock is selected</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00256">utils/cmsis/same70/include/component/pmc.h:256</a></div></div>
<div class="ttc" id="autils_2cmsis_2same70_2include_2component_2pmc_8h_html_a87abdef35a28f8c1adc1167682ad875f"><div class="ttname"><a href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87abdef35a28f8c1adc1167682ad875f">PMC_MCKR_CSS_PLLA_CLK</a></div><div class="ttdeci">#define PMC_MCKR_CSS_PLLA_CLK</div><div class="ttdoc">(PMC_MCKR) PLLA Clock is selected</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00255">utils/cmsis/same70/include/component/pmc.h:255</a></div></div>
<div class="ttc" id="autils_2cmsis_2same70_2include_2component_2pmc_8h_html_ac30f30d82aa0a8e6ffd94e278d561b84"><div class="ttname"><a href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac30f30d82aa0a8e6ffd94e278d561b84">PMC_MCKR_CSS_SLOW_CLK</a></div><div class="ttdeci">#define PMC_MCKR_CSS_SLOW_CLK</div><div class="ttdoc">(PMC_MCKR) Slow Clock is selected</div><div class="ttdef"><b>Definition:</b> <a href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00253">utils/cmsis/same70/include/component/pmc.h:253</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="pmc_8c_source.html#l00139">pmc_mck_set_source()</a>, <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00254">PMC_MCKR_CSS_MAIN_CLK</a>, <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00255">PMC_MCKR_CSS_PLLA_CLK</a>, <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00253">PMC_MCKR_CSS_SLOW_CLK</a>, <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00256">PMC_MCKR_CSS_UPLL_CLK</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00240">SYSCLK_SRC_MAINCK_12M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00238">SYSCLK_SRC_MAINCK_4M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00239">SYSCLK_SRC_MAINCK_8M_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00242">SYSCLK_SRC_MAINCK_BYPASS</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00241">SYSCLK_SRC_MAINCK_XTAL</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00243">SYSCLK_SRC_PLLACK</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00237">SYSCLK_SRC_SLCK_BYPASS</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00235">SYSCLK_SRC_SLCK_RC</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00236">SYSCLK_SRC_SLCK_XTAL</a>, <a class="el" href="same70_2sysclk_8h_source.html#l00244">SYSCLK_SRC_UPLLCK</a>, and <a class="el" href="system__same70_8c_source.html#l00108">SystemCoreClockUpdate()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysclk__group_gaaf2d50871a130ef8546cea34ed6ca6f8_cgraph.gif" border="0" usemap="#agroup__sysclk__group_gaaf2d50871a130ef8546cea34ed6ca6f8_cgraph" alt=""/></div>
</div>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
