
stepper_closed.loop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e498  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  0800e5a8  0800e5a8  0000f5a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea10  0800ea10  00010344  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ea10  0800ea10  0000fa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea18  0800ea18  00010344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea18  0800ea18  0000fa18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ea1c  0800ea1c  0000fa1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000344  20000000  0800ea20  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000014a8  20000344  0800ed64  00010344  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200017ec  0800ed64  000107ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010344  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001654f  00000000  00000000  0001036d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c07  00000000  00000000  000268bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001470  00000000  00000000  0002a4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fa4  00000000  00000000  0002b938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc4b  00000000  00000000  0002c8dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019ad5  00000000  00000000  00048527  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000921fc  00000000  00000000  00061ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f41f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068fc  00000000  00000000  000f423c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000fab38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000344 	.word	0x20000344
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e590 	.word	0x0800e590

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000348 	.word	0x20000348
 800014c:	0800e590 	.word	0x0800e590

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2iz>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800104c:	d30f      	bcc.n	800106e <__aeabi_f2iz+0x2a>
 800104e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d90d      	bls.n	8001074 <__aeabi_f2iz+0x30>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001060:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001064:	fa23 f002 	lsr.w	r0, r3, r2
 8001068:	bf18      	it	ne
 800106a:	4240      	negne	r0, r0
 800106c:	4770      	bx	lr
 800106e:	f04f 0000 	mov.w	r0, #0
 8001072:	4770      	bx	lr
 8001074:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001078:	d101      	bne.n	800107e <__aeabi_f2iz+0x3a>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	d105      	bne.n	800108a <__aeabi_f2iz+0x46>
 800107e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001082:	bf08      	it	eq
 8001084:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001088:	4770      	bx	lr
 800108a:	f04f 0000 	mov.w	r0, #0
 800108e:	4770      	bx	lr

08001090 <__aeabi_f2uiz>:
 8001090:	0042      	lsls	r2, r0, #1
 8001092:	d20e      	bcs.n	80010b2 <__aeabi_f2uiz+0x22>
 8001094:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001098:	d30b      	bcc.n	80010b2 <__aeabi_f2uiz+0x22>
 800109a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800109e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010a2:	d409      	bmi.n	80010b8 <__aeabi_f2uiz+0x28>
 80010a4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ac:	fa23 f002 	lsr.w	r0, r3, r2
 80010b0:	4770      	bx	lr
 80010b2:	f04f 0000 	mov.w	r0, #0
 80010b6:	4770      	bx	lr
 80010b8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010bc:	d101      	bne.n	80010c2 <__aeabi_f2uiz+0x32>
 80010be:	0242      	lsls	r2, r0, #9
 80010c0:	d102      	bne.n	80010c8 <__aeabi_f2uiz+0x38>
 80010c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010c6:	4770      	bx	lr
 80010c8:	f04f 0000 	mov.w	r0, #0
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <__aeabi_uldivmod>:
 80010d0:	b953      	cbnz	r3, 80010e8 <__aeabi_uldivmod+0x18>
 80010d2:	b94a      	cbnz	r2, 80010e8 <__aeabi_uldivmod+0x18>
 80010d4:	2900      	cmp	r1, #0
 80010d6:	bf08      	it	eq
 80010d8:	2800      	cmpeq	r0, #0
 80010da:	bf1c      	itt	ne
 80010dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80010e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80010e4:	f000 b98c 	b.w	8001400 <__aeabi_idiv0>
 80010e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80010ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010f0:	f000 f806 	bl	8001100 <__udivmoddi4>
 80010f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010fc:	b004      	add	sp, #16
 80010fe:	4770      	bx	lr

08001100 <__udivmoddi4>:
 8001100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001104:	9d08      	ldr	r5, [sp, #32]
 8001106:	468e      	mov	lr, r1
 8001108:	4604      	mov	r4, r0
 800110a:	4688      	mov	r8, r1
 800110c:	2b00      	cmp	r3, #0
 800110e:	d14a      	bne.n	80011a6 <__udivmoddi4+0xa6>
 8001110:	428a      	cmp	r2, r1
 8001112:	4617      	mov	r7, r2
 8001114:	d962      	bls.n	80011dc <__udivmoddi4+0xdc>
 8001116:	fab2 f682 	clz	r6, r2
 800111a:	b14e      	cbz	r6, 8001130 <__udivmoddi4+0x30>
 800111c:	f1c6 0320 	rsb	r3, r6, #32
 8001120:	fa01 f806 	lsl.w	r8, r1, r6
 8001124:	fa20 f303 	lsr.w	r3, r0, r3
 8001128:	40b7      	lsls	r7, r6
 800112a:	ea43 0808 	orr.w	r8, r3, r8
 800112e:	40b4      	lsls	r4, r6
 8001130:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001134:	fbb8 f1fe 	udiv	r1, r8, lr
 8001138:	fa1f fc87 	uxth.w	ip, r7
 800113c:	fb0e 8811 	mls	r8, lr, r1, r8
 8001140:	fb01 f20c 	mul.w	r2, r1, ip
 8001144:	0c23      	lsrs	r3, r4, #16
 8001146:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800114a:	429a      	cmp	r2, r3
 800114c:	d909      	bls.n	8001162 <__udivmoddi4+0x62>
 800114e:	18fb      	adds	r3, r7, r3
 8001150:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8001154:	f080 80eb 	bcs.w	800132e <__udivmoddi4+0x22e>
 8001158:	429a      	cmp	r2, r3
 800115a:	f240 80e8 	bls.w	800132e <__udivmoddi4+0x22e>
 800115e:	3902      	subs	r1, #2
 8001160:	443b      	add	r3, r7
 8001162:	1a9a      	subs	r2, r3, r2
 8001164:	fbb2 f0fe 	udiv	r0, r2, lr
 8001168:	fb0e 2210 	mls	r2, lr, r0, r2
 800116c:	fb00 fc0c 	mul.w	ip, r0, ip
 8001170:	b2a3      	uxth	r3, r4
 8001172:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001176:	459c      	cmp	ip, r3
 8001178:	d909      	bls.n	800118e <__udivmoddi4+0x8e>
 800117a:	18fb      	adds	r3, r7, r3
 800117c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8001180:	f080 80d7 	bcs.w	8001332 <__udivmoddi4+0x232>
 8001184:	459c      	cmp	ip, r3
 8001186:	f240 80d4 	bls.w	8001332 <__udivmoddi4+0x232>
 800118a:	443b      	add	r3, r7
 800118c:	3802      	subs	r0, #2
 800118e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001192:	2100      	movs	r1, #0
 8001194:	eba3 030c 	sub.w	r3, r3, ip
 8001198:	b11d      	cbz	r5, 80011a2 <__udivmoddi4+0xa2>
 800119a:	2200      	movs	r2, #0
 800119c:	40f3      	lsrs	r3, r6
 800119e:	e9c5 3200 	strd	r3, r2, [r5]
 80011a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011a6:	428b      	cmp	r3, r1
 80011a8:	d905      	bls.n	80011b6 <__udivmoddi4+0xb6>
 80011aa:	b10d      	cbz	r5, 80011b0 <__udivmoddi4+0xb0>
 80011ac:	e9c5 0100 	strd	r0, r1, [r5]
 80011b0:	2100      	movs	r1, #0
 80011b2:	4608      	mov	r0, r1
 80011b4:	e7f5      	b.n	80011a2 <__udivmoddi4+0xa2>
 80011b6:	fab3 f183 	clz	r1, r3
 80011ba:	2900      	cmp	r1, #0
 80011bc:	d146      	bne.n	800124c <__udivmoddi4+0x14c>
 80011be:	4573      	cmp	r3, lr
 80011c0:	d302      	bcc.n	80011c8 <__udivmoddi4+0xc8>
 80011c2:	4282      	cmp	r2, r0
 80011c4:	f200 8108 	bhi.w	80013d8 <__udivmoddi4+0x2d8>
 80011c8:	1a84      	subs	r4, r0, r2
 80011ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80011ce:	2001      	movs	r0, #1
 80011d0:	4690      	mov	r8, r2
 80011d2:	2d00      	cmp	r5, #0
 80011d4:	d0e5      	beq.n	80011a2 <__udivmoddi4+0xa2>
 80011d6:	e9c5 4800 	strd	r4, r8, [r5]
 80011da:	e7e2      	b.n	80011a2 <__udivmoddi4+0xa2>
 80011dc:	2a00      	cmp	r2, #0
 80011de:	f000 8091 	beq.w	8001304 <__udivmoddi4+0x204>
 80011e2:	fab2 f682 	clz	r6, r2
 80011e6:	2e00      	cmp	r6, #0
 80011e8:	f040 80a5 	bne.w	8001336 <__udivmoddi4+0x236>
 80011ec:	1a8a      	subs	r2, r1, r2
 80011ee:	2101      	movs	r1, #1
 80011f0:	0c03      	lsrs	r3, r0, #16
 80011f2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011f6:	b280      	uxth	r0, r0
 80011f8:	b2bc      	uxth	r4, r7
 80011fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80011fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8001202:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001206:	fb04 f20c 	mul.w	r2, r4, ip
 800120a:	429a      	cmp	r2, r3
 800120c:	d907      	bls.n	800121e <__udivmoddi4+0x11e>
 800120e:	18fb      	adds	r3, r7, r3
 8001210:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8001214:	d202      	bcs.n	800121c <__udivmoddi4+0x11c>
 8001216:	429a      	cmp	r2, r3
 8001218:	f200 80e3 	bhi.w	80013e2 <__udivmoddi4+0x2e2>
 800121c:	46c4      	mov	ip, r8
 800121e:	1a9b      	subs	r3, r3, r2
 8001220:	fbb3 f2fe 	udiv	r2, r3, lr
 8001224:	fb0e 3312 	mls	r3, lr, r2, r3
 8001228:	fb02 f404 	mul.w	r4, r2, r4
 800122c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001230:	429c      	cmp	r4, r3
 8001232:	d907      	bls.n	8001244 <__udivmoddi4+0x144>
 8001234:	18fb      	adds	r3, r7, r3
 8001236:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800123a:	d202      	bcs.n	8001242 <__udivmoddi4+0x142>
 800123c:	429c      	cmp	r4, r3
 800123e:	f200 80cd 	bhi.w	80013dc <__udivmoddi4+0x2dc>
 8001242:	4602      	mov	r2, r0
 8001244:	1b1b      	subs	r3, r3, r4
 8001246:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800124a:	e7a5      	b.n	8001198 <__udivmoddi4+0x98>
 800124c:	f1c1 0620 	rsb	r6, r1, #32
 8001250:	408b      	lsls	r3, r1
 8001252:	fa22 f706 	lsr.w	r7, r2, r6
 8001256:	431f      	orrs	r7, r3
 8001258:	fa2e fa06 	lsr.w	sl, lr, r6
 800125c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001260:	fbba f8f9 	udiv	r8, sl, r9
 8001264:	fa0e fe01 	lsl.w	lr, lr, r1
 8001268:	fa20 f306 	lsr.w	r3, r0, r6
 800126c:	fb09 aa18 	mls	sl, r9, r8, sl
 8001270:	fa1f fc87 	uxth.w	ip, r7
 8001274:	ea43 030e 	orr.w	r3, r3, lr
 8001278:	fa00 fe01 	lsl.w	lr, r0, r1
 800127c:	fb08 f00c 	mul.w	r0, r8, ip
 8001280:	0c1c      	lsrs	r4, r3, #16
 8001282:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001286:	42a0      	cmp	r0, r4
 8001288:	fa02 f201 	lsl.w	r2, r2, r1
 800128c:	d90a      	bls.n	80012a4 <__udivmoddi4+0x1a4>
 800128e:	193c      	adds	r4, r7, r4
 8001290:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8001294:	f080 809e 	bcs.w	80013d4 <__udivmoddi4+0x2d4>
 8001298:	42a0      	cmp	r0, r4
 800129a:	f240 809b 	bls.w	80013d4 <__udivmoddi4+0x2d4>
 800129e:	f1a8 0802 	sub.w	r8, r8, #2
 80012a2:	443c      	add	r4, r7
 80012a4:	1a24      	subs	r4, r4, r0
 80012a6:	b298      	uxth	r0, r3
 80012a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80012ac:	fb09 4413 	mls	r4, r9, r3, r4
 80012b0:	fb03 fc0c 	mul.w	ip, r3, ip
 80012b4:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80012b8:	45a4      	cmp	ip, r4
 80012ba:	d909      	bls.n	80012d0 <__udivmoddi4+0x1d0>
 80012bc:	193c      	adds	r4, r7, r4
 80012be:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80012c2:	f080 8085 	bcs.w	80013d0 <__udivmoddi4+0x2d0>
 80012c6:	45a4      	cmp	ip, r4
 80012c8:	f240 8082 	bls.w	80013d0 <__udivmoddi4+0x2d0>
 80012cc:	3b02      	subs	r3, #2
 80012ce:	443c      	add	r4, r7
 80012d0:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012d4:	eba4 040c 	sub.w	r4, r4, ip
 80012d8:	fba0 8c02 	umull	r8, ip, r0, r2
 80012dc:	4564      	cmp	r4, ip
 80012de:	4643      	mov	r3, r8
 80012e0:	46e1      	mov	r9, ip
 80012e2:	d364      	bcc.n	80013ae <__udivmoddi4+0x2ae>
 80012e4:	d061      	beq.n	80013aa <__udivmoddi4+0x2aa>
 80012e6:	b15d      	cbz	r5, 8001300 <__udivmoddi4+0x200>
 80012e8:	ebbe 0203 	subs.w	r2, lr, r3
 80012ec:	eb64 0409 	sbc.w	r4, r4, r9
 80012f0:	fa04 f606 	lsl.w	r6, r4, r6
 80012f4:	fa22 f301 	lsr.w	r3, r2, r1
 80012f8:	431e      	orrs	r6, r3
 80012fa:	40cc      	lsrs	r4, r1
 80012fc:	e9c5 6400 	strd	r6, r4, [r5]
 8001300:	2100      	movs	r1, #0
 8001302:	e74e      	b.n	80011a2 <__udivmoddi4+0xa2>
 8001304:	fbb1 fcf2 	udiv	ip, r1, r2
 8001308:	0c01      	lsrs	r1, r0, #16
 800130a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800130e:	b280      	uxth	r0, r0
 8001310:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001314:	463b      	mov	r3, r7
 8001316:	fbb1 f1f7 	udiv	r1, r1, r7
 800131a:	4638      	mov	r0, r7
 800131c:	463c      	mov	r4, r7
 800131e:	46b8      	mov	r8, r7
 8001320:	46be      	mov	lr, r7
 8001322:	2620      	movs	r6, #32
 8001324:	eba2 0208 	sub.w	r2, r2, r8
 8001328:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800132c:	e765      	b.n	80011fa <__udivmoddi4+0xfa>
 800132e:	4601      	mov	r1, r0
 8001330:	e717      	b.n	8001162 <__udivmoddi4+0x62>
 8001332:	4610      	mov	r0, r2
 8001334:	e72b      	b.n	800118e <__udivmoddi4+0x8e>
 8001336:	f1c6 0120 	rsb	r1, r6, #32
 800133a:	fa2e fc01 	lsr.w	ip, lr, r1
 800133e:	40b7      	lsls	r7, r6
 8001340:	fa0e fe06 	lsl.w	lr, lr, r6
 8001344:	fa20 f101 	lsr.w	r1, r0, r1
 8001348:	ea41 010e 	orr.w	r1, r1, lr
 800134c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001350:	fbbc f8fe 	udiv	r8, ip, lr
 8001354:	b2bc      	uxth	r4, r7
 8001356:	fb0e cc18 	mls	ip, lr, r8, ip
 800135a:	fb08 f904 	mul.w	r9, r8, r4
 800135e:	0c0a      	lsrs	r2, r1, #16
 8001360:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001364:	40b0      	lsls	r0, r6
 8001366:	4591      	cmp	r9, r2
 8001368:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800136c:	b280      	uxth	r0, r0
 800136e:	d93e      	bls.n	80013ee <__udivmoddi4+0x2ee>
 8001370:	18ba      	adds	r2, r7, r2
 8001372:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001376:	d201      	bcs.n	800137c <__udivmoddi4+0x27c>
 8001378:	4591      	cmp	r9, r2
 800137a:	d81f      	bhi.n	80013bc <__udivmoddi4+0x2bc>
 800137c:	eba2 0209 	sub.w	r2, r2, r9
 8001380:	fbb2 f9fe 	udiv	r9, r2, lr
 8001384:	fb09 f804 	mul.w	r8, r9, r4
 8001388:	fb0e 2a19 	mls	sl, lr, r9, r2
 800138c:	b28a      	uxth	r2, r1
 800138e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001392:	4542      	cmp	r2, r8
 8001394:	d229      	bcs.n	80013ea <__udivmoddi4+0x2ea>
 8001396:	18ba      	adds	r2, r7, r2
 8001398:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800139c:	d2c2      	bcs.n	8001324 <__udivmoddi4+0x224>
 800139e:	4542      	cmp	r2, r8
 80013a0:	d2c0      	bcs.n	8001324 <__udivmoddi4+0x224>
 80013a2:	f1a9 0102 	sub.w	r1, r9, #2
 80013a6:	443a      	add	r2, r7
 80013a8:	e7bc      	b.n	8001324 <__udivmoddi4+0x224>
 80013aa:	45c6      	cmp	lr, r8
 80013ac:	d29b      	bcs.n	80012e6 <__udivmoddi4+0x1e6>
 80013ae:	ebb8 0302 	subs.w	r3, r8, r2
 80013b2:	eb6c 0c07 	sbc.w	ip, ip, r7
 80013b6:	3801      	subs	r0, #1
 80013b8:	46e1      	mov	r9, ip
 80013ba:	e794      	b.n	80012e6 <__udivmoddi4+0x1e6>
 80013bc:	eba7 0909 	sub.w	r9, r7, r9
 80013c0:	444a      	add	r2, r9
 80013c2:	fbb2 f9fe 	udiv	r9, r2, lr
 80013c6:	f1a8 0c02 	sub.w	ip, r8, #2
 80013ca:	fb09 f804 	mul.w	r8, r9, r4
 80013ce:	e7db      	b.n	8001388 <__udivmoddi4+0x288>
 80013d0:	4603      	mov	r3, r0
 80013d2:	e77d      	b.n	80012d0 <__udivmoddi4+0x1d0>
 80013d4:	46d0      	mov	r8, sl
 80013d6:	e765      	b.n	80012a4 <__udivmoddi4+0x1a4>
 80013d8:	4608      	mov	r0, r1
 80013da:	e6fa      	b.n	80011d2 <__udivmoddi4+0xd2>
 80013dc:	443b      	add	r3, r7
 80013de:	3a02      	subs	r2, #2
 80013e0:	e730      	b.n	8001244 <__udivmoddi4+0x144>
 80013e2:	f1ac 0c02 	sub.w	ip, ip, #2
 80013e6:	443b      	add	r3, r7
 80013e8:	e719      	b.n	800121e <__udivmoddi4+0x11e>
 80013ea:	4649      	mov	r1, r9
 80013ec:	e79a      	b.n	8001324 <__udivmoddi4+0x224>
 80013ee:	eba2 0209 	sub.w	r2, r2, r9
 80013f2:	fbb2 f9fe 	udiv	r9, r2, lr
 80013f6:	46c4      	mov	ip, r8
 80013f8:	fb09 f804 	mul.w	r8, r9, r4
 80013fc:	e7c4      	b.n	8001388 <__udivmoddi4+0x288>
 80013fe:	bf00      	nop

08001400 <__aeabi_idiv0>:
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop

08001404 <AS5600_Init>:
#include "as5600.h"

// Optional init (currently does nothing special, placeholder)
HAL_StatusTypeDef AS5600_Init(I2C_HandleTypeDef *hi2c) {
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    // Could check device by reading a register or set configurations if needed

    // no standard who-am-i register for AS5600  just return HAL_OK
    (void)hi2c;
    return HAL_OK;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <AS5600_ReadAngle_deg>:

HAL_StatusTypeDef AS5600_ReadAngle_deg(I2C_HandleTypeDef *hi2c, float *angle_deg) {
 8001418:	b580      	push	{r7, lr}
 800141a:	b088      	sub	sp, #32
 800141c:	af04      	add	r7, sp, #16
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	6039      	str	r1, [r7, #0]
    uint8_t buf[2];
    HAL_StatusTypeDef res;

    // Read low and high bytes
    res = HAL_I2C_Mem_Read(hi2c, AS5600_I2C_ADDR, AS5600_RAW_ANGLE_L, I2C_MEMADD_SIZE_8BIT, &buf[0], 1, HAL_MAX_DELAY);
 8001422:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	2301      	movs	r3, #1
 800142a:	9301      	str	r3, [sp, #4]
 800142c:	f107 0308 	add.w	r3, r7, #8
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2301      	movs	r3, #1
 8001434:	220d      	movs	r2, #13
 8001436:	216c      	movs	r1, #108	@ 0x6c
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f001 fecb 	bl	80031d4 <HAL_I2C_Mem_Read>
 800143e:	4603      	mov	r3, r0
 8001440:	73fb      	strb	r3, [r7, #15]
    if (res != HAL_OK)
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <AS5600_ReadAngle_deg+0x34>
    	return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e030      	b.n	80014ae <AS5600_ReadAngle_deg+0x96>

    res = HAL_I2C_Mem_Read(hi2c, AS5600_I2C_ADDR, AS5600_RAW_ANGLE_H,I2C_MEMADD_SIZE_8BIT, &buf[1], 1, HAL_MAX_DELAY);
 800144c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001450:	9302      	str	r3, [sp, #8]
 8001452:	2301      	movs	r3, #1
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	3301      	adds	r3, #1
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	2301      	movs	r3, #1
 8001460:	220c      	movs	r2, #12
 8001462:	216c      	movs	r1, #108	@ 0x6c
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f001 feb5 	bl	80031d4 <HAL_I2C_Mem_Read>
 800146a:	4603      	mov	r3, r0
 800146c:	73fb      	strb	r3, [r7, #15]
    if (res != HAL_OK)
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <AS5600_ReadAngle_deg+0x60>
    	return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e01a      	b.n	80014ae <AS5600_ReadAngle_deg+0x96>

    uint16_t raw = ((uint16_t)buf[1] << 8) | buf[0];
 8001478:	7a7b      	ldrb	r3, [r7, #9]
 800147a:	b21b      	sxth	r3, r3
 800147c:	021b      	lsls	r3, r3, #8
 800147e:	b21a      	sxth	r2, r3
 8001480:	7a3b      	ldrb	r3, [r7, #8]
 8001482:	b21b      	sxth	r3, r3
 8001484:	4313      	orrs	r3, r2
 8001486:	b21b      	sxth	r3, r3
 8001488:	81bb      	strh	r3, [r7, #12]

    // AS5600 angle is 12-bit, mask to keep lower 12 bits
    raw &= 0x0FFFu; // 0..4095
 800148a:	89bb      	ldrh	r3, [r7, #12]
 800148c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001490:	81bb      	strh	r3, [r7, #12]

    // Convert to degrees: 360 / 4096 = 0.087890625
    *angle_deg = (float)raw * 0.087890625f;
 8001492:	89bb      	ldrh	r3, [r7, #12]
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff fbb7 	bl	8000c08 <__aeabi_ui2f>
 800149a:	4603      	mov	r3, r0
 800149c:	4906      	ldr	r1, [pc, #24]	@ (80014b8 <AS5600_ReadAngle_deg+0xa0>)
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc0a 	bl	8000cb8 <__aeabi_fmul>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	3db40000 	.word	0x3db40000

080014bc <Stepper_SetupConfig>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void Stepper_SetupConfig(void) {
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
    stepper_cfg.hi2c = &hi2c1;               // I2C handle for AS5600
 80014c0:	4b16      	ldr	r3, [pc, #88]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014c2:	4a17      	ldr	r2, [pc, #92]	@ (8001520 <Stepper_SetupConfig+0x64>)
 80014c4:	611a      	str	r2, [r3, #16]
    stepper_cfg.htim_step = &htim2;          // Timer for PWM step generation
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014c8:	4a16      	ldr	r2, [pc, #88]	@ (8001524 <Stepper_SetupConfig+0x68>)
 80014ca:	601a      	str	r2, [r3, #0]
    stepper_cfg.step_channel = TIM_CHANNEL_1;// Step pin channel
 80014cc:	4b13      	ldr	r3, [pc, #76]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	605a      	str	r2, [r3, #4]

    stepper_cfg.dir_port = GPIOA;            // Direction pin port
 80014d2:	4b12      	ldr	r3, [pc, #72]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014d4:	4a14      	ldr	r2, [pc, #80]	@ (8001528 <Stepper_SetupConfig+0x6c>)
 80014d6:	609a      	str	r2, [r3, #8]
    stepper_cfg.dir_pin = GPIO_PIN_1;        // Direction pin (example: PA1)
 80014d8:	4b10      	ldr	r3, [pc, #64]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014da:	2202      	movs	r2, #2
 80014dc:	819a      	strh	r2, [r3, #12]

    stepper_cfg.kp = 2.0f;                   // PID proportional gain
 80014de:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014e4:	61da      	str	r2, [r3, #28]
    stepper_cfg.ki = 0.5f;                   // PID integral gain
 80014e6:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014e8:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80014ec:	621a      	str	r2, [r3, #32]
    stepper_cfg.kd = 0.1f;                   // PID derivative gain
 80014ee:	4b0b      	ldr	r3, [pc, #44]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014f0:	4a0e      	ldr	r2, [pc, #56]	@ (800152c <Stepper_SetupConfig+0x70>)
 80014f2:	625a      	str	r2, [r3, #36]	@ 0x24

    stepper_cfg.steps_per_rev = 200.0f;      // Motor steps per revolution
 80014f4:	4b09      	ldr	r3, [pc, #36]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001530 <Stepper_SetupConfig+0x74>)
 80014f8:	619a      	str	r2, [r3, #24]
    stepper_cfg.max_steps_per_sec = 500.0f; // Max stepping speed
 80014fa:	4b08      	ldr	r3, [pc, #32]	@ (800151c <Stepper_SetupConfig+0x60>)
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <Stepper_SetupConfig+0x78>)
 80014fe:	629a      	str	r2, [r3, #40]	@ 0x28
    stepper_cfg.angle_tolerance_deg = 1.0f;  // Stop when within 1 degree
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <Stepper_SetupConfig+0x60>)
 8001502:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001506:	62da      	str	r2, [r3, #44]	@ 0x2c
    stepper_cfg.control_interval_ms = 10;    // PID update every 10 ms
 8001508:	4b04      	ldr	r3, [pc, #16]	@ (800151c <Stepper_SetupConfig+0x60>)
 800150a:	220a      	movs	r2, #10
 800150c:	631a      	str	r2, [r3, #48]	@ 0x30

    stepper_cfg.target_angle_deg = 200.0f;    // Target position (initially 90)
 800150e:	4b03      	ldr	r3, [pc, #12]	@ (800151c <Stepper_SetupConfig+0x60>)
 8001510:	4a07      	ldr	r2, [pc, #28]	@ (8001530 <Stepper_SetupConfig+0x74>)
 8001512:	615a      	str	r2, [r3, #20]
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	200003fc 	.word	0x200003fc
 8001520:	20000360 	.word	0x20000360
 8001524:	200003b4 	.word	0x200003b4
 8001528:	40010800 	.word	0x40010800
 800152c:	3dcccccd 	.word	0x3dcccccd
 8001530:	43480000 	.word	0x43480000
 8001534:	43fa0000 	.word	0x43fa0000

08001538 <usb_ok>:

static inline void usb_ok(void) {
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
    CDC_Transmit_FS((uint8_t*)"OK\r\n", 4);
 800153c:	2104      	movs	r1, #4
 800153e:	4802      	ldr	r0, [pc, #8]	@ (8001548 <usb_ok+0x10>)
 8001540:	f009 fd30 	bl	800afa4 <CDC_Transmit_FS>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	0800e5a8 	.word	0x0800e5a8

0800154c <usb_err>:

static inline void usb_err(const char *err) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
    CDC_Transmit_FS((uint8_t*)err, strlen(err));
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f7fe fe05 	bl	8000164 <strlen>
 800155a:	4603      	mov	r3, r0
 800155c:	b29b      	uxth	r3, r3
 800155e:	4619      	mov	r1, r3
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f009 fd1f 	bl	800afa4 <CDC_Transmit_FS>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <parse_usb_command>:

usb_cmd_t parse_usb_command(uint8_t *data, uint32_t len)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08c      	sub	sp, #48	@ 0x30
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
    char cmd[32];
    uint32_t i = 0;
 800157a:	2300      	movs	r3, #0
 800157c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (len == 0 || len >= sizeof(cmd))
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d002      	beq.n	800158a <parse_usb_command+0x1a>
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	2b1f      	cmp	r3, #31
 8001588:	d90e      	bls.n	80015a8 <parse_usb_command+0x38>
        return CMD_UNKNOWN;
 800158a:	2300      	movs	r3, #0
 800158c:	e055      	b.n	800163a <parse_usb_command+0xca>

    /* Copy only command token (stop at space / CR / LF) EG: for something entered like SET_POS 80, it parses till blank */
    while (i < len && data[i] != ' ' && data[i] != '\r' && data[i] != '\n')
    {
        cmd[i] = data[i];
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001592:	4413      	add	r3, r2
 8001594:	7819      	ldrb	r1, [r3, #0]
 8001596:	f107 020c 	add.w	r2, r7, #12
 800159a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800159c:	4413      	add	r3, r2
 800159e:	460a      	mov	r2, r1
 80015a0:	701a      	strb	r2, [r3, #0]
        i++;
 80015a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015a4:	3301      	adds	r3, #1
 80015a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (i < len && data[i] != ' ' && data[i] != '\r' && data[i] != '\n')
 80015a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d211      	bcs.n	80015d4 <parse_usb_command+0x64>
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015b4:	4413      	add	r3, r2
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b20      	cmp	r3, #32
 80015ba:	d00b      	beq.n	80015d4 <parse_usb_command+0x64>
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015c0:	4413      	add	r3, r2
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b0d      	cmp	r3, #13
 80015c6:	d005      	beq.n	80015d4 <parse_usb_command+0x64>
 80015c8:	687a      	ldr	r2, [r7, #4]
 80015ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015cc:	4413      	add	r3, r2
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b0a      	cmp	r3, #10
 80015d2:	d1dc      	bne.n	800158e <parse_usb_command+0x1e>
    }
    cmd[i] = '\0';
 80015d4:	f107 020c 	add.w	r2, r7, #12
 80015d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015da:	4413      	add	r3, r2
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]

    if (!strcmp(cmd, "PING")) return CMD_PING;
 80015e0:	f107 030c 	add.w	r3, r7, #12
 80015e4:	4917      	ldr	r1, [pc, #92]	@ (8001644 <parse_usb_command+0xd4>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe fdb2 	bl	8000150 <strcmp>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <parse_usb_command+0x86>
 80015f2:	2301      	movs	r3, #1
 80015f4:	e021      	b.n	800163a <parse_usb_command+0xca>
    if (!strcmp(cmd, "SET_POS")) return CMD_SET_POS;
 80015f6:	f107 030c 	add.w	r3, r7, #12
 80015fa:	4913      	ldr	r1, [pc, #76]	@ (8001648 <parse_usb_command+0xd8>)
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7fe fda7 	bl	8000150 <strcmp>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d101      	bne.n	800160c <parse_usb_command+0x9c>
 8001608:	2302      	movs	r3, #2
 800160a:	e016      	b.n	800163a <parse_usb_command+0xca>
    if (!strcmp(cmd, "GET_POS")) return CMD_GET_POS;
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	490e      	ldr	r1, [pc, #56]	@ (800164c <parse_usb_command+0xdc>)
 8001612:	4618      	mov	r0, r3
 8001614:	f7fe fd9c 	bl	8000150 <strcmp>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <parse_usb_command+0xb2>
 800161e:	2303      	movs	r3, #3
 8001620:	e00b      	b.n	800163a <parse_usb_command+0xca>
    if (!strcmp(cmd, "GET_POS_ANGLE")) return CMD_GET_POS_ANGLE;
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	490a      	ldr	r1, [pc, #40]	@ (8001650 <parse_usb_command+0xe0>)
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fd91 	bl	8000150 <strcmp>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d101      	bne.n	8001638 <parse_usb_command+0xc8>
 8001634:	2304      	movs	r3, #4
 8001636:	e000      	b.n	800163a <parse_usb_command+0xca>

    return CMD_UNKNOWN;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3730      	adds	r7, #48	@ 0x30
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	0800e5b0 	.word	0x0800e5b0
 8001648:	0800e5b8 	.word	0x0800e5b8
 800164c:	0800e5c0 	.word	0x0800e5c0
 8001650:	0800e5c8 	.word	0x0800e5c8

08001654 <USB_Command_Handle>:

void USB_Command_Handle(uint8_t *data, uint32_t len)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b090      	sub	sp, #64	@ 0x40
 8001658:	af02      	add	r7, sp, #8
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
    usb_cmd_t cmd = parse_usb_command(data, len);
 800165e:	6839      	ldr	r1, [r7, #0]
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff ff85 	bl	8001570 <parse_usb_command>
 8001666:	4603      	mov	r3, r0
 8001668:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    char *p = (char *)data;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	637b      	str	r3, [r7, #52]	@ 0x34

    switch (cmd)
 8001670:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001674:	2b04      	cmp	r3, #4
 8001676:	dc65      	bgt.n	8001744 <USB_Command_Handle+0xf0>
 8001678:	2b03      	cmp	r3, #3
 800167a:	da46      	bge.n	800170a <USB_Command_Handle+0xb6>
 800167c:	2b01      	cmp	r3, #1
 800167e:	d002      	beq.n	8001686 <USB_Command_Handle+0x32>
 8001680:	2b02      	cmp	r3, #2
 8001682:	d006      	beq.n	8001692 <USB_Command_Handle+0x3e>
 8001684:	e05e      	b.n	8001744 <USB_Command_Handle+0xf0>
    {
    case CMD_PING:
    	usb_ok();
 8001686:	f7ff ff57 	bl	8001538 <usb_ok>
        break;
 800168a:	e05f      	b.n	800174c <USB_Command_Handle+0xf8>

    case CMD_SET_POS:
    {
        while (*p && *p != ' ') { p++; }
 800168c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800168e:	3301      	adds	r3, #1
 8001690:	637b      	str	r3, [r7, #52]	@ 0x34
 8001692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d003      	beq.n	80016a2 <USB_Command_Handle+0x4e>
 800169a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b20      	cmp	r3, #32
 80016a0:	d1f4      	bne.n	800168c <USB_Command_Handle+0x38>
        if (!*p) { usb_err("ERR ARG\r\n"); break; }
 80016a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d103      	bne.n	80016b2 <USB_Command_Handle+0x5e>
 80016aa:	482a      	ldr	r0, [pc, #168]	@ (8001754 <USB_Command_Handle+0x100>)
 80016ac:	f7ff ff4e 	bl	800154c <usb_err>
 80016b0:	e04c      	b.n	800174c <USB_Command_Handle+0xf8>
        p++;
 80016b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b4:	3301      	adds	r3, #1
 80016b6:	637b      	str	r3, [r7, #52]	@ 0x34

        int angle = atoi(p);
 80016b8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80016ba:	f00a f851 	bl	800b760 <atoi>
 80016be:	62f8      	str	r0, [r7, #44]	@ 0x2c
        if (angle < 0 || angle > 300) {
 80016c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	db03      	blt.n	80016ce <USB_Command_Handle+0x7a>
 80016c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016c8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80016cc:	dd03      	ble.n	80016d6 <USB_Command_Handle+0x82>
            usb_err("ERR RANGE\r\n");
 80016ce:	4822      	ldr	r0, [pc, #136]	@ (8001758 <USB_Command_Handle+0x104>)
 80016d0:	f7ff ff3c 	bl	800154c <usb_err>
            break;
 80016d4:	e03a      	b.n	800174c <USB_Command_Handle+0xf8>
        }

        received_angle_deg=angle;
 80016d6:	4a21      	ldr	r2, [pc, #132]	@ (800175c <USB_Command_Handle+0x108>)
 80016d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016da:	6013      	str	r3, [r2, #0]
          // Combine text + value into one single message
          char msg[32];
          sprintf(msg, " Value recieved: %d\r\n", angle);
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016e2:	491f      	ldr	r1, [pc, #124]	@ (8001760 <USB_Command_Handle+0x10c>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f00a fccf 	bl	800c088 <siprintf>

          // Send in one go (prevents empty lines)
          CDC_Transmit_FS((uint8_t*)msg, strlen(msg));
 80016ea:	f107 030c 	add.w	r3, r7, #12
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe fd38 	bl	8000164 <strlen>
 80016f4:	4603      	mov	r3, r0
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	4611      	mov	r1, r2
 80016fe:	4618      	mov	r0, r3
 8001700:	f009 fc50 	bl	800afa4 <CDC_Transmit_FS>
          usb_ok();
 8001704:	f7ff ff18 	bl	8001538 <usb_ok>
        break;
 8001708:	e020      	b.n	800174c <USB_Command_Handle+0xf8>
    }
    case CMD_GET_POS:
    case CMD_GET_POS_ANGLE:
    {
        char msg[32];
        snprintf(msg, sizeof(msg), "%.3f\r\n", angle);
 800170a:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <USB_Command_Handle+0x110>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe fe94 	bl	800043c <__aeabi_f2d>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	f107 000c 	add.w	r0, r7, #12
 800171c:	e9cd 2300 	strd	r2, r3, [sp]
 8001720:	4a11      	ldr	r2, [pc, #68]	@ (8001768 <USB_Command_Handle+0x114>)
 8001722:	2120      	movs	r1, #32
 8001724:	f00a fc7a 	bl	800c01c <sniprintf>
        CDC_Transmit_FS((uint8_t *)msg, strlen(msg));
 8001728:	f107 030c 	add.w	r3, r7, #12
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe fd19 	bl	8000164 <strlen>
 8001732:	4603      	mov	r3, r0
 8001734:	b29a      	uxth	r2, r3
 8001736:	f107 030c 	add.w	r3, r7, #12
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f009 fc31 	bl	800afa4 <CDC_Transmit_FS>
        break;
 8001742:	e003      	b.n	800174c <USB_Command_Handle+0xf8>
    }

    default:
        usb_err("ERR CMD\r\n");
 8001744:	4809      	ldr	r0, [pc, #36]	@ (800176c <USB_Command_Handle+0x118>)
 8001746:	f7ff ff01 	bl	800154c <usb_err>
        break;
 800174a:	bf00      	nop
    }
}
 800174c:	bf00      	nop
 800174e:	3738      	adds	r7, #56	@ 0x38
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	0800e5d8 	.word	0x0800e5d8
 8001758:	0800e5e4 	.word	0x0800e5e4
 800175c:	2000044c 	.word	0x2000044c
 8001760:	0800e5f0 	.word	0x0800e5f0
 8001764:	20000444 	.word	0x20000444
 8001768:	0800e608 	.word	0x0800e608
 800176c:	0800e610 	.word	0x0800e610

08001770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001776:	f000 ff0f 	bl	8002598 <HAL_Init>

  /* USER CODE BEGIN Init */
  AS5600_Init(&hi2c1);
 800177a:	4847      	ldr	r0, [pc, #284]	@ (8001898 <main+0x128>)
 800177c:	f7ff fe42 	bl	8001404 <AS5600_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001780:	f000 f8aa 	bl	80018d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001784:	f000 f988 	bl	8001a98 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001788:	f000 f900 	bl	800198c <MX_I2C1_Init>
  MX_TIM2_Init();
 800178c:	f000 f92c 	bl	80019e8 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8001790:	f009 fb30 	bl	800adf4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001794:	4b41      	ldr	r3, [pc, #260]	@ (800189c <main+0x12c>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	4a40      	ldr	r2, [pc, #256]	@ (800189c <main+0x12c>)
 800179a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800179e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80017a0:	4b3f      	ldr	r3, [pc, #252]	@ (80018a0 <main+0x130>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a3e      	ldr	r2, [pc, #248]	@ (80018a0 <main+0x130>)
 80017a6:	f043 0301 	orr.w	r3, r3, #1
 80017aa:	6013      	str	r3, [r2, #0]

 //char usb_rx_buffer[64];
 //float received_angle_deg = 0;
  Stepper_SetupConfig();
 80017ac:	f7ff fe86 	bl	80014bc <Stepper_SetupConfig>
  Stepper_Init(&stepper_cfg, &stepper_state);
 80017b0:	493c      	ldr	r1, [pc, #240]	@ (80018a4 <main+0x134>)
 80017b2:	483d      	ldr	r0, [pc, #244]	@ (80018a8 <main+0x138>)
 80017b4:	f000 faca 	bl	8001d4c <Stepper_Init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80017b8:	2100      	movs	r1, #0
 80017ba:	483c      	ldr	r0, [pc, #240]	@ (80018ac <main+0x13c>)
 80017bc:	f004 ffd8 	bl	8006770 <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2108      	movs	r1, #8
 80017c4:	483a      	ldr	r0, [pc, #232]	@ (80018b0 <main+0x140>)
 80017c6:	f001 fb65 	bl	8002e94 <HAL_GPIO_WritePin>
  //angle

  AS5600_ReadAngle_deg(&hi2c1, &stepper_cfg.target_angle_deg);
 80017ca:	493a      	ldr	r1, [pc, #232]	@ (80018b4 <main+0x144>)
 80017cc:	4832      	ldr	r0, [pc, #200]	@ (8001898 <main+0x128>)
 80017ce:	f7ff fe23 	bl	8001418 <AS5600_ReadAngle_deg>
  received_angle_deg=stepper_cfg.target_angle_deg;
 80017d2:	4b35      	ldr	r3, [pc, #212]	@ (80018a8 <main+0x138>)
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fc34 	bl	8001044 <__aeabi_f2iz>
 80017dc:	4603      	mov	r3, r0
 80017de:	4a36      	ldr	r2, [pc, #216]	@ (80018b8 <main+0x148>)
 80017e0:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Read angle from AS5600
	  	  if (AS5600_ReadAngle_deg(&hi2c1, &angle) == HAL_OK)
 80017e2:	4936      	ldr	r1, [pc, #216]	@ (80018bc <main+0x14c>)
 80017e4:	482c      	ldr	r0, [pc, #176]	@ (8001898 <main+0x128>)
 80017e6:	f7ff fe17 	bl	8001418 <AS5600_ReadAngle_deg>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d11b      	bne.n	8001828 <main+0xb8>
	  	   {
	  	          //Stepper_SetTarget(&stepper_cfg, angle);
	  		  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2104      	movs	r1, #4
 80017f4:	4832      	ldr	r0, [pc, #200]	@ (80018c0 <main+0x150>)
 80017f6:	f001 fb4d 	bl	8002e94 <HAL_GPIO_WritePin>
	  		  	  fail_count = 0;
 80017fa:	4b32      	ldr	r3, [pc, #200]	@ (80018c4 <main+0x154>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]

	  	          stepper_cfg.target_angle_deg = (float)received_angle_deg;     // follow magnet
 8001800:	4b2d      	ldr	r3, [pc, #180]	@ (80018b8 <main+0x148>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fa03 	bl	8000c10 <__aeabi_i2f>
 800180a:	4603      	mov	r3, r0
 800180c:	4a26      	ldr	r2, [pc, #152]	@ (80018a8 <main+0x138>)
 800180e:	6153      	str	r3, [r2, #20]
	  	          Stepper_Update(&stepper_cfg, &stepper_state);
 8001810:	4924      	ldr	r1, [pc, #144]	@ (80018a4 <main+0x134>)
 8001812:	4825      	ldr	r0, [pc, #148]	@ (80018a8 <main+0x138>)
 8001814:	f000 faba 	bl	8001d8c <Stepper_Update>


	  	           // Convert to integer (no decimals)
	  	           int int_angle = (int)angle;
 8001818:	4b28      	ldr	r3, [pc, #160]	@ (80018bc <main+0x14c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fc11 	bl	8001044 <__aeabi_f2iz>
 8001822:	4603      	mov	r3, r0
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	e018      	b.n	800185a <main+0xea>


	  	      }
	  	else
	  	        {
	  		fail_count++;
 8001828:	4b26      	ldr	r3, [pc, #152]	@ (80018c4 <main+0x154>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	3301      	adds	r3, #1
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b24      	ldr	r3, [pc, #144]	@ (80018c4 <main+0x154>)
 8001832:	701a      	strb	r2, [r3, #0]
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001834:	2201      	movs	r2, #1
 8001836:	2104      	movs	r1, #4
 8001838:	4821      	ldr	r0, [pc, #132]	@ (80018c0 <main+0x150>)
 800183a:	f001 fb2b 	bl	8002e94 <HAL_GPIO_WritePin>
	  	            CDC_Transmit_FS((uint8_t*)"Sensor Error\r\n", 14);
 800183e:	210e      	movs	r1, #14
 8001840:	4821      	ldr	r0, [pc, #132]	@ (80018c8 <main+0x158>)
 8001842:	f009 fbaf 	bl	800afa4 <CDC_Transmit_FS>
	  	          if (fail_count > 3) {   // after 3 consecutive failures
 8001846:	4b1f      	ldr	r3, [pc, #124]	@ (80018c4 <main+0x154>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b03      	cmp	r3, #3
 800184c:	d905      	bls.n	800185a <main+0xea>
	  	        	I2C_Reset_Bus(&hi2c1);
 800184e:	4812      	ldr	r0, [pc, #72]	@ (8001898 <main+0x128>)
 8001850:	f000 f9a4 	bl	8001b9c <I2C_Reset_Bus>
	  	                  fail_count = 0;
 8001854:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <main+0x154>)
 8001856:	2200      	movs	r2, #0
 8001858:	701a      	strb	r2, [r3, #0]
	  	        }
	  	        }
	  	 if( AS5600_ReadAngle_deg(&hi2c1, &angle) == HAL_ERROR)
 800185a:	4918      	ldr	r1, [pc, #96]	@ (80018bc <main+0x14c>)
 800185c:	480e      	ldr	r0, [pc, #56]	@ (8001898 <main+0x128>)
 800185e:	f7ff fddb 	bl	8001418 <AS5600_ReadAngle_deg>
 8001862:	4603      	mov	r3, r0
 8001864:	2b01      	cmp	r3, #1
 8001866:	d104      	bne.n	8001872 <main+0x102>
	  	        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001868:	2201      	movs	r2, #1
 800186a:	2104      	movs	r1, #4
 800186c:	4814      	ldr	r0, [pc, #80]	@ (80018c0 <main+0x150>)
 800186e:	f001 fb11 	bl	8002e94 <HAL_GPIO_WritePin>

	  	 if (usb_rx_flag)
 8001872:	4b16      	ldr	r3, [pc, #88]	@ (80018cc <main+0x15c>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0b2      	beq.n	80017e2 <main+0x72>
	  	    {
	  		 usb_rx_flag = 0;       // clear immediately
 800187c:	4b13      	ldr	r3, [pc, #76]	@ (80018cc <main+0x15c>)
 800187e:	2200      	movs	r2, #0
 8001880:	701a      	strb	r2, [r3, #0]
	  		 USB_Command_Handle(usb_rx_buffer, usb_rx_length);
 8001882:	4b13      	ldr	r3, [pc, #76]	@ (80018d0 <main+0x160>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4619      	mov	r1, r3
 8001888:	4812      	ldr	r0, [pc, #72]	@ (80018d4 <main+0x164>)
 800188a:	f7ff fee3 	bl	8001654 <USB_Command_Handle>
	  		 usb_rx_length = 0;
 800188e:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <main+0x160>)
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
	  	  if (AS5600_ReadAngle_deg(&hi2c1, &angle) == HAL_OK)
 8001894:	e7a5      	b.n	80017e2 <main+0x72>
 8001896:	bf00      	nop
 8001898:	20000360 	.word	0x20000360
 800189c:	e000edf0 	.word	0xe000edf0
 80018a0:	e0001000 	.word	0xe0001000
 80018a4:	20000430 	.word	0x20000430
 80018a8:	200003fc 	.word	0x200003fc
 80018ac:	200003b4 	.word	0x200003b4
 80018b0:	40010800 	.word	0x40010800
 80018b4:	20000410 	.word	0x20000410
 80018b8:	2000044c 	.word	0x2000044c
 80018bc:	20000444 	.word	0x20000444
 80018c0:	40010c00 	.word	0x40010c00
 80018c4:	20000448 	.word	0x20000448
 80018c8:	0800e61c 	.word	0x0800e61c
 80018cc:	200007a4 	.word	0x200007a4
 80018d0:	200007a0 	.word	0x200007a0
 80018d4:	20000720 	.word	0x20000720

080018d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b094      	sub	sp, #80	@ 0x50
 80018dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018e2:	2228      	movs	r2, #40	@ 0x28
 80018e4:	2100      	movs	r1, #0
 80018e6:	4618      	mov	r0, r3
 80018e8:	f00a fd36 	bl	800c358 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001908:	2301      	movs	r3, #1
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800190c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001912:	2300      	movs	r3, #0
 8001914:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001916:	2301      	movs	r3, #1
 8001918:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800191a:	2302      	movs	r3, #2
 800191c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800191e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001922:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001924:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001928:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800192a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800192e:	4618      	mov	r0, r3
 8001930:	f004 fa1c 	bl	8005d6c <HAL_RCC_OscConfig>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800193a:	f000 f9b9 	bl	8001cb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800193e:	230f      	movs	r3, #15
 8001940:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001942:	2302      	movs	r3, #2
 8001944:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001946:	2300      	movs	r3, #0
 8001948:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800194a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800194e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001950:	2300      	movs	r3, #0
 8001952:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	2102      	movs	r1, #2
 800195a:	4618      	mov	r0, r3
 800195c:	f004 fc88 	bl	8006270 <HAL_RCC_ClockConfig>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001966:	f000 f9a3 	bl	8001cb0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800196a:	2310      	movs	r3, #16
 800196c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4618      	mov	r0, r3
 8001976:	f004 fdf5 	bl	8006564 <HAL_RCCEx_PeriphCLKConfig>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8001980:	f000 f996 	bl	8001cb0 <Error_Handler>
  }
}
 8001984:	bf00      	nop
 8001986:	3750      	adds	r7, #80	@ 0x50
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001990:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <MX_I2C1_Init+0x50>)
 8001992:	4a13      	ldr	r2, [pc, #76]	@ (80019e0 <MX_I2C1_Init+0x54>)
 8001994:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 80000;
 8001996:	4b11      	ldr	r3, [pc, #68]	@ (80019dc <MX_I2C1_Init+0x50>)
 8001998:	4a12      	ldr	r2, [pc, #72]	@ (80019e4 <MX_I2C1_Init+0x58>)
 800199a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800199c:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <MX_I2C1_Init+0x50>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019a2:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a8:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019b0:	4b0a      	ldr	r3, [pc, #40]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019bc:	4b07      	ldr	r3, [pc, #28]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019be:	2200      	movs	r2, #0
 80019c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c8:	4804      	ldr	r0, [pc, #16]	@ (80019dc <MX_I2C1_Init+0x50>)
 80019ca:	f001 fa7b 	bl	8002ec4 <HAL_I2C_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019d4:	f000 f96c 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	20000360 	.word	0x20000360
 80019e0:	40005400 	.word	0x40005400
 80019e4:	00013880 	.word	0x00013880

080019e8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b08a      	sub	sp, #40	@ 0x28
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ee:	f107 0320 	add.w	r3, r7, #32
 80019f2:	2200      	movs	r2, #0
 80019f4:	601a      	str	r2, [r3, #0]
 80019f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	2200      	movs	r2, #0
 80019fc:	601a      	str	r2, [r3, #0]
 80019fe:	605a      	str	r2, [r3, #4]
 8001a00:	609a      	str	r2, [r3, #8]
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	611a      	str	r2, [r3, #16]
 8001a06:	615a      	str	r2, [r3, #20]
 8001a08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a0a:	4b22      	ldr	r3, [pc, #136]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a12:	4b20      	ldr	r3, [pc, #128]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a18:	4b1e      	ldr	r3, [pc, #120]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a26:	4b1b      	ldr	r3, [pc, #108]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a32:	4818      	ldr	r0, [pc, #96]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a34:	f004 fe4c 	bl	80066d0 <HAL_TIM_PWM_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001a3e:	f000 f937 	bl	8001cb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a4a:	f107 0320 	add.w	r3, r7, #32
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4810      	ldr	r0, [pc, #64]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a52:	f005 fa6f 	bl	8006f34 <HAL_TIMEx_MasterConfigSynchronization>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001a5c:	f000 f928 	bl	8001cb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a60:	2360      	movs	r3, #96	@ 0x60
 8001a62:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	4619      	mov	r1, r3
 8001a76:	4807      	ldr	r0, [pc, #28]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a78:	f004 ff80 	bl	800697c <HAL_TIM_PWM_ConfigChannel>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001a82:	f000 f915 	bl	8001cb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a86:	4803      	ldr	r0, [pc, #12]	@ (8001a94 <MX_TIM2_Init+0xac>)
 8001a88:	f000 fc28 	bl	80022dc <HAL_TIM_MspPostInit>

}
 8001a8c:	bf00      	nop
 8001a8e:	3728      	adds	r7, #40	@ 0x28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	200003b4 	.word	0x200003b4

08001a98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9e:	f107 0310 	add.w	r3, r7, #16
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
 8001aaa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aac:	4b37      	ldr	r3, [pc, #220]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	4a36      	ldr	r2, [pc, #216]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001ab2:	f043 0310 	orr.w	r3, r3, #16
 8001ab6:	6193      	str	r3, [r2, #24]
 8001ab8:	4b34      	ldr	r3, [pc, #208]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	f003 0310 	and.w	r3, r3, #16
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ac4:	4b31      	ldr	r3, [pc, #196]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	4a30      	ldr	r2, [pc, #192]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001aca:	f043 0320 	orr.w	r3, r3, #32
 8001ace:	6193      	str	r3, [r2, #24]
 8001ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	f003 0320 	and.w	r3, r3, #32
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001adc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001ade:	699b      	ldr	r3, [r3, #24]
 8001ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001ae2:	f043 0304 	orr.w	r3, r3, #4
 8001ae6:	6193      	str	r3, [r2, #24]
 8001ae8:	4b28      	ldr	r3, [pc, #160]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	607b      	str	r3, [r7, #4]
 8001af2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af4:	4b25      	ldr	r3, [pc, #148]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001af6:	699b      	ldr	r3, [r3, #24]
 8001af8:	4a24      	ldr	r2, [pc, #144]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001afa:	f043 0308 	orr.w	r3, r3, #8
 8001afe:	6193      	str	r3, [r2, #24]
 8001b00:	4b22      	ldr	r3, [pc, #136]	@ (8001b8c <MX_GPIO_Init+0xf4>)
 8001b02:	699b      	ldr	r3, [r3, #24]
 8001b04:	f003 0308 	and.w	r3, r3, #8
 8001b08:	603b      	str	r3, [r7, #0]
 8001b0a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b12:	481f      	ldr	r0, [pc, #124]	@ (8001b90 <MX_GPIO_Init+0xf8>)
 8001b14:	f001 f9be 	bl	8002e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	2112      	movs	r1, #18
 8001b1c:	481d      	ldr	r0, [pc, #116]	@ (8001b94 <MX_GPIO_Init+0xfc>)
 8001b1e:	f001 f9b9 	bl	8002e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2104      	movs	r1, #4
 8001b26:	481c      	ldr	r0, [pc, #112]	@ (8001b98 <MX_GPIO_Init+0x100>)
 8001b28:	f001 f9b4 	bl	8002e94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b32:	2301      	movs	r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3e:	f107 0310 	add.w	r3, r7, #16
 8001b42:	4619      	mov	r1, r3
 8001b44:	4812      	ldr	r0, [pc, #72]	@ (8001b90 <MX_GPIO_Init+0xf8>)
 8001b46:	f000 ff65 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001b4a:	2312      	movs	r3, #18
 8001b4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5a:	f107 0310 	add.w	r3, r7, #16
 8001b5e:	4619      	mov	r1, r3
 8001b60:	480c      	ldr	r0, [pc, #48]	@ (8001b94 <MX_GPIO_Init+0xfc>)
 8001b62:	f000 ff57 	bl	8002a14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b66:	2304      	movs	r3, #4
 8001b68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2302      	movs	r3, #2
 8001b74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	f107 0310 	add.w	r3, r7, #16
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4806      	ldr	r0, [pc, #24]	@ (8001b98 <MX_GPIO_Init+0x100>)
 8001b7e:	f000 ff49 	bl	8002a14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b82:	bf00      	nop
 8001b84:	3720      	adds	r7, #32
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	40011000 	.word	0x40011000
 8001b94:	40010800 	.word	0x40010800
 8001b98:	40010c00 	.word	0x40010c00

08001b9c <I2C_Reset_Bus>:

/* USER CODE BEGIN 4 */
void I2C_Reset_Bus(I2C_HandleTypeDef *hi2c)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
    // 1. De-initialize the I2C peripheral
    HAL_I2C_DeInit(hi2c);
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f001 fad1 	bl	800314c <HAL_I2C_DeInit>

    // 2. Reconfigure the GPIO pins manually to release stuck lines
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001baa:	f107 030c 	add.w	r3, r7, #12
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb8:	4b28      	ldr	r3, [pc, #160]	@ (8001c5c <I2C_Reset_Bus+0xc0>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	4a27      	ldr	r2, [pc, #156]	@ (8001c5c <I2C_Reset_Bus+0xc0>)
 8001bbe:	f043 0308 	orr.w	r3, r3, #8
 8001bc2:	6193      	str	r3, [r2, #24]
 8001bc4:	4b25      	ldr	r3, [pc, #148]	@ (8001c5c <I2C_Reset_Bus+0xc0>)
 8001bc6:	699b      	ldr	r3, [r3, #24]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	60bb      	str	r3, [r7, #8]
 8001bce:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001bd0:	2311      	movs	r3, #17
 8001bd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	61bb      	str	r3, [r7, #24]

    // SDA = PB7, SCL = PB6
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001bdc:	23c0      	movs	r3, #192	@ 0xc0
 8001bde:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be0:	f107 030c 	add.w	r3, r7, #12
 8001be4:	4619      	mov	r1, r3
 8001be6:	481e      	ldr	r0, [pc, #120]	@ (8001c60 <I2C_Reset_Bus+0xc4>)
 8001be8:	f000 ff14 	bl	8002a14 <HAL_GPIO_Init>

    // 3. Toggle SCL manually to release SDA (9 clock pulses)
    for (int i = 0; i < 9; i++) {
 8001bec:	2300      	movs	r3, #0
 8001bee:	61fb      	str	r3, [r7, #28]
 8001bf0:	e012      	b.n	8001c18 <I2C_Reset_Bus+0x7c>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	2140      	movs	r1, #64	@ 0x40
 8001bf6:	481a      	ldr	r0, [pc, #104]	@ (8001c60 <I2C_Reset_Bus+0xc4>)
 8001bf8:	f001 f94c 	bl	8002e94 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	f000 fd2d 	bl	800265c <HAL_Delay>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2140      	movs	r1, #64	@ 0x40
 8001c06:	4816      	ldr	r0, [pc, #88]	@ (8001c60 <I2C_Reset_Bus+0xc4>)
 8001c08:	f001 f944 	bl	8002e94 <HAL_GPIO_WritePin>
        HAL_Delay(1);
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f000 fd25 	bl	800265c <HAL_Delay>
    for (int i = 0; i < 9; i++) {
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3301      	adds	r3, #1
 8001c16:	61fb      	str	r3, [r7, #28]
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	2b08      	cmp	r3, #8
 8001c1c:	dde9      	ble.n	8001bf2 <I2C_Reset_Bus+0x56>
    }

    // 4. Generate a STOP condition
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2180      	movs	r1, #128	@ 0x80
 8001c22:	480f      	ldr	r0, [pc, #60]	@ (8001c60 <I2C_Reset_Bus+0xc4>)
 8001c24:	f001 f936 	bl	8002e94 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001c28:	2001      	movs	r0, #1
 8001c2a:	f000 fd17 	bl	800265c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001c2e:	2201      	movs	r2, #1
 8001c30:	2140      	movs	r1, #64	@ 0x40
 8001c32:	480b      	ldr	r0, [pc, #44]	@ (8001c60 <I2C_Reset_Bus+0xc4>)
 8001c34:	f001 f92e 	bl	8002e94 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001c38:	2001      	movs	r0, #1
 8001c3a:	f000 fd0f 	bl	800265c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8001c3e:	2201      	movs	r2, #1
 8001c40:	2180      	movs	r1, #128	@ 0x80
 8001c42:	4807      	ldr	r0, [pc, #28]	@ (8001c60 <I2C_Reset_Bus+0xc4>)
 8001c44:	f001 f926 	bl	8002e94 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001c48:	2001      	movs	r0, #1
 8001c4a:	f000 fd07 	bl	800265c <HAL_Delay>

    // 5. Re-initialize I2C
    HAL_I2C_Init(hi2c);
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f001 f938 	bl	8002ec4 <HAL_I2C_Init>
}
 8001c54:	bf00      	nop
 8001c56:	3720      	adds	r7, #32
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	40010c00 	.word	0x40010c00

08001c64 <delay_us>:

void delay_us(uint32_t us) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    uint32_t cycles_per_us = HAL_RCC_GetHCLKFreq() / 1000000; // SysClk MHz
 8001c6c:	f004 fc3e 	bl	80064ec <HAL_RCC_GetHCLKFreq>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca8 <delay_us+0x44>)
 8001c74:	fba2 2303 	umull	r2, r3, r2, r3
 8001c78:	0c9b      	lsrs	r3, r3, #18
 8001c7a:	617b      	str	r3, [r7, #20]
    uint32_t start = DWT->CYCCNT;
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001cac <delay_us+0x48>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	613b      	str	r3, [r7, #16]
    uint32_t delay_cycles = us * cycles_per_us;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	fb02 f303 	mul.w	r3, r2, r3
 8001c8a:	60fb      	str	r3, [r7, #12]
    while ((DWT->CYCCNT - start) < delay_cycles);
 8001c8c:	bf00      	nop
 8001c8e:	4b07      	ldr	r3, [pc, #28]	@ (8001cac <delay_us+0x48>)
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d8f8      	bhi.n	8001c8e <delay_us+0x2a>
}
 8001c9c:	bf00      	nop
 8001c9e:	bf00      	nop
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	431bde83 	.word	0x431bde83
 8001cac:	e0001000 	.word	0xe0001000

08001cb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb4:	b672      	cpsid	i
}
 8001cb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <Error_Handler+0x8>

08001cbc <normalize_angle_error>:
#include "stepper.h"
#include <math.h>
extern void delay_us(uint32_t us);
static float normalize_angle_error(float err) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
    // normalize to [-180, +180)
    while (err > 180.0f)
 8001cc4:	e005      	b.n	8001cd2 <normalize_angle_error+0x16>
    	err -= 360.0f;
 8001cc6:	4910      	ldr	r1, [pc, #64]	@ (8001d08 <normalize_angle_error+0x4c>)
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7fe feeb 	bl	8000aa4 <__aeabi_fsub>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	607b      	str	r3, [r7, #4]
    while (err > 180.0f)
 8001cd2:	490e      	ldr	r1, [pc, #56]	@ (8001d0c <normalize_angle_error+0x50>)
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff f9ab 	bl	8001030 <__aeabi_fcmpgt>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1f2      	bne.n	8001cc6 <normalize_angle_error+0xa>
    while (err <= -180.0f)
 8001ce0:	e005      	b.n	8001cee <normalize_angle_error+0x32>
    	err += 360.0f;
 8001ce2:	4909      	ldr	r1, [pc, #36]	@ (8001d08 <normalize_angle_error+0x4c>)
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7fe fedf 	bl	8000aa8 <__addsf3>
 8001cea:	4603      	mov	r3, r0
 8001cec:	607b      	str	r3, [r7, #4]
    while (err <= -180.0f)
 8001cee:	4908      	ldr	r1, [pc, #32]	@ (8001d10 <normalize_angle_error+0x54>)
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff f989 	bl	8001008 <__aeabi_fcmple>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1f2      	bne.n	8001ce2 <normalize_angle_error+0x26>
    return err;
 8001cfc:	687b      	ldr	r3, [r7, #4]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	43b40000 	.word	0x43b40000
 8001d0c:	43340000 	.word	0x43340000
 8001d10:	c3340000 	.word	0xc3340000

08001d14 <Stepper_GetTimerClockHz>:

// NOTE: This helper assumes TIM2 (APB1) for timer clock calculation. If using APB2 timers or different MCU,
// update to compute timer clock properly. For generality we compute by checking which bus TIM is on.
static uint32_t Stepper_GetTimerClockHz(TIM_HandleTypeDef *htim) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
    // Simplified: TIM2 is on PCLK1 for many STM32 families. Adjust if needed.
    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d1c:	f004 fbf0 	bl	8006500 <HAL_RCC_GetPCLK1Freq>
 8001d20:	60f8      	str	r0, [r7, #12]
    // If APB1 prescaler != 1, timer clocks run at 2x PCLK1.
    // The HAL function does not provide prescaler value, but we can check RCC registers (portable-ish).
    // For simplicity we assume timer clock equals pclk1 * (APB prescaler == 1 ? 1 : 2).
    uint32_t presc = (RCC->CFGR & RCC_CFGR_PPRE1) ? 2u : 1u; // crude; on some MCUs different masks; adjust if wrong.
 8001d22:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <Stepper_GetTimerClockHz+0x34>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <Stepper_GetTimerClockHz+0x1e>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e000      	b.n	8001d34 <Stepper_GetTimerClockHz+0x20>
 8001d32:	2301      	movs	r3, #1
 8001d34:	60bb      	str	r3, [r7, #8]
    return pclk1 * presc;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	fb02 f303 	mul.w	r3, r2, r3
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40021000 	.word	0x40021000

08001d4c <Stepper_Init>:

void Stepper_Init(const Stepper_Config_t *cfg, Stepper_State_t *state) {
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
    (void)cfg;
    if (state) {
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d013      	beq.n	8001d84 <Stepper_Init+0x38>
        state->integral = 0.0f;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
        state->previous_angle_deg = 0.0f;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	605a      	str	r2, [r3, #4]
        state->previous_error = 0.0f;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	f04f 0200 	mov.w	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
        state->last_tick = HAL_GetTick();
 8001d74:	f000 fc68 	bl	8002648 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	60da      	str	r2, [r3, #12]
        state->current_dir = 0;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	2200      	movs	r2, #0
 8001d82:	741a      	strb	r2, [r3, #16]
    }
}
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <Stepper_Update>:

// Main non-blocking update: call from while(1)
HAL_StatusTypeDef Stepper_Update(const Stepper_Config_t *cfg, Stepper_State_t *state) {
 8001d8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d90:	b095      	sub	sp, #84	@ 0x54
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	6039      	str	r1, [r7, #0]
    if (!cfg || !state)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d002      	beq.n	8001da4 <Stepper_Update+0x18>
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d101      	bne.n	8001da8 <Stepper_Update+0x1c>
    	return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e1dc      	b.n	8002162 <Stepper_Update+0x3d6>

    uint32_t now = HAL_GetTick();
 8001da8:	f000 fc4e 	bl	8002648 <HAL_GetTick>
 8001dac:	6378      	str	r0, [r7, #52]	@ 0x34
    uint32_t dt_ms = now - state->last_tick;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (dt_ms < cfg->control_interval_ms)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d201      	bcs.n	8001dc6 <Stepper_Update+0x3a>
    	return HAL_OK; // not time yet
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e1cd      	b.n	8002162 <Stepper_Update+0x3d6>

    state->last_tick = now;
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001dca:	60da      	str	r2, [r3, #12]
    float dt = (float)dt_ms / 1000.0f;
 8001dcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001dce:	f7fe ff1b 	bl	8000c08 <__aeabi_ui2f>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4981      	ldr	r1, [pc, #516]	@ (8001fdc <Stepper_Update+0x250>)
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff f822 	bl	8000e20 <__aeabi_fdiv>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	62fb      	str	r3, [r7, #44]	@ 0x2c

    float measured_deg;
    HAL_StatusTypeDef res = AS5600_ReadAngle_deg(cfg->hi2c, &measured_deg);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	f107 020c 	add.w	r2, r7, #12
 8001de8:	4611      	mov	r1, r2
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff fb14 	bl	8001418 <AS5600_ReadAngle_deg>
 8001df0:	4603      	mov	r3, r0
 8001df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (res != HAL_OK) return res;
 8001df6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d002      	beq.n	8001e04 <Stepper_Update+0x78>
 8001dfe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001e02:	e1ae      	b.n	8002162 <Stepper_Update+0x3d6>

    // compute shortest angle error
    float error = normalize_angle_error(cfg->target_angle_deg - measured_deg);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	695b      	ldr	r3, [r3, #20]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	4611      	mov	r1, r2
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fe49 	bl	8000aa4 <__aeabi_fsub>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff51 	bl	8001cbc <normalize_angle_error>
 8001e1a:	6278      	str	r0, [r7, #36]	@ 0x24
    state->previous_angle_deg = measured_deg;
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	605a      	str	r2, [r3, #4]
    // if within tolerance => stop PWM and reset integral
    if (fabsf(error) <= cfg->angle_tolerance_deg) {
 8001e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e24:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4610      	mov	r0, r2
 8001e30:	f7ff f8ea 	bl	8001008 <__aeabi_fcmple>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d010      	beq.n	8001e5c <Stepper_Update+0xd0>
        // stop PWM output (safe stop)
        HAL_TIM_PWM_Stop(cfg->htim_step, cfg->step_channel);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	4619      	mov	r1, r3
 8001e44:	4610      	mov	r0, r2
 8001e46:	f004 fd35 	bl	80068b4 <HAL_TIM_PWM_Stop>
        state->integral = 0.0f;
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
        state->previous_error = error;
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e56:	609a      	str	r2, [r3, #8]
        return HAL_OK;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	e182      	b.n	8002162 <Stepper_Update+0x3d6>
    }

    // PID
    state->integral += error * dt;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681e      	ldr	r6, [r3, #0]
 8001e60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001e62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001e64:	f7fe ff28 	bl	8000cb8 <__aeabi_fmul>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4630      	mov	r0, r6
 8001e6e:	f7fe fe1b 	bl	8000aa8 <__addsf3>
 8001e72:	4603      	mov	r3, r0
 8001e74:	461a      	mov	r2, r3
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	601a      	str	r2, [r3, #0]
    // anti-windup clamp
    float i_max = cfg->max_steps_per_sec * 360.0f / cfg->steps_per_rev; // arbitrary scaling limit
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7e:	4958      	ldr	r1, [pc, #352]	@ (8001fe0 <Stepper_Update+0x254>)
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7fe ff19 	bl	8000cb8 <__aeabi_fmul>
 8001e86:	4603      	mov	r3, r0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	699b      	ldr	r3, [r3, #24]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4610      	mov	r0, r2
 8001e92:	f7fe ffc5 	bl	8000e20 <__aeabi_fdiv>
 8001e96:	4603      	mov	r3, r0
 8001e98:	623b      	str	r3, [r7, #32]
    if (state->integral > i_max) state->integral = i_max;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	6a38      	ldr	r0, [r7, #32]
 8001ea2:	f7ff f8a7 	bl	8000ff4 <__aeabi_fcmplt>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d002      	beq.n	8001eb2 <Stepper_Update+0x126>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6a3a      	ldr	r2, [r7, #32]
 8001eb0:	601a      	str	r2, [r3, #0]
    if (state->integral < -i_max) state->integral = -i_max;
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
 8001eb8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4610      	mov	r0, r2
 8001ec0:	f7ff f898 	bl	8000ff4 <__aeabi_fcmplt>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d004      	beq.n	8001ed4 <Stepper_Update+0x148>
 8001eca:	6a3b      	ldr	r3, [r7, #32]
 8001ecc:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	601a      	str	r2, [r3, #0]

    float derivative = (error - state->previous_error) / dt;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	4619      	mov	r1, r3
 8001eda:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001edc:	f7fe fde2 	bl	8000aa4 <__aeabi_fsub>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7fe ff9b 	bl	8000e20 <__aeabi_fdiv>
 8001eea:	4603      	mov	r3, r0
 8001eec:	61fb      	str	r3, [r7, #28]
    float pid_output = cfg->kp * error + cfg->ki * state->integral + cfg->kd * derivative;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fedf 	bl	8000cb8 <__aeabi_fmul>
 8001efa:	4603      	mov	r3, r0
 8001efc:	461e      	mov	r6, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a1a      	ldr	r2, [r3, #32]
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4619      	mov	r1, r3
 8001f08:	4610      	mov	r0, r2
 8001f0a:	f7fe fed5 	bl	8000cb8 <__aeabi_fmul>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	4619      	mov	r1, r3
 8001f12:	4630      	mov	r0, r6
 8001f14:	f7fe fdc8 	bl	8000aa8 <__addsf3>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	461e      	mov	r6, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f20:	69f9      	ldr	r1, [r7, #28]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7fe fec8 	bl	8000cb8 <__aeabi_fmul>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4630      	mov	r0, r6
 8001f2e:	f7fe fdbb 	bl	8000aa8 <__addsf3>
 8001f32:	4603      	mov	r3, r0
 8001f34:	61bb      	str	r3, [r7, #24]
    state->previous_error = error;
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f3a:	609a      	str	r2, [r3, #8]

    // pid_output is in degrees per second (interpretation). We'll map to steps/sec:
    // steps/sec = abs(pid_output) * steps_per_rev / 360
    float steps_per_sec = fabsf(pid_output) * cfg->steps_per_rev / 360.0f;
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	699b      	ldr	r3, [r3, #24]
 8001f46:	4619      	mov	r1, r3
 8001f48:	4610      	mov	r0, r2
 8001f4a:	f7fe feb5 	bl	8000cb8 <__aeabi_fmul>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	4923      	ldr	r1, [pc, #140]	@ (8001fe0 <Stepper_Update+0x254>)
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe ff64 	bl	8000e20 <__aeabi_fdiv>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // clamp
    if (steps_per_sec > cfg->max_steps_per_sec)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f60:	4619      	mov	r1, r3
 8001f62:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001f64:	f7ff f864 	bl	8001030 <__aeabi_fcmpgt>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d002      	beq.n	8001f74 <Stepper_Update+0x1e8>
    	steps_per_sec = cfg->max_steps_per_sec;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f72:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (steps_per_sec < 1.0f)
 8001f74:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001f78:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001f7a:	f7ff f83b 	bl	8000ff4 <__aeabi_fcmplt>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d002      	beq.n	8001f8a <Stepper_Update+0x1fe>
    	steps_per_sec = 1.0f;
 8001f84:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001f88:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // set direction
    if (pid_output >= 0.0f) {
 8001f8a:	f04f 0100 	mov.w	r1, #0
 8001f8e:	69b8      	ldr	r0, [r7, #24]
 8001f90:	f7ff f844 	bl	800101c <__aeabi_fcmpge>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d024      	beq.n	8001fe4 <Stepper_Update+0x258>
    	if (state->current_dir != 1) {
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d043      	beq.n	800202c <Stepper_Update+0x2a0>
    	    	        HAL_TIM_PWM_Stop(cfg->htim_step, TIM_CHANNEL_1);     // stop pulses
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f004 fc82 	bl	80068b4 <HAL_TIM_PWM_Stop>
    	    	        HAL_GPIO_WritePin(cfg->dir_port, cfg->dir_pin, GPIO_PIN_SET); // set CW
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6898      	ldr	r0, [r3, #8]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	899b      	ldrh	r3, [r3, #12]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f000 ff6a 	bl	8002e94 <HAL_GPIO_WritePin>
    	    	        delay_us(20);  // allow DIR to latch
 8001fc0:	2014      	movs	r0, #20
 8001fc2:	f7ff fe4f 	bl	8001c64 <delay_us>
    	    	        HAL_TIM_PWM_Start(cfg->htim_step,TIM_CHANNEL_1);    // restart pulses
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 fbcf 	bl	8006770 <HAL_TIM_PWM_Start>
    	    	        state->current_dir = 1;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	741a      	strb	r2, [r3, #16]
 8001fd8:	e028      	b.n	800202c <Stepper_Update+0x2a0>
 8001fda:	bf00      	nop
 8001fdc:	447a0000 	.word	0x447a0000
 8001fe0:	43b40000 	.word	0x43b40000
    	    	    }
    } else {
    	if (state->current_dir != -1) {
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001fea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fee:	d01d      	beq.n	800202c <Stepper_Update+0x2a0>
    	    	        HAL_TIM_PWM_Stop(cfg->htim_step, cfg->step_channel);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	f004 fc5a 	bl	80068b4 <HAL_TIM_PWM_Stop>
    	    	        HAL_GPIO_WritePin(cfg->dir_port, cfg->dir_pin, GPIO_PIN_RESET); // set CCW
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6898      	ldr	r0, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	899b      	ldrh	r3, [r3, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	4619      	mov	r1, r3
 800200c:	f000 ff42 	bl	8002e94 <HAL_GPIO_WritePin>
    	    	        delay_us(20);
 8002010:	2014      	movs	r0, #20
 8002012:	f7ff fe27 	bl	8001c64 <delay_us>
    	    	        HAL_TIM_PWM_Start(cfg->htim_step, cfg->step_channel);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	4619      	mov	r1, r3
 8002020:	4610      	mov	r0, r2
 8002022:	f004 fba5 	bl	8006770 <HAL_TIM_PWM_Start>
    	    	        state->current_dir = -1;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	22ff      	movs	r2, #255	@ 0xff
 800202a:	741a      	strb	r2, [r3, #16]
    	    }
    }

    // compute timer ARR for desired frequency (steps_per_sec)
    // For PWM frequency = steps_per_sec, with 50% duty
    uint32_t timer_clock = Stepper_GetTimerClockHz(cfg->htim_step); // Hz
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fe6f 	bl	8001d14 <Stepper_GetTimerClockHz>
 8002036:	6178      	str	r0, [r7, #20]
    uint32_t prescaler = cfg->htim_step->Instance->PSC; // we'll try keep existing PSC
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002040:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (prescaler == 0)
 8002042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002044:	2b00      	cmp	r3, #0
 8002046:	d101      	bne.n	800204c <Stepper_Update+0x2c0>
    	prescaler = 0; // if not set, assume 0
 8002048:	2300      	movs	r3, #0
 800204a:	64bb      	str	r3, [r7, #72]	@ 0x48

    // compute arr: frequency = timer_clock / ((PSC+1)*(ARR+1))
    // => ARR = (timer_clock / ((PSC+1)*frequency)) - 1
    uint32_t denom = (uint32_t)((prescaler + 1) * steps_per_sec);
 800204c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800204e:	3301      	adds	r3, #1
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fdd9 	bl	8000c08 <__aeabi_ui2f>
 8002056:	4603      	mov	r3, r0
 8002058:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800205a:	4618      	mov	r0, r3
 800205c:	f7fe fe2c 	bl	8000cb8 <__aeabi_fmul>
 8002060:	4603      	mov	r3, r0
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff f814 	bl	8001090 <__aeabi_f2uiz>
 8002068:	4603      	mov	r3, r0
 800206a:	613b      	str	r3, [r7, #16]
    uint32_t arr;
    if (denom == 0)
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d103      	bne.n	800207a <Stepper_Update+0x2ee>
    	arr = 0xFFFF;
 8002072:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002076:	647b      	str	r3, [r7, #68]	@ 0x44
 8002078:	e020      	b.n	80020bc <Stepper_Update+0x330>
    else {
        uint64_t tmp = (uint64_t)timer_clock * 1ull;
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	2200      	movs	r2, #0
 800207e:	461c      	mov	r4, r3
 8002080:	4615      	mov	r5, r2
 8002082:	e9c7 450e 	strd	r4, r5, [r7, #56]	@ 0x38
        tmp = tmp / denom;
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	2200      	movs	r2, #0
 800208a:	4698      	mov	r8, r3
 800208c:	4691      	mov	r9, r2
 800208e:	4642      	mov	r2, r8
 8002090:	464b      	mov	r3, r9
 8002092:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002096:	f7ff f81b 	bl	80010d0 <__aeabi_uldivmod>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        if (tmp == 0) tmp = 1;
 80020a2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80020a6:	4313      	orrs	r3, r2
 80020a8:	d105      	bne.n	80020b6 <Stepper_Update+0x32a>
 80020aa:	f04f 0201 	mov.w	r2, #1
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        arr = (uint32_t)(tmp - 1);
 80020b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020b8:	3b01      	subs	r3, #1
 80020ba:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    if (arr > 0xFFFF)
 80020bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020c2:	d302      	bcc.n	80020ca <Stepper_Update+0x33e>
    	arr = 0xFFFF; // keep in 16-bit ARR range (or 32-bit depending on timer)
 80020c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020c8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (arr < 10)
 80020ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020cc:	2b09      	cmp	r3, #9
 80020ce:	d801      	bhi.n	80020d4 <Stepper_Update+0x348>
    	arr = 10;
 80020d0:	230a      	movs	r3, #10
 80020d2:	647b      	str	r3, [r7, #68]	@ 0x44

    // write ARR and CCRx
    // NOTE: ensure channel mapping; this code assumes TIM_CHANNEL_1 -> CCR1, etc.
    // We set CCR = ARR/2 for ~50% duty
    __HAL_TIM_DISABLE(cfg->htim_step);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6a1a      	ldr	r2, [r3, #32]
 80020dc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80020e0:	4013      	ands	r3, r2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d112      	bne.n	800210c <Stepper_Update+0x380>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6a1a      	ldr	r2, [r3, #32]
 80020ee:	f240 4344 	movw	r3, #1092	@ 0x444
 80020f2:	4013      	ands	r3, r2
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d109      	bne.n	800210c <Stepper_Update+0x380>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0201 	bic.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]
    cfg->htim_step->Instance->PSC = prescaler;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002114:	629a      	str	r2, [r3, #40]	@ 0x28
    cfg->htim_step->Instance->ARR = arr;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800211e:	62da      	str	r2, [r3, #44]	@ 0x2c

    // set CCR for the configured channel
    // Set CCR1 for 50% duty cycle (pulse width)
    cfg->htim_step->Instance->CCR1 = arr / 2;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002128:	0852      	lsrs	r2, r2, #1
 800212a:	635a      	str	r2, [r3, #52]	@ 0x34

    // Re-enable timer
    __HAL_TIM_ENABLE(cfg->htim_step);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f042 0201 	orr.w	r2, r2, #1
 800213e:	601a      	str	r2, [r3, #0]

    __HAL_TIM_ENABLE(cfg->htim_step);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]

    // start PWM on channel (non-blocking)
   // HAL_TIM_PWM_Start(cfg->htim_step, cfg->step_channel);
    HAL_TIM_PWM_Start(cfg->htim_step, TIM_CHANNEL_1);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f004 fb08 	bl	8006770 <HAL_TIM_PWM_Start>
    return HAL_OK;
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3754      	adds	r7, #84	@ 0x54
 8002166:	46bd      	mov	sp, r7
 8002168:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800216c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002172:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <HAL_MspInit+0x5c>)
 8002174:	699b      	ldr	r3, [r3, #24]
 8002176:	4a14      	ldr	r2, [pc, #80]	@ (80021c8 <HAL_MspInit+0x5c>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	6193      	str	r3, [r2, #24]
 800217e:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <HAL_MspInit+0x5c>)
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800218a:	4b0f      	ldr	r3, [pc, #60]	@ (80021c8 <HAL_MspInit+0x5c>)
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	4a0e      	ldr	r2, [pc, #56]	@ (80021c8 <HAL_MspInit+0x5c>)
 8002190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002194:	61d3      	str	r3, [r2, #28]
 8002196:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <HAL_MspInit+0x5c>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021a2:	4b0a      	ldr	r3, [pc, #40]	@ (80021cc <HAL_MspInit+0x60>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	4a04      	ldr	r2, [pc, #16]	@ (80021cc <HAL_MspInit+0x60>)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40010000 	.word	0x40010000

080021d0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b088      	sub	sp, #32
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d8:	f107 0310 	add.w	r3, r7, #16
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a19      	ldr	r2, [pc, #100]	@ (8002250 <HAL_I2C_MspInit+0x80>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d12b      	bne.n	8002248 <HAL_I2C_MspInit+0x78>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f0:	4b18      	ldr	r3, [pc, #96]	@ (8002254 <HAL_I2C_MspInit+0x84>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a17      	ldr	r2, [pc, #92]	@ (8002254 <HAL_I2C_MspInit+0x84>)
 80021f6:	f043 0308 	orr.w	r3, r3, #8
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b15      	ldr	r3, [pc, #84]	@ (8002254 <HAL_I2C_MspInit+0x84>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f003 0308 	and.w	r3, r3, #8
 8002204:	60fb      	str	r3, [r7, #12]
 8002206:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002208:	23c0      	movs	r3, #192	@ 0xc0
 800220a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800220c:	2312      	movs	r3, #18
 800220e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002210:	2303      	movs	r3, #3
 8002212:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002214:	f107 0310 	add.w	r3, r7, #16
 8002218:	4619      	mov	r1, r3
 800221a:	480f      	ldr	r0, [pc, #60]	@ (8002258 <HAL_I2C_MspInit+0x88>)
 800221c:	f000 fbfa 	bl	8002a14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <HAL_I2C_MspInit+0x84>)
 8002222:	69db      	ldr	r3, [r3, #28]
 8002224:	4a0b      	ldr	r2, [pc, #44]	@ (8002254 <HAL_I2C_MspInit+0x84>)
 8002226:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800222a:	61d3      	str	r3, [r2, #28]
 800222c:	4b09      	ldr	r3, [pc, #36]	@ (8002254 <HAL_I2C_MspInit+0x84>)
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002238:	2200      	movs	r2, #0
 800223a:	2100      	movs	r1, #0
 800223c:	2020      	movs	r0, #32
 800223e:	f000 fb2c 	bl	800289a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002242:	2020      	movs	r0, #32
 8002244:	f000 fb45 	bl	80028d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002248:	bf00      	nop
 800224a:	3720      	adds	r7, #32
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40005400 	.word	0x40005400
 8002254:	40021000 	.word	0x40021000
 8002258:	40010c00 	.word	0x40010c00

0800225c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a0b      	ldr	r2, [pc, #44]	@ (8002298 <HAL_I2C_MspDeInit+0x3c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d110      	bne.n	8002290 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800226e:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <HAL_I2C_MspDeInit+0x40>)
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	4a0a      	ldr	r2, [pc, #40]	@ (800229c <HAL_I2C_MspDeInit+0x40>)
 8002274:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002278:	61d3      	str	r3, [r2, #28]

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800227a:	2140      	movs	r1, #64	@ 0x40
 800227c:	4808      	ldr	r0, [pc, #32]	@ (80022a0 <HAL_I2C_MspDeInit+0x44>)
 800227e:	f000 fd4d 	bl	8002d1c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002282:	2180      	movs	r1, #128	@ 0x80
 8002284:	4806      	ldr	r0, [pc, #24]	@ (80022a0 <HAL_I2C_MspDeInit+0x44>)
 8002286:	f000 fd49 	bl	8002d1c <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800228a:	2020      	movs	r0, #32
 800228c:	f000 fb2f 	bl	80028ee <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40005400 	.word	0x40005400
 800229c:	40021000 	.word	0x40021000
 80022a0:	40010c00 	.word	0x40010c00

080022a4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022b4:	d10b      	bne.n	80022ce <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022b6:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <HAL_TIM_PWM_MspInit+0x34>)
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	4a07      	ldr	r2, [pc, #28]	@ (80022d8 <HAL_TIM_PWM_MspInit+0x34>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	61d3      	str	r3, [r2, #28]
 80022c2:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <HAL_TIM_PWM_MspInit+0x34>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80022ce:	bf00      	nop
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr
 80022d8:	40021000 	.word	0x40021000

080022dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b088      	sub	sp, #32
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022fa:	d117      	bne.n	800232c <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <HAL_TIM_MspPostInit+0x58>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	4a0c      	ldr	r2, [pc, #48]	@ (8002334 <HAL_TIM_MspPostInit+0x58>)
 8002302:	f043 0304 	orr.w	r3, r3, #4
 8002306:	6193      	str	r3, [r2, #24]
 8002308:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <HAL_TIM_MspPostInit+0x58>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f003 0304 	and.w	r3, r3, #4
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002314:	2301      	movs	r3, #1
 8002316:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002318:	2302      	movs	r3, #2
 800231a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231c:	2302      	movs	r3, #2
 800231e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002320:	f107 0310 	add.w	r3, r7, #16
 8002324:	4619      	mov	r1, r3
 8002326:	4804      	ldr	r0, [pc, #16]	@ (8002338 <HAL_TIM_MspPostInit+0x5c>)
 8002328:	f000 fb74 	bl	8002a14 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800232c:	bf00      	nop
 800232e:	3720      	adds	r7, #32
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	40010800 	.word	0x40010800

0800233c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <NMI_Handler+0x4>

08002344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002348:	bf00      	nop
 800234a:	e7fd      	b.n	8002348 <HardFault_Handler+0x4>

0800234c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002350:	bf00      	nop
 8002352:	e7fd      	b.n	8002350 <MemManage_Handler+0x4>

08002354 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002358:	bf00      	nop
 800235a:	e7fd      	b.n	8002358 <BusFault_Handler+0x4>

0800235c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <UsageFault_Handler+0x4>

08002364 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr

0800237c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800238c:	f000 f94a 	bl	8002624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}

08002394 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002398:	4802      	ldr	r0, [pc, #8]	@ (80023a4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800239a:	f002 f8a2 	bl	80044e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	200011a8 	.word	0x200011a8

080023a8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80023ac:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <I2C1_ER_IRQHandler+0x10>)
 80023ae:	f001 f985 	bl	80036bc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	20000360 	.word	0x20000360

080023bc <_getpid>:
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
 80023c0:	2301      	movs	r3, #1
 80023c2:	4618      	mov	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr

080023ca <_kill>:
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
 80023d4:	f009 ffc8 	bl	800c368 <__errno>
 80023d8:	4603      	mov	r3, r0
 80023da:	2216      	movs	r2, #22
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <_exit>:
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
 80023f2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff ffe7 	bl	80023ca <_kill>
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <_exit+0x12>

08002400 <_read>:
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
 800240c:	2300      	movs	r3, #0
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	e00a      	b.n	8002428 <_read+0x28>
 8002412:	f3af 8000 	nop.w
 8002416:	4601      	mov	r1, r0
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	60ba      	str	r2, [r7, #8]
 800241e:	b2ca      	uxtb	r2, r1
 8002420:	701a      	strb	r2, [r3, #0]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	3301      	adds	r3, #1
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	429a      	cmp	r2, r3
 800242e:	dbf0      	blt.n	8002412 <_read+0x12>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <_write>:
 800243a:	b580      	push	{r7, lr}
 800243c:	b086      	sub	sp, #24
 800243e:	af00      	add	r7, sp, #0
 8002440:	60f8      	str	r0, [r7, #12]
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	607a      	str	r2, [r7, #4]
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	e009      	b.n	8002460 <_write+0x26>
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	1c5a      	adds	r2, r3, #1
 8002450:	60ba      	str	r2, [r7, #8]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f3af 8000 	nop.w
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	3301      	adds	r3, #1
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	429a      	cmp	r2, r3
 8002466:	dbf1      	blt.n	800244c <_write+0x12>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4618      	mov	r0, r3
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <_close>:
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800247e:	4618      	mov	r0, r3
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <_fstat>:
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	2300      	movs	r3, #0
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr

080024a6 <_isatty>:
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
 80024ae:	2301      	movs	r3, #1
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr

080024ba <_lseek>:
 80024ba:	b480      	push	{r7}
 80024bc:	b085      	sub	sp, #20
 80024be:	af00      	add	r7, sp, #0
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	2300      	movs	r3, #0
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr
	...

080024d4 <_sbrk>:
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <_sbrk+0x5c>)
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <_sbrk+0x60>)
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	617b      	str	r3, [r7, #20]
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	613b      	str	r3, [r7, #16]
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <_sbrk+0x22>
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <_sbrk+0x64>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	@ (800253c <_sbrk+0x68>)
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <_sbrk+0x64>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	429a      	cmp	r2, r3
 8002502:	d207      	bcs.n	8002514 <_sbrk+0x40>
 8002504:	f009 ff30 	bl	800c368 <__errno>
 8002508:	4603      	mov	r3, r0
 800250a:	220c      	movs	r2, #12
 800250c:	601a      	str	r2, [r3, #0]
 800250e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002512:	e009      	b.n	8002528 <_sbrk+0x54>
 8002514:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <_sbrk+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	60fb      	str	r3, [r7, #12]
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <_sbrk+0x64>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	4a05      	ldr	r2, [pc, #20]	@ (8002538 <_sbrk+0x64>)
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20005000 	.word	0x20005000
 8002534:	00000400 	.word	0x00000400
 8002538:	20000450 	.word	0x20000450
 800253c:	200017f0 	.word	0x200017f0

08002540 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800254c:	f7ff fff8 	bl	8002540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002550:	480b      	ldr	r0, [pc, #44]	@ (8002580 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002552:	490c      	ldr	r1, [pc, #48]	@ (8002584 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002554:	4a0c      	ldr	r2, [pc, #48]	@ (8002588 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002558:	e002      	b.n	8002560 <LoopCopyDataInit>

0800255a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800255a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800255c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800255e:	3304      	adds	r3, #4

08002560 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002560:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002562:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002564:	d3f9      	bcc.n	800255a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002566:	4a09      	ldr	r2, [pc, #36]	@ (800258c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002568:	4c09      	ldr	r4, [pc, #36]	@ (8002590 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800256a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800256c:	e001      	b.n	8002572 <LoopFillZerobss>

0800256e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800256e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002570:	3204      	adds	r2, #4

08002572 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002572:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002574:	d3fb      	bcc.n	800256e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002576:	f009 fefd 	bl	800c374 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800257a:	f7ff f8f9 	bl	8001770 <main>
  bx lr
 800257e:	4770      	bx	lr
  ldr r0, =_sdata
 8002580:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002584:	20000344 	.word	0x20000344
  ldr r2, =_sidata
 8002588:	0800ea20 	.word	0x0800ea20
  ldr r2, =_sbss
 800258c:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 8002590:	200017ec 	.word	0x200017ec

08002594 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002594:	e7fe      	b.n	8002594 <ADC1_2_IRQHandler>
	...

08002598 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800259c:	4b08      	ldr	r3, [pc, #32]	@ (80025c0 <HAL_Init+0x28>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a07      	ldr	r2, [pc, #28]	@ (80025c0 <HAL_Init+0x28>)
 80025a2:	f043 0310 	orr.w	r3, r3, #16
 80025a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025a8:	2003      	movs	r0, #3
 80025aa:	f000 f96b 	bl	8002884 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025ae:	200f      	movs	r0, #15
 80025b0:	f000 f808 	bl	80025c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025b4:	f7ff fdda 	bl	800216c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40022000 	.word	0x40022000

080025c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025cc:	4b12      	ldr	r3, [pc, #72]	@ (8002618 <HAL_InitTick+0x54>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b12      	ldr	r3, [pc, #72]	@ (800261c <HAL_InitTick+0x58>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	4619      	mov	r1, r3
 80025d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025da:	fbb3 f3f1 	udiv	r3, r3, r1
 80025de:	fbb2 f3f3 	udiv	r3, r2, r3
 80025e2:	4618      	mov	r0, r3
 80025e4:	f000 f991 	bl	800290a <HAL_SYSTICK_Config>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e00e      	b.n	8002610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b0f      	cmp	r3, #15
 80025f6:	d80a      	bhi.n	800260e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025f8:	2200      	movs	r2, #0
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002600:	f000 f94b 	bl	800289a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002604:	4a06      	ldr	r2, [pc, #24]	@ (8002620 <HAL_InitTick+0x5c>)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	e000      	b.n	8002610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
}
 8002610:	4618      	mov	r0, r3
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20000000 	.word	0x20000000
 800261c:	20000008 	.word	0x20000008
 8002620:	20000004 	.word	0x20000004

08002624 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002628:	4b05      	ldr	r3, [pc, #20]	@ (8002640 <HAL_IncTick+0x1c>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	461a      	mov	r2, r3
 800262e:	4b05      	ldr	r3, [pc, #20]	@ (8002644 <HAL_IncTick+0x20>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4413      	add	r3, r2
 8002634:	4a03      	ldr	r2, [pc, #12]	@ (8002644 <HAL_IncTick+0x20>)
 8002636:	6013      	str	r3, [r2, #0]
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	bc80      	pop	{r7}
 800263e:	4770      	bx	lr
 8002640:	20000008 	.word	0x20000008
 8002644:	20000454 	.word	0x20000454

08002648 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  return uwTick;
 800264c:	4b02      	ldr	r3, [pc, #8]	@ (8002658 <HAL_GetTick+0x10>)
 800264e:	681b      	ldr	r3, [r3, #0]
}
 8002650:	4618      	mov	r0, r3
 8002652:	46bd      	mov	sp, r7
 8002654:	bc80      	pop	{r7}
 8002656:	4770      	bx	lr
 8002658:	20000454 	.word	0x20000454

0800265c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002664:	f7ff fff0 	bl	8002648 <HAL_GetTick>
 8002668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002674:	d005      	beq.n	8002682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002676:	4b0a      	ldr	r3, [pc, #40]	@ (80026a0 <HAL_Delay+0x44>)
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	461a      	mov	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4413      	add	r3, r2
 8002680:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002682:	bf00      	nop
 8002684:	f7ff ffe0 	bl	8002648 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	429a      	cmp	r2, r3
 8002692:	d8f7      	bhi.n	8002684 <HAL_Delay+0x28>
  {
  }
}
 8002694:	bf00      	nop
 8002696:	bf00      	nop
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000008 	.word	0x20000008

080026a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026b4:	4b0c      	ldr	r3, [pc, #48]	@ (80026e8 <__NVIC_SetPriorityGrouping+0x44>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026c0:	4013      	ands	r3, r2
 80026c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026d6:	4a04      	ldr	r2, [pc, #16]	@ (80026e8 <__NVIC_SetPriorityGrouping+0x44>)
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	60d3      	str	r3, [r2, #12]
}
 80026dc:	bf00      	nop
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026f0:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <__NVIC_GetPriorityGrouping+0x18>)
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	f003 0307 	and.w	r3, r3, #7
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bc80      	pop	{r7}
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000ed00 	.word	0xe000ed00

08002708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	2b00      	cmp	r3, #0
 8002718:	db0b      	blt.n	8002732 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800271a:	79fb      	ldrb	r3, [r7, #7]
 800271c:	f003 021f 	and.w	r2, r3, #31
 8002720:	4906      	ldr	r1, [pc, #24]	@ (800273c <__NVIC_EnableIRQ+0x34>)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	095b      	lsrs	r3, r3, #5
 8002728:	2001      	movs	r0, #1
 800272a:	fa00 f202 	lsl.w	r2, r0, r2
 800272e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002732:	bf00      	nop
 8002734:	370c      	adds	r7, #12
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	e000e100 	.word	0xe000e100

08002740 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800274a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274e:	2b00      	cmp	r3, #0
 8002750:	db12      	blt.n	8002778 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	f003 021f 	and.w	r2, r3, #31
 8002758:	490a      	ldr	r1, [pc, #40]	@ (8002784 <__NVIC_DisableIRQ+0x44>)
 800275a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275e:	095b      	lsrs	r3, r3, #5
 8002760:	2001      	movs	r0, #1
 8002762:	fa00 f202 	lsl.w	r2, r0, r2
 8002766:	3320      	adds	r3, #32
 8002768:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800276c:	f3bf 8f4f 	dsb	sy
}
 8002770:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002772:	f3bf 8f6f 	isb	sy
}
 8002776:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000e100 	.word	0xe000e100

08002788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	6039      	str	r1, [r7, #0]
 8002792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002798:	2b00      	cmp	r3, #0
 800279a:	db0a      	blt.n	80027b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	b2da      	uxtb	r2, r3
 80027a0:	490c      	ldr	r1, [pc, #48]	@ (80027d4 <__NVIC_SetPriority+0x4c>)
 80027a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a6:	0112      	lsls	r2, r2, #4
 80027a8:	b2d2      	uxtb	r2, r2
 80027aa:	440b      	add	r3, r1
 80027ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027b0:	e00a      	b.n	80027c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	4908      	ldr	r1, [pc, #32]	@ (80027d8 <__NVIC_SetPriority+0x50>)
 80027b8:	79fb      	ldrb	r3, [r7, #7]
 80027ba:	f003 030f 	and.w	r3, r3, #15
 80027be:	3b04      	subs	r3, #4
 80027c0:	0112      	lsls	r2, r2, #4
 80027c2:	b2d2      	uxtb	r2, r2
 80027c4:	440b      	add	r3, r1
 80027c6:	761a      	strb	r2, [r3, #24]
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bc80      	pop	{r7}
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	e000e100 	.word	0xe000e100
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027dc:	b480      	push	{r7}
 80027de:	b089      	sub	sp, #36	@ 0x24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f003 0307 	and.w	r3, r3, #7
 80027ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	f1c3 0307 	rsb	r3, r3, #7
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	bf28      	it	cs
 80027fa:	2304      	movcs	r3, #4
 80027fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	3304      	adds	r3, #4
 8002802:	2b06      	cmp	r3, #6
 8002804:	d902      	bls.n	800280c <NVIC_EncodePriority+0x30>
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3b03      	subs	r3, #3
 800280a:	e000      	b.n	800280e <NVIC_EncodePriority+0x32>
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002810:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43da      	mvns	r2, r3
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	401a      	ands	r2, r3
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002824:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	43d9      	mvns	r1, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	4313      	orrs	r3, r2
         );
}
 8002836:	4618      	mov	r0, r3
 8002838:	3724      	adds	r7, #36	@ 0x24
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr

08002840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3b01      	subs	r3, #1
 800284c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002850:	d301      	bcc.n	8002856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002852:	2301      	movs	r3, #1
 8002854:	e00f      	b.n	8002876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002856:	4a0a      	ldr	r2, [pc, #40]	@ (8002880 <SysTick_Config+0x40>)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	3b01      	subs	r3, #1
 800285c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800285e:	210f      	movs	r1, #15
 8002860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002864:	f7ff ff90 	bl	8002788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002868:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <SysTick_Config+0x40>)
 800286a:	2200      	movs	r2, #0
 800286c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800286e:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <SysTick_Config+0x40>)
 8002870:	2207      	movs	r2, #7
 8002872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	e000e010 	.word	0xe000e010

08002884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7ff ff09 	bl	80026a4 <__NVIC_SetPriorityGrouping>
}
 8002892:	bf00      	nop
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800289a:	b580      	push	{r7, lr}
 800289c:	b086      	sub	sp, #24
 800289e:	af00      	add	r7, sp, #0
 80028a0:	4603      	mov	r3, r0
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
 80028a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028ac:	f7ff ff1e 	bl	80026ec <__NVIC_GetPriorityGrouping>
 80028b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	68b9      	ldr	r1, [r7, #8]
 80028b6:	6978      	ldr	r0, [r7, #20]
 80028b8:	f7ff ff90 	bl	80027dc <NVIC_EncodePriority>
 80028bc:	4602      	mov	r2, r0
 80028be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028c2:	4611      	mov	r1, r2
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7ff ff5f 	bl	8002788 <__NVIC_SetPriority>
}
 80028ca:	bf00      	nop
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b082      	sub	sp, #8
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	4603      	mov	r3, r0
 80028da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff11 	bl	8002708 <__NVIC_EnableIRQ>
}
 80028e6:	bf00      	nop
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	4603      	mov	r3, r0
 80028f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff ff1f 	bl	8002740 <__NVIC_DisableIRQ>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b082      	sub	sp, #8
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7ff ff94 	bl	8002840 <SysTick_Config>
 8002918:	4603      	mov	r3, r0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3708      	adds	r7, #8
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
	...

08002924 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800292c:	2300      	movs	r3, #0
 800292e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002936:	b2db      	uxtb	r3, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d005      	beq.n	8002948 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2204      	movs	r2, #4
 8002940:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
 8002946:	e051      	b.n	80029ec <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 020e 	bic.w	r2, r2, #14
 8002956:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a22      	ldr	r2, [pc, #136]	@ (80029f8 <HAL_DMA_Abort_IT+0xd4>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d029      	beq.n	80029c6 <HAL_DMA_Abort_IT+0xa2>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a21      	ldr	r2, [pc, #132]	@ (80029fc <HAL_DMA_Abort_IT+0xd8>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d022      	beq.n	80029c2 <HAL_DMA_Abort_IT+0x9e>
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a1f      	ldr	r2, [pc, #124]	@ (8002a00 <HAL_DMA_Abort_IT+0xdc>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d01a      	beq.n	80029bc <HAL_DMA_Abort_IT+0x98>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a1e      	ldr	r2, [pc, #120]	@ (8002a04 <HAL_DMA_Abort_IT+0xe0>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d012      	beq.n	80029b6 <HAL_DMA_Abort_IT+0x92>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a1c      	ldr	r2, [pc, #112]	@ (8002a08 <HAL_DMA_Abort_IT+0xe4>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d00a      	beq.n	80029b0 <HAL_DMA_Abort_IT+0x8c>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a1b      	ldr	r2, [pc, #108]	@ (8002a0c <HAL_DMA_Abort_IT+0xe8>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d102      	bne.n	80029aa <HAL_DMA_Abort_IT+0x86>
 80029a4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029a8:	e00e      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029aa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029ae:	e00b      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029b4:	e008      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ba:	e005      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029c0:	e002      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029c2:	2310      	movs	r3, #16
 80029c4:	e000      	b.n	80029c8 <HAL_DMA_Abort_IT+0xa4>
 80029c6:	2301      	movs	r3, #1
 80029c8:	4a11      	ldr	r2, [pc, #68]	@ (8002a10 <HAL_DMA_Abort_IT+0xec>)
 80029ca:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	4798      	blx	r3
    } 
  }
  return status;
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3710      	adds	r7, #16
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	40020008 	.word	0x40020008
 80029fc:	4002001c 	.word	0x4002001c
 8002a00:	40020030 	.word	0x40020030
 8002a04:	40020044 	.word	0x40020044
 8002a08:	40020058 	.word	0x40020058
 8002a0c:	4002006c 	.word	0x4002006c
 8002a10:	40020000 	.word	0x40020000

08002a14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b08b      	sub	sp, #44	@ 0x2c
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a26:	e169      	b.n	8002cfc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	69fa      	ldr	r2, [r7, #28]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	f040 8158 	bne.w	8002cf6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	4a9a      	ldr	r2, [pc, #616]	@ (8002cb4 <HAL_GPIO_Init+0x2a0>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d05e      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a50:	4a98      	ldr	r2, [pc, #608]	@ (8002cb4 <HAL_GPIO_Init+0x2a0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d875      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a56:	4a98      	ldr	r2, [pc, #608]	@ (8002cb8 <HAL_GPIO_Init+0x2a4>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d058      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a5c:	4a96      	ldr	r2, [pc, #600]	@ (8002cb8 <HAL_GPIO_Init+0x2a4>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d86f      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a62:	4a96      	ldr	r2, [pc, #600]	@ (8002cbc <HAL_GPIO_Init+0x2a8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d052      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a68:	4a94      	ldr	r2, [pc, #592]	@ (8002cbc <HAL_GPIO_Init+0x2a8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d869      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a6e:	4a94      	ldr	r2, [pc, #592]	@ (8002cc0 <HAL_GPIO_Init+0x2ac>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d04c      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a74:	4a92      	ldr	r2, [pc, #584]	@ (8002cc0 <HAL_GPIO_Init+0x2ac>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d863      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a7a:	4a92      	ldr	r2, [pc, #584]	@ (8002cc4 <HAL_GPIO_Init+0x2b0>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d046      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
 8002a80:	4a90      	ldr	r2, [pc, #576]	@ (8002cc4 <HAL_GPIO_Init+0x2b0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d85d      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a86:	2b12      	cmp	r3, #18
 8002a88:	d82a      	bhi.n	8002ae0 <HAL_GPIO_Init+0xcc>
 8002a8a:	2b12      	cmp	r3, #18
 8002a8c:	d859      	bhi.n	8002b42 <HAL_GPIO_Init+0x12e>
 8002a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a94 <HAL_GPIO_Init+0x80>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002b0f 	.word	0x08002b0f
 8002a98:	08002ae9 	.word	0x08002ae9
 8002a9c:	08002afb 	.word	0x08002afb
 8002aa0:	08002b3d 	.word	0x08002b3d
 8002aa4:	08002b43 	.word	0x08002b43
 8002aa8:	08002b43 	.word	0x08002b43
 8002aac:	08002b43 	.word	0x08002b43
 8002ab0:	08002b43 	.word	0x08002b43
 8002ab4:	08002b43 	.word	0x08002b43
 8002ab8:	08002b43 	.word	0x08002b43
 8002abc:	08002b43 	.word	0x08002b43
 8002ac0:	08002b43 	.word	0x08002b43
 8002ac4:	08002b43 	.word	0x08002b43
 8002ac8:	08002b43 	.word	0x08002b43
 8002acc:	08002b43 	.word	0x08002b43
 8002ad0:	08002b43 	.word	0x08002b43
 8002ad4:	08002b43 	.word	0x08002b43
 8002ad8:	08002af1 	.word	0x08002af1
 8002adc:	08002b05 	.word	0x08002b05
 8002ae0:	4a79      	ldr	r2, [pc, #484]	@ (8002cc8 <HAL_GPIO_Init+0x2b4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ae6:	e02c      	b.n	8002b42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	623b      	str	r3, [r7, #32]
          break;
 8002aee:	e029      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	3304      	adds	r3, #4
 8002af6:	623b      	str	r3, [r7, #32]
          break;
 8002af8:	e024      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	3308      	adds	r3, #8
 8002b00:	623b      	str	r3, [r7, #32]
          break;
 8002b02:	e01f      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	330c      	adds	r3, #12
 8002b0a:	623b      	str	r3, [r7, #32]
          break;
 8002b0c:	e01a      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d102      	bne.n	8002b1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b16:	2304      	movs	r3, #4
 8002b18:	623b      	str	r3, [r7, #32]
          break;
 8002b1a:	e013      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d105      	bne.n	8002b30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b24:	2308      	movs	r3, #8
 8002b26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69fa      	ldr	r2, [r7, #28]
 8002b2c:	611a      	str	r2, [r3, #16]
          break;
 8002b2e:	e009      	b.n	8002b44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b30:	2308      	movs	r3, #8
 8002b32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	69fa      	ldr	r2, [r7, #28]
 8002b38:	615a      	str	r2, [r3, #20]
          break;
 8002b3a:	e003      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
          break;
 8002b40:	e000      	b.n	8002b44 <HAL_GPIO_Init+0x130>
          break;
 8002b42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	2bff      	cmp	r3, #255	@ 0xff
 8002b48:	d801      	bhi.n	8002b4e <HAL_GPIO_Init+0x13a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	e001      	b.n	8002b52 <HAL_GPIO_Init+0x13e>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	3304      	adds	r3, #4
 8002b52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	2bff      	cmp	r3, #255	@ 0xff
 8002b58:	d802      	bhi.n	8002b60 <HAL_GPIO_Init+0x14c>
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	e002      	b.n	8002b66 <HAL_GPIO_Init+0x152>
 8002b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b62:	3b08      	subs	r3, #8
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	210f      	movs	r1, #15
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	fa01 f303 	lsl.w	r3, r1, r3
 8002b74:	43db      	mvns	r3, r3
 8002b76:	401a      	ands	r2, r3
 8002b78:	6a39      	ldr	r1, [r7, #32]
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b80:	431a      	orrs	r2, r3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 80b1 	beq.w	8002cf6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b94:	4b4d      	ldr	r3, [pc, #308]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	4a4c      	ldr	r2, [pc, #304]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6193      	str	r3, [r2, #24]
 8002ba0:	4b4a      	ldr	r3, [pc, #296]	@ (8002ccc <HAL_GPIO_Init+0x2b8>)
 8002ba2:	699b      	ldr	r3, [r3, #24]
 8002ba4:	f003 0301 	and.w	r3, r3, #1
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bac:	4a48      	ldr	r2, [pc, #288]	@ (8002cd0 <HAL_GPIO_Init+0x2bc>)
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	089b      	lsrs	r3, r3, #2
 8002bb2:	3302      	adds	r3, #2
 8002bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	f003 0303 	and.w	r3, r3, #3
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	220f      	movs	r2, #15
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a40      	ldr	r2, [pc, #256]	@ (8002cd4 <HAL_GPIO_Init+0x2c0>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d013      	beq.n	8002c00 <HAL_GPIO_Init+0x1ec>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a3f      	ldr	r2, [pc, #252]	@ (8002cd8 <HAL_GPIO_Init+0x2c4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d00d      	beq.n	8002bfc <HAL_GPIO_Init+0x1e8>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a3e      	ldr	r2, [pc, #248]	@ (8002cdc <HAL_GPIO_Init+0x2c8>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d007      	beq.n	8002bf8 <HAL_GPIO_Init+0x1e4>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a3d      	ldr	r2, [pc, #244]	@ (8002ce0 <HAL_GPIO_Init+0x2cc>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d101      	bne.n	8002bf4 <HAL_GPIO_Init+0x1e0>
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	e006      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	e004      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e002      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <HAL_GPIO_Init+0x1ee>
 8002c00:	2300      	movs	r3, #0
 8002c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c04:	f002 0203 	and.w	r2, r2, #3
 8002c08:	0092      	lsls	r2, r2, #2
 8002c0a:	4093      	lsls	r3, r2
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c12:	492f      	ldr	r1, [pc, #188]	@ (8002cd0 <HAL_GPIO_Init+0x2bc>)
 8002c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c16:	089b      	lsrs	r3, r3, #2
 8002c18:	3302      	adds	r3, #2
 8002c1a:	68fa      	ldr	r2, [r7, #12]
 8002c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d006      	beq.n	8002c3a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c2c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	492c      	ldr	r1, [pc, #176]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	608b      	str	r3, [r1, #8]
 8002c38:	e006      	b.n	8002c48 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	4928      	ldr	r1, [pc, #160]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d006      	beq.n	8002c62 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c54:	4b23      	ldr	r3, [pc, #140]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	4922      	ldr	r1, [pc, #136]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60cb      	str	r3, [r1, #12]
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c62:	4b20      	ldr	r3, [pc, #128]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	491e      	ldr	r1, [pc, #120]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d006      	beq.n	8002c8a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c7c:	4b19      	ldr	r3, [pc, #100]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	4918      	ldr	r1, [pc, #96]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	604b      	str	r3, [r1, #4]
 8002c88:	e006      	b.n	8002c98 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	43db      	mvns	r3, r3
 8002c92:	4914      	ldr	r1, [pc, #80]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d021      	beq.n	8002ce8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	490e      	ldr	r1, [pc, #56]	@ (8002ce4 <HAL_GPIO_Init+0x2d0>)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	600b      	str	r3, [r1, #0]
 8002cb0:	e021      	b.n	8002cf6 <HAL_GPIO_Init+0x2e2>
 8002cb2:	bf00      	nop
 8002cb4:	10320000 	.word	0x10320000
 8002cb8:	10310000 	.word	0x10310000
 8002cbc:	10220000 	.word	0x10220000
 8002cc0:	10210000 	.word	0x10210000
 8002cc4:	10120000 	.word	0x10120000
 8002cc8:	10110000 	.word	0x10110000
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	40010800 	.word	0x40010800
 8002cd8:	40010c00 	.word	0x40010c00
 8002cdc:	40011000 	.word	0x40011000
 8002ce0:	40011400 	.word	0x40011400
 8002ce4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <HAL_GPIO_Init+0x304>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	4909      	ldr	r1, [pc, #36]	@ (8002d18 <HAL_GPIO_Init+0x304>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	fa22 f303 	lsr.w	r3, r2, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	f47f ae8e 	bne.w	8002a28 <HAL_GPIO_Init+0x14>
  }
}
 8002d0c:	bf00      	nop
 8002d0e:	bf00      	nop
 8002d10:	372c      	adds	r7, #44	@ 0x2c
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr
 8002d18:	40010400 	.word	0x40010400

08002d1c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b089      	sub	sp, #36	@ 0x24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8002d2a:	e09a      	b.n	8002e62 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	4013      	ands	r3, r2
 8002d38:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f000 808d 	beq.w	8002e5c <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8002d42:	4a4e      	ldr	r2, [pc, #312]	@ (8002e7c <HAL_GPIO_DeInit+0x160>)
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	3302      	adds	r3, #2
 8002d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4e:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	220f      	movs	r2, #15
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4013      	ands	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a46      	ldr	r2, [pc, #280]	@ (8002e80 <HAL_GPIO_DeInit+0x164>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d013      	beq.n	8002d94 <HAL_GPIO_DeInit+0x78>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a45      	ldr	r2, [pc, #276]	@ (8002e84 <HAL_GPIO_DeInit+0x168>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00d      	beq.n	8002d90 <HAL_GPIO_DeInit+0x74>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a44      	ldr	r2, [pc, #272]	@ (8002e88 <HAL_GPIO_DeInit+0x16c>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d007      	beq.n	8002d8c <HAL_GPIO_DeInit+0x70>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a43      	ldr	r2, [pc, #268]	@ (8002e8c <HAL_GPIO_DeInit+0x170>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d101      	bne.n	8002d88 <HAL_GPIO_DeInit+0x6c>
 8002d84:	2303      	movs	r3, #3
 8002d86:	e006      	b.n	8002d96 <HAL_GPIO_DeInit+0x7a>
 8002d88:	2304      	movs	r3, #4
 8002d8a:	e004      	b.n	8002d96 <HAL_GPIO_DeInit+0x7a>
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	e002      	b.n	8002d96 <HAL_GPIO_DeInit+0x7a>
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <HAL_GPIO_DeInit+0x7a>
 8002d94:	2300      	movs	r3, #0
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	f002 0203 	and.w	r2, r2, #3
 8002d9c:	0092      	lsls	r2, r2, #2
 8002d9e:	4093      	lsls	r3, r2
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d132      	bne.n	8002e0c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002da6:	4b3a      	ldr	r3, [pc, #232]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	4938      	ldr	r1, [pc, #224]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002db4:	4b36      	ldr	r3, [pc, #216]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	43db      	mvns	r3, r3
 8002dbc:	4934      	ldr	r1, [pc, #208]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002dc2:	4b33      	ldr	r3, [pc, #204]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002dc4:	68da      	ldr	r2, [r3, #12]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	43db      	mvns	r3, r3
 8002dca:	4931      	ldr	r1, [pc, #196]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002dd0:	4b2f      	ldr	r3, [pc, #188]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	43db      	mvns	r3, r3
 8002dd8:	492d      	ldr	r1, [pc, #180]	@ (8002e90 <HAL_GPIO_DeInit+0x174>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	220f      	movs	r2, #15
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002dee:	4a23      	ldr	r2, [pc, #140]	@ (8002e7c <HAL_GPIO_DeInit+0x160>)
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	089b      	lsrs	r3, r3, #2
 8002df4:	3302      	adds	r3, #2
 8002df6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	43da      	mvns	r2, r3
 8002dfe:	481f      	ldr	r0, [pc, #124]	@ (8002e7c <HAL_GPIO_DeInit+0x160>)
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	089b      	lsrs	r3, r3, #2
 8002e04:	400a      	ands	r2, r1
 8002e06:	3302      	adds	r3, #2
 8002e08:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	2bff      	cmp	r3, #255	@ 0xff
 8002e10:	d801      	bhi.n	8002e16 <HAL_GPIO_DeInit+0xfa>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	e001      	b.n	8002e1a <HAL_GPIO_DeInit+0xfe>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3304      	adds	r3, #4
 8002e1a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	2bff      	cmp	r3, #255	@ 0xff
 8002e20:	d802      	bhi.n	8002e28 <HAL_GPIO_DeInit+0x10c>
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	e002      	b.n	8002e2e <HAL_GPIO_DeInit+0x112>
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	3b08      	subs	r3, #8
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	210f      	movs	r1, #15
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	401a      	ands	r2, r3
 8002e40:	2104      	movs	r1, #4
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	fa01 f303 	lsl.w	r3, r1, r3
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	43db      	mvns	r3, r3
 8002e56:	401a      	ands	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	60da      	str	r2, [r3, #12]
    }

    position++;
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	fa22 f303 	lsr.w	r3, r2, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f47f af5e 	bne.w	8002d2c <HAL_GPIO_DeInit+0x10>
  }
}
 8002e70:	bf00      	nop
 8002e72:	bf00      	nop
 8002e74:	3724      	adds	r7, #36	@ 0x24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr
 8002e7c:	40010000 	.word	0x40010000
 8002e80:	40010800 	.word	0x40010800
 8002e84:	40010c00 	.word	0x40010c00
 8002e88:	40011000 	.word	0x40011000
 8002e8c:	40011400 	.word	0x40011400
 8002e90:	40010400 	.word	0x40010400

08002e94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	807b      	strh	r3, [r7, #2]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ea4:	787b      	ldrb	r3, [r7, #1]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002eaa:	887a      	ldrh	r2, [r7, #2]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eb0:	e003      	b.n	8002eba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002eb2:	887b      	ldrh	r3, [r7, #2]
 8002eb4:	041a      	lsls	r2, r3, #16
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	611a      	str	r2, [r3, #16]
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr

08002ec4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e12b      	b.n	800312e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff f970 	bl	80021d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2224      	movs	r2, #36	@ 0x24
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f28:	f003 faea 	bl	8006500 <HAL_RCC_GetPCLK1Freq>
 8002f2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	4a81      	ldr	r2, [pc, #516]	@ (8003138 <HAL_I2C_Init+0x274>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d807      	bhi.n	8002f48 <HAL_I2C_Init+0x84>
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4a80      	ldr	r2, [pc, #512]	@ (800313c <HAL_I2C_Init+0x278>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	bf94      	ite	ls
 8002f40:	2301      	movls	r3, #1
 8002f42:	2300      	movhi	r3, #0
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	e006      	b.n	8002f56 <HAL_I2C_Init+0x92>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <HAL_I2C_Init+0x27c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	bf94      	ite	ls
 8002f50:	2301      	movls	r3, #1
 8002f52:	2300      	movhi	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e0e7      	b.n	800312e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	4a78      	ldr	r2, [pc, #480]	@ (8003144 <HAL_I2C_Init+0x280>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	0c9b      	lsrs	r3, r3, #18
 8002f68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003138 <HAL_I2C_Init+0x274>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d802      	bhi.n	8002f98 <HAL_I2C_Init+0xd4>
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	3301      	adds	r3, #1
 8002f96:	e009      	b.n	8002fac <HAL_I2C_Init+0xe8>
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f9e:	fb02 f303 	mul.w	r3, r2, r3
 8002fa2:	4a69      	ldr	r2, [pc, #420]	@ (8003148 <HAL_I2C_Init+0x284>)
 8002fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	3301      	adds	r3, #1
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	69db      	ldr	r3, [r3, #28]
 8002fba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	495c      	ldr	r1, [pc, #368]	@ (8003138 <HAL_I2C_Init+0x274>)
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	d819      	bhi.n	8003000 <HAL_I2C_Init+0x13c>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e59      	subs	r1, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fda:	1c59      	adds	r1, r3, #1
 8002fdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fe0:	400b      	ands	r3, r1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00a      	beq.n	8002ffc <HAL_I2C_Init+0x138>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	1e59      	subs	r1, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ffa:	e051      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 8002ffc:	2304      	movs	r3, #4
 8002ffe:	e04f      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d111      	bne.n	800302c <HAL_I2C_Init+0x168>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	1e58      	subs	r0, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6859      	ldr	r1, [r3, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	440b      	add	r3, r1
 8003016:	fbb0 f3f3 	udiv	r3, r0, r3
 800301a:	3301      	adds	r3, #1
 800301c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003020:	2b00      	cmp	r3, #0
 8003022:	bf0c      	ite	eq
 8003024:	2301      	moveq	r3, #1
 8003026:	2300      	movne	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	e012      	b.n	8003052 <HAL_I2C_Init+0x18e>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	1e58      	subs	r0, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6859      	ldr	r1, [r3, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	440b      	add	r3, r1
 800303a:	0099      	lsls	r1, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003042:	3301      	adds	r3, #1
 8003044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003048:	2b00      	cmp	r3, #0
 800304a:	bf0c      	ite	eq
 800304c:	2301      	moveq	r3, #1
 800304e:	2300      	movne	r3, #0
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <HAL_I2C_Init+0x196>
 8003056:	2301      	movs	r3, #1
 8003058:	e022      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10e      	bne.n	8003080 <HAL_I2C_Init+0x1bc>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	1e58      	subs	r0, r3, #1
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6859      	ldr	r1, [r3, #4]
 800306a:	460b      	mov	r3, r1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	440b      	add	r3, r1
 8003070:	fbb0 f3f3 	udiv	r3, r0, r3
 8003074:	3301      	adds	r3, #1
 8003076:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800307a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800307e:	e00f      	b.n	80030a0 <HAL_I2C_Init+0x1dc>
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	1e58      	subs	r0, r3, #1
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6859      	ldr	r1, [r3, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	0099      	lsls	r1, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	fbb0 f3f3 	udiv	r3, r0, r3
 8003096:	3301      	adds	r3, #1
 8003098:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800309c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	6809      	ldr	r1, [r1, #0]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69da      	ldr	r2, [r3, #28]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6911      	ldr	r1, [r2, #16]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68d2      	ldr	r2, [r2, #12]
 80030da:	4311      	orrs	r1, r2
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	430b      	orrs	r3, r1
 80030e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	695a      	ldr	r2, [r3, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	430a      	orrs	r2, r1
 80030fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2220      	movs	r2, #32
 800311a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	000186a0 	.word	0x000186a0
 800313c:	001e847f 	.word	0x001e847f
 8003140:	003d08ff 	.word	0x003d08ff
 8003144:	431bde83 	.word	0x431bde83
 8003148:	10624dd3 	.word	0x10624dd3

0800314c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e021      	b.n	80031a2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2224      	movs	r2, #36	@ 0x24
 8003162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f022 0201 	bic.w	r2, r2, #1
 8003174:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff f870 	bl	800225c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031bc:	2b80      	cmp	r3, #128	@ 0x80
 80031be:	d103      	bne.n	80031c8 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2200      	movs	r2, #0
 80031c6:	611a      	str	r2, [r3, #16]
  }
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
	...

080031d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08c      	sub	sp, #48	@ 0x30
 80031d8:	af02      	add	r7, sp, #8
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	4608      	mov	r0, r1
 80031de:	4611      	mov	r1, r2
 80031e0:	461a      	mov	r2, r3
 80031e2:	4603      	mov	r3, r0
 80031e4:	817b      	strh	r3, [r7, #10]
 80031e6:	460b      	mov	r3, r1
 80031e8:	813b      	strh	r3, [r7, #8]
 80031ea:	4613      	mov	r3, r2
 80031ec:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031f2:	f7ff fa29 	bl	8002648 <HAL_GetTick>
 80031f6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	2b20      	cmp	r3, #32
 8003202:	f040 8250 	bne.w	80036a6 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	2319      	movs	r3, #25
 800320c:	2201      	movs	r2, #1
 800320e:	4982      	ldr	r1, [pc, #520]	@ (8003418 <HAL_I2C_Mem_Read+0x244>)
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 fe5d 	bl	8003ed0 <I2C_WaitOnFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800321c:	2302      	movs	r3, #2
 800321e:	e243      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_I2C_Mem_Read+0x5a>
 800322a:	2302      	movs	r3, #2
 800322c:	e23c      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b01      	cmp	r3, #1
 8003242:	d007      	beq.n	8003254 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003262:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2222      	movs	r2, #34	@ 0x22
 8003268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2240      	movs	r2, #64	@ 0x40
 8003270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800327e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003284:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4a62      	ldr	r2, [pc, #392]	@ (800341c <HAL_I2C_Mem_Read+0x248>)
 8003294:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003296:	88f8      	ldrh	r0, [r7, #6]
 8003298:	893a      	ldrh	r2, [r7, #8]
 800329a:	8979      	ldrh	r1, [r7, #10]
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	9301      	str	r3, [sp, #4]
 80032a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	4603      	mov	r3, r0
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fc82 	bl	8003bb0 <I2C_RequestMemoryRead>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e1f8      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d113      	bne.n	80032e6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	695b      	ldr	r3, [r3, #20]
 80032c8:	61fb      	str	r3, [r7, #28]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	61fb      	str	r3, [r7, #28]
 80032d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032e2:	601a      	str	r2, [r3, #0]
 80032e4:	e1cc      	b.n	8003680 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d11e      	bne.n	800332c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80032fe:	b672      	cpsid	i
}
 8003300:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003302:	2300      	movs	r3, #0
 8003304:	61bb      	str	r3, [r7, #24]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	61bb      	str	r3, [r7, #24]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	61bb      	str	r3, [r7, #24]
 8003316:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003326:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003328:	b662      	cpsie	i
}
 800332a:	e035      	b.n	8003398 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003330:	2b02      	cmp	r3, #2
 8003332:	d11e      	bne.n	8003372 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003342:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003344:	b672      	cpsid	i
}
 8003346:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	617b      	str	r3, [r7, #20]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800336c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800336e:	b662      	cpsie	i
}
 8003370:	e012      	b.n	8003398 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003380:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003382:	2300      	movs	r3, #0
 8003384:	613b      	str	r3, [r7, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	613b      	str	r3, [r7, #16]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003398:	e172      	b.n	8003680 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339e:	2b03      	cmp	r3, #3
 80033a0:	f200 811f 	bhi.w	80035e2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d123      	bne.n	80033f4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f000 feef 	bl	8004194 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e173      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ca:	b2d2      	uxtb	r2, r2
 80033cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	1c5a      	adds	r2, r3, #1
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f2:	e145      	b.n	8003680 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d152      	bne.n	80034a2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003402:	2200      	movs	r2, #0
 8003404:	4906      	ldr	r1, [pc, #24]	@ (8003420 <HAL_I2C_Mem_Read+0x24c>)
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 fd62 	bl	8003ed0 <I2C_WaitOnFlagUntilTimeout>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e148      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
 8003416:	bf00      	nop
 8003418:	00100002 	.word	0x00100002
 800341c:	ffff0000 	.word	0xffff0000
 8003420:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003424:	b672      	cpsid	i
}
 8003426:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003436:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003460:	b29b      	uxth	r3, r3
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800346a:	b662      	cpsie	i
}
 800346c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003496:	b29b      	uxth	r3, r3
 8003498:	3b01      	subs	r3, #1
 800349a:	b29a      	uxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034a0:	e0ee      	b.n	8003680 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	9300      	str	r3, [sp, #0]
 80034a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034a8:	2200      	movs	r2, #0
 80034aa:	4981      	ldr	r1, [pc, #516]	@ (80036b0 <HAL_I2C_Mem_Read+0x4dc>)
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 fd0f 	bl	8003ed0 <I2C_WaitOnFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e0f5      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034ca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034cc:	b672      	cpsid	i
}
 80034ce:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691a      	ldr	r2, [r3, #16]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ec:	3b01      	subs	r3, #1
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	3b01      	subs	r3, #1
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003502:	4b6c      	ldr	r3, [pc, #432]	@ (80036b4 <HAL_I2C_Mem_Read+0x4e0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	08db      	lsrs	r3, r3, #3
 8003508:	4a6b      	ldr	r2, [pc, #428]	@ (80036b8 <HAL_I2C_Mem_Read+0x4e4>)
 800350a:	fba2 2303 	umull	r2, r3, r2, r3
 800350e:	0a1a      	lsrs	r2, r3, #8
 8003510:	4613      	mov	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	00da      	lsls	r2, r3, #3
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800351c:	6a3b      	ldr	r3, [r7, #32]
 800351e:	3b01      	subs	r3, #1
 8003520:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003522:	6a3b      	ldr	r3, [r7, #32]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d118      	bne.n	800355a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	f043 0220 	orr.w	r2, r3, #32
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800354a:	b662      	cpsie	i
}
 800354c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0a6      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b04      	cmp	r3, #4
 8003566:	d1d9      	bne.n	800351c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003576:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	691a      	ldr	r2, [r3, #16]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003582:	b2d2      	uxtb	r2, r2
 8003584:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358a:	1c5a      	adds	r2, r3, #1
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003594:	3b01      	subs	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3b01      	subs	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035aa:	b662      	cpsie	i
}
 80035ac:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	691a      	ldr	r2, [r3, #16]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ca:	3b01      	subs	r3, #1
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29a      	uxth	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035e0:	e04e      	b.n	8003680 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 fdd4 	bl	8004194 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e058      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361e:	b29b      	uxth	r3, r3
 8003620:	3b01      	subs	r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f003 0304 	and.w	r3, r3, #4
 8003632:	2b04      	cmp	r3, #4
 8003634:	d124      	bne.n	8003680 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800363a:	2b03      	cmp	r3, #3
 800363c:	d107      	bne.n	800364e <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800364c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	691a      	ldr	r2, [r3, #16]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	b2d2      	uxtb	r2, r2
 800365a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003684:	2b00      	cmp	r3, #0
 8003686:	f47f ae88 	bne.w	800339a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2220      	movs	r2, #32
 800368e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80036a2:	2300      	movs	r3, #0
 80036a4:	e000      	b.n	80036a8 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80036a6:	2302      	movs	r3, #2
  }
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3728      	adds	r7, #40	@ 0x28
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	00010004 	.word	0x00010004
 80036b4:	20000000 	.word	0x20000000
 80036b8:	14f8b589 	.word	0x14f8b589

080036bc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	@ 0x28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80036d4:	2300      	movs	r3, #0
 80036d6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036de:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	0a1b      	lsrs	r3, r3, #8
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d016      	beq.n	800371a <HAL_I2C_ER_IRQHandler+0x5e>
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	0a1b      	lsrs	r3, r3, #8
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d010      	beq.n	800371a <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80036f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fa:	f043 0301 	orr.w	r3, r3, #1
 80036fe:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003708:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003718:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	0a5b      	lsrs	r3, r3, #9
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00e      	beq.n	8003744 <HAL_I2C_ER_IRQHandler+0x88>
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d008      	beq.n	8003744 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003734:	f043 0302 	orr.w	r3, r3, #2
 8003738:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003742:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003744:	6a3b      	ldr	r3, [r7, #32]
 8003746:	0a9b      	lsrs	r3, r3, #10
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d03f      	beq.n	80037d0 <HAL_I2C_ER_IRQHandler+0x114>
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	0a1b      	lsrs	r3, r3, #8
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d039      	beq.n	80037d0 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800375c:	7efb      	ldrb	r3, [r7, #27]
 800375e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003764:	b29b      	uxth	r3, r3
 8003766:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800376e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003774:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003776:	7ebb      	ldrb	r3, [r7, #26]
 8003778:	2b20      	cmp	r3, #32
 800377a:	d112      	bne.n	80037a2 <HAL_I2C_ER_IRQHandler+0xe6>
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10f      	bne.n	80037a2 <HAL_I2C_ER_IRQHandler+0xe6>
 8003782:	7cfb      	ldrb	r3, [r7, #19]
 8003784:	2b21      	cmp	r3, #33	@ 0x21
 8003786:	d008      	beq.n	800379a <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003788:	7cfb      	ldrb	r3, [r7, #19]
 800378a:	2b29      	cmp	r3, #41	@ 0x29
 800378c:	d005      	beq.n	800379a <HAL_I2C_ER_IRQHandler+0xde>
 800378e:	7cfb      	ldrb	r3, [r7, #19]
 8003790:	2b28      	cmp	r3, #40	@ 0x28
 8003792:	d106      	bne.n	80037a2 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2b21      	cmp	r3, #33	@ 0x21
 8003798:	d103      	bne.n	80037a2 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f862 	bl	8003864 <I2C_Slave_AF>
 80037a0:	e016      	b.n	80037d0 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80037aa:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80037ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ae:	f043 0304 	orr.w	r3, r3, #4
 80037b2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80037b4:	7efb      	ldrb	r3, [r7, #27]
 80037b6:	2b10      	cmp	r3, #16
 80037b8:	d002      	beq.n	80037c0 <HAL_I2C_ER_IRQHandler+0x104>
 80037ba:	7efb      	ldrb	r3, [r7, #27]
 80037bc:	2b40      	cmp	r3, #64	@ 0x40
 80037be:	d107      	bne.n	80037d0 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ce:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	0adb      	lsrs	r3, r3, #11
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00e      	beq.n	80037fa <HAL_I2C_ER_IRQHandler+0x13e>
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	0a1b      	lsrs	r3, r3, #8
 80037e0:	f003 0301 	and.w	r3, r3, #1
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80037e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ea:	f043 0308 	orr.w	r3, r3, #8
 80037ee:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80037f8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80037fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d008      	beq.n	8003812 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003806:	431a      	orrs	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 f89d 	bl	800394c <I2C_ITError>
  }
}
 8003812:	bf00      	nop
 8003814:	3728      	adds	r7, #40	@ 0x28
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr

0800382c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800383e:	b480      	push	{r7}
 8003840:	b083      	sub	sp, #12
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr

08003850 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	bc80      	pop	{r7}
 8003860:	4770      	bx	lr
	...

08003864 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003872:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003878:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	2b08      	cmp	r3, #8
 800387e:	d002      	beq.n	8003886 <I2C_Slave_AF+0x22>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b20      	cmp	r3, #32
 8003884:	d129      	bne.n	80038da <I2C_Slave_AF+0x76>
 8003886:	7bfb      	ldrb	r3, [r7, #15]
 8003888:	2b28      	cmp	r3, #40	@ 0x28
 800388a:	d126      	bne.n	80038da <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a2e      	ldr	r2, [pc, #184]	@ (8003948 <I2C_Slave_AF+0xe4>)
 8003890:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685a      	ldr	r2, [r3, #4]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038a0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80038aa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038ba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7ff ffaa 	bl	800382c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80038d8:	e031      	b.n	800393e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80038da:	7bfb      	ldrb	r3, [r7, #15]
 80038dc:	2b21      	cmp	r3, #33	@ 0x21
 80038de:	d129      	bne.n	8003934 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4a19      	ldr	r2, [pc, #100]	@ (8003948 <I2C_Slave_AF+0xe4>)
 80038e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2221      	movs	r2, #33	@ 0x21
 80038ea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800390a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003914:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003924:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff fc3f 	bl	80031aa <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff ff74 	bl	800381a <HAL_I2C_SlaveTxCpltCallback>
}
 8003932:	e004      	b.n	800393e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800393c:	615a      	str	r2, [r3, #20]
}
 800393e:	bf00      	nop
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	ffff0000 	.word	0xffff0000

0800394c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800395a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003962:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003964:	7bbb      	ldrb	r3, [r7, #14]
 8003966:	2b10      	cmp	r3, #16
 8003968:	d002      	beq.n	8003970 <I2C_ITError+0x24>
 800396a:	7bbb      	ldrb	r3, [r7, #14]
 800396c:	2b40      	cmp	r3, #64	@ 0x40
 800396e:	d10a      	bne.n	8003986 <I2C_ITError+0x3a>
 8003970:	7bfb      	ldrb	r3, [r7, #15]
 8003972:	2b22      	cmp	r3, #34	@ 0x22
 8003974:	d107      	bne.n	8003986 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003984:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003986:	7bfb      	ldrb	r3, [r7, #15]
 8003988:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800398c:	2b28      	cmp	r3, #40	@ 0x28
 800398e:	d107      	bne.n	80039a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2228      	movs	r2, #40	@ 0x28
 800399a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800399e:	e015      	b.n	80039cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039ae:	d00a      	beq.n	80039c6 <I2C_ITError+0x7a>
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	2b60      	cmp	r3, #96	@ 0x60
 80039b4:	d007      	beq.n	80039c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2220      	movs	r2, #32
 80039ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039da:	d162      	bne.n	8003aa2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d020      	beq.n	8003a3c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039fe:	4a6a      	ldr	r2, [pc, #424]	@ (8003ba8 <I2C_ITError+0x25c>)
 8003a00:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fe ff8c 	bl	8002924 <HAL_DMA_Abort_IT>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 8089 	beq.w	8003b26 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0201 	bic.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a36:	4610      	mov	r0, r2
 8003a38:	4798      	blx	r3
 8003a3a:	e074      	b.n	8003b26 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a40:	4a59      	ldr	r2, [pc, #356]	@ (8003ba8 <I2C_ITError+0x25c>)
 8003a42:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7fe ff6b 	bl	8002924 <HAL_DMA_Abort_IT>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d068      	beq.n	8003b26 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a5e:	2b40      	cmp	r3, #64	@ 0x40
 8003a60:	d10b      	bne.n	8003a7a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	b2d2      	uxtb	r2, r2
 8003a6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0201 	bic.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a9c:	4610      	mov	r0, r2
 8003a9e:	4798      	blx	r3
 8003aa0:	e041      	b.n	8003b26 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b60      	cmp	r3, #96	@ 0x60
 8003aac:	d125      	bne.n	8003afa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac6:	2b40      	cmp	r3, #64	@ 0x40
 8003ac8:	d10b      	bne.n	8003ae2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	691a      	ldr	r2, [r3, #16]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0201 	bic.w	r2, r2, #1
 8003af0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7ff feac 	bl	8003850 <HAL_I2C_AbortCpltCallback>
 8003af8:	e015      	b.n	8003b26 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b04:	2b40      	cmp	r3, #64	@ 0x40
 8003b06:	d10b      	bne.n	8003b20 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	691a      	ldr	r2, [r3, #16]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b1a:	1c5a      	adds	r2, r3, #1
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003b20:	6878      	ldr	r0, [r7, #4]
 8003b22:	f7ff fe8c 	bl	800383e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10e      	bne.n	8003b54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d109      	bne.n	8003b54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d104      	bne.n	8003b54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d007      	beq.n	8003b64 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b62:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b6a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b70:	f003 0304 	and.w	r3, r3, #4
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d113      	bne.n	8003ba0 <I2C_ITError+0x254>
 8003b78:	7bfb      	ldrb	r3, [r7, #15]
 8003b7a:	2b28      	cmp	r3, #40	@ 0x28
 8003b7c:	d110      	bne.n	8003ba0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a0a      	ldr	r2, [pc, #40]	@ (8003bac <I2C_ITError+0x260>)
 8003b82:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2220      	movs	r2, #32
 8003b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7ff fe46 	bl	800382c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003ba0:	bf00      	nop
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}
 8003ba8:	08003d81 	.word	0x08003d81
 8003bac:	ffff0000 	.word	0xffff0000

08003bb0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b088      	sub	sp, #32
 8003bb4:	af02      	add	r7, sp, #8
 8003bb6:	60f8      	str	r0, [r7, #12]
 8003bb8:	4608      	mov	r0, r1
 8003bba:	4611      	mov	r1, r2
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	817b      	strh	r3, [r7, #10]
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	813b      	strh	r3, [r7, #8]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bd8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003be8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	6a3b      	ldr	r3, [r7, #32]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 f96a 	bl	8003ed0 <I2C_WaitOnFlagUntilTimeout>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d00d      	beq.n	8003c1e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c10:	d103      	bne.n	8003c1a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c18:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c1a:	2303      	movs	r3, #3
 8003c1c:	e0aa      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c1e:	897b      	ldrh	r3, [r7, #10]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	461a      	mov	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c30:	6a3a      	ldr	r2, [r7, #32]
 8003c32:	4952      	ldr	r1, [pc, #328]	@ (8003d7c <I2C_RequestMemoryRead+0x1cc>)
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 f9c5 	bl	8003fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e097      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c44:	2300      	movs	r3, #0
 8003c46:	617b      	str	r3, [r7, #20]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	617b      	str	r3, [r7, #20]
 8003c58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c5c:	6a39      	ldr	r1, [r7, #32]
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 fa50 	bl	8004104 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00d      	beq.n	8003c86 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d107      	bne.n	8003c82 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e076      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c86:	88fb      	ldrh	r3, [r7, #6]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d105      	bne.n	8003c98 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003c8c:	893b      	ldrh	r3, [r7, #8]
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	611a      	str	r2, [r3, #16]
 8003c96:	e021      	b.n	8003cdc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003c98:	893b      	ldrh	r3, [r7, #8]
 8003c9a:	0a1b      	lsrs	r3, r3, #8
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ca8:	6a39      	ldr	r1, [r7, #32]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 fa2a 	bl	8004104 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00d      	beq.n	8003cd2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cba:	2b04      	cmp	r3, #4
 8003cbc:	d107      	bne.n	8003cce <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ccc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e050      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cd2:	893b      	ldrh	r3, [r7, #8]
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cde:	6a39      	ldr	r1, [r7, #32]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 fa0f 	bl	8004104 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00d      	beq.n	8003d08 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf0:	2b04      	cmp	r3, #4
 8003cf2:	d107      	bne.n	8003d04 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e035      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d16:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 f8d3 	bl	8003ed0 <I2C_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00d      	beq.n	8003d4c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d3e:	d103      	bne.n	8003d48 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d46:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e013      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d4c:	897b      	ldrh	r3, [r7, #10]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	f043 0301 	orr.w	r3, r3, #1
 8003d54:	b2da      	uxtb	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	6a3a      	ldr	r2, [r7, #32]
 8003d60:	4906      	ldr	r1, [pc, #24]	@ (8003d7c <I2C_RequestMemoryRead+0x1cc>)
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f000 f92e 	bl	8003fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	00010002 	.word	0x00010002

08003d80 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b086      	sub	sp, #24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d90:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d98:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d9a:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec8 <I2C_DMAAbort+0x148>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	08db      	lsrs	r3, r3, #3
 8003da0:	4a4a      	ldr	r2, [pc, #296]	@ (8003ecc <I2C_DMAAbort+0x14c>)
 8003da2:	fba2 2303 	umull	r2, r3, r2, r3
 8003da6:	0a1a      	lsrs	r2, r3, #8
 8003da8:	4613      	mov	r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	4413      	add	r3, r2
 8003dae:	00da      	lsls	r2, r3, #3
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d106      	bne.n	8003dc8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dbe:	f043 0220 	orr.w	r2, r3, #32
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8003dc6:	e00a      	b.n	8003dde <I2C_DMAAbort+0x5e>
    }
    count--;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ddc:	d0ea      	beq.n	8003db4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dea:	2200      	movs	r2, #0
 8003dec:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e0c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2200      	movs	r2, #0
 8003e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e20:	2200      	movs	r2, #0
 8003e22:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d003      	beq.n	8003e34 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e30:	2200      	movs	r2, #0
 8003e32:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 0201 	bic.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	2b60      	cmp	r3, #96	@ 0x60
 8003e4e:	d10e      	bne.n	8003e6e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2200      	movs	r2, #0
 8003e64:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003e66:	6978      	ldr	r0, [r7, #20]
 8003e68:	f7ff fcf2 	bl	8003850 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003e6c:	e027      	b.n	8003ebe <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e6e:	7cfb      	ldrb	r3, [r7, #19]
 8003e70:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003e74:	2b28      	cmp	r3, #40	@ 0x28
 8003e76:	d117      	bne.n	8003ea8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003e96:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2228      	movs	r2, #40	@ 0x28
 8003ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003ea6:	e007      	b.n	8003eb8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003eb8:	6978      	ldr	r0, [r7, #20]
 8003eba:	f7ff fcc0 	bl	800383e <HAL_I2C_ErrorCallback>
}
 8003ebe:	bf00      	nop
 8003ec0:	3718      	adds	r7, #24
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000000 	.word	0x20000000
 8003ecc:	14f8b589 	.word	0x14f8b589

08003ed0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	603b      	str	r3, [r7, #0]
 8003edc:	4613      	mov	r3, r2
 8003ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ee0:	e048      	b.n	8003f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ee8:	d044      	beq.n	8003f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eea:	f7fe fbad 	bl	8002648 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d302      	bcc.n	8003f00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d139      	bne.n	8003f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	0c1b      	lsrs	r3, r3, #16
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d10d      	bne.n	8003f26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	43da      	mvns	r2, r3
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	4013      	ands	r3, r2
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	bf0c      	ite	eq
 8003f1c:	2301      	moveq	r3, #1
 8003f1e:	2300      	movne	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	461a      	mov	r2, r3
 8003f24:	e00c      	b.n	8003f40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	43da      	mvns	r2, r3
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	4013      	ands	r3, r2
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	bf0c      	ite	eq
 8003f38:	2301      	moveq	r3, #1
 8003f3a:	2300      	movne	r3, #0
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	461a      	mov	r2, r3
 8003f40:	79fb      	ldrb	r3, [r7, #7]
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d116      	bne.n	8003f74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	f043 0220 	orr.w	r2, r3, #32
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e023      	b.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	0c1b      	lsrs	r3, r3, #16
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d10d      	bne.n	8003f9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	43da      	mvns	r2, r3
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	e00c      	b.n	8003fb4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	43da      	mvns	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	b29b      	uxth	r3, r3
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	bf0c      	ite	eq
 8003fac:	2301      	moveq	r3, #1
 8003fae:	2300      	movne	r3, #0
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d093      	beq.n	8003ee2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
 8003fd0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003fd2:	e071      	b.n	80040b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe2:	d123      	bne.n	800402c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ff2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ffc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2220      	movs	r2, #32
 8004008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2200      	movs	r2, #0
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004018:	f043 0204 	orr.w	r2, r3, #4
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e067      	b.n	80040fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004032:	d041      	beq.n	80040b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004034:	f7fe fb08 	bl	8002648 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	429a      	cmp	r2, r3
 8004042:	d302      	bcc.n	800404a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d136      	bne.n	80040b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	0c1b      	lsrs	r3, r3, #16
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b01      	cmp	r3, #1
 8004052:	d10c      	bne.n	800406e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	43da      	mvns	r2, r3
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	4013      	ands	r3, r2
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	bf14      	ite	ne
 8004066:	2301      	movne	r3, #1
 8004068:	2300      	moveq	r3, #0
 800406a:	b2db      	uxtb	r3, r3
 800406c:	e00b      	b.n	8004086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	43da      	mvns	r2, r3
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	4013      	ands	r3, r2
 800407a:	b29b      	uxth	r3, r3
 800407c:	2b00      	cmp	r3, #0
 800407e:	bf14      	ite	ne
 8004080:	2301      	movne	r3, #1
 8004082:	2300      	moveq	r3, #0
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d016      	beq.n	80040b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2220      	movs	r2, #32
 8004094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a4:	f043 0220 	orr.w	r2, r3, #32
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e021      	b.n	80040fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	0c1b      	lsrs	r3, r3, #16
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d10c      	bne.n	80040dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	43da      	mvns	r2, r3
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	4013      	ands	r3, r2
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	bf14      	ite	ne
 80040d4:	2301      	movne	r3, #1
 80040d6:	2300      	moveq	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	e00b      	b.n	80040f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	43da      	mvns	r2, r3
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	4013      	ands	r3, r2
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	bf14      	ite	ne
 80040ee:	2301      	movne	r3, #1
 80040f0:	2300      	moveq	r3, #0
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f47f af6d 	bne.w	8003fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	60b9      	str	r1, [r7, #8]
 800410e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004110:	e034      	b.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 f89b 	bl	800424e <I2C_IsAcknowledgeFailed>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d001      	beq.n	8004122 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e034      	b.n	800418c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004128:	d028      	beq.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800412a:	f7fe fa8d 	bl	8002648 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	429a      	cmp	r2, r3
 8004138:	d302      	bcc.n	8004140 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d11d      	bne.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414a:	2b80      	cmp	r3, #128	@ 0x80
 800414c:	d016      	beq.n	800417c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2220      	movs	r2, #32
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	f043 0220 	orr.w	r2, r3, #32
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e007      	b.n	800418c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004186:	2b80      	cmp	r3, #128	@ 0x80
 8004188:	d1c3      	bne.n	8004112 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041a0:	e049      	b.n	8004236 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	f003 0310 	and.w	r3, r3, #16
 80041ac:	2b10      	cmp	r3, #16
 80041ae:	d119      	bne.n	80041e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f06f 0210 	mvn.w	r2, #16
 80041b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e030      	b.n	8004246 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041e4:	f7fe fa30 	bl	8002648 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d302      	bcc.n	80041fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d11d      	bne.n	8004236 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695b      	ldr	r3, [r3, #20]
 8004200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004204:	2b40      	cmp	r3, #64	@ 0x40
 8004206:	d016      	beq.n	8004236 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2220      	movs	r2, #32
 8004212:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	f043 0220 	orr.w	r2, r3, #32
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e007      	b.n	8004246 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004240:	2b40      	cmp	r3, #64	@ 0x40
 8004242:	d1ae      	bne.n	80041a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}

0800424e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800424e:	b480      	push	{r7}
 8004250:	b083      	sub	sp, #12
 8004252:	af00      	add	r7, sp, #0
 8004254:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004260:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004264:	d11b      	bne.n	800429e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800426e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2220      	movs	r2, #32
 800427a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	f043 0204 	orr.w	r2, r3, #4
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e000      	b.n	80042a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bc80      	pop	{r7}
 80042a8:	4770      	bx	lr

080042aa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b084      	sub	sp, #16
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d101      	bne.n	80042bc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e0e8      	b.n	800448e <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d106      	bne.n	80042d6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f006 ff9b 	bl	800b20c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2203      	movs	r2, #3
 80042da:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f002 fea4 	bl	8007036 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6818      	ldr	r0, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	3304      	adds	r3, #4
 80042f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042f8:	f002 fe7a 	bl	8006ff0 <USB_CoreInit>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2202      	movs	r2, #2
 8004306:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e0bf      	b.n	800448e <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2100      	movs	r1, #0
 8004314:	4618      	mov	r0, r3
 8004316:	f002 fea8 	bl	800706a <USB_SetCurrentMode>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d005      	beq.n	800432c <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e0b0      	b.n	800448e <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800432c:	2300      	movs	r3, #0
 800432e:	73fb      	strb	r3, [r7, #15]
 8004330:	e03e      	b.n	80043b0 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004332:	7bfa      	ldrb	r2, [r7, #15]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	440b      	add	r3, r1
 8004340:	3311      	adds	r3, #17
 8004342:	2201      	movs	r2, #1
 8004344:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004346:	7bfa      	ldrb	r2, [r7, #15]
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	440b      	add	r3, r1
 8004354:	3310      	adds	r3, #16
 8004356:	7bfa      	ldrb	r2, [r7, #15]
 8004358:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800435a:	7bfa      	ldrb	r2, [r7, #15]
 800435c:	6879      	ldr	r1, [r7, #4]
 800435e:	4613      	mov	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	440b      	add	r3, r1
 8004368:	3313      	adds	r3, #19
 800436a:	2200      	movs	r2, #0
 800436c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800436e:	7bfa      	ldrb	r2, [r7, #15]
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	4613      	mov	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	4413      	add	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	440b      	add	r3, r1
 800437c:	3320      	adds	r3, #32
 800437e:	2200      	movs	r2, #0
 8004380:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004382:	7bfa      	ldrb	r2, [r7, #15]
 8004384:	6879      	ldr	r1, [r7, #4]
 8004386:	4613      	mov	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4413      	add	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	440b      	add	r3, r1
 8004390:	3324      	adds	r3, #36	@ 0x24
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004396:	7bfb      	ldrb	r3, [r7, #15]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	1c5a      	adds	r2, r3, #1
 800439c:	4613      	mov	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	440b      	add	r3, r1
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	3301      	adds	r3, #1
 80043ae:	73fb      	strb	r3, [r7, #15]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	791b      	ldrb	r3, [r3, #4]
 80043b4:	7bfa      	ldrb	r2, [r7, #15]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d3bb      	bcc.n	8004332 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043ba:	2300      	movs	r3, #0
 80043bc:	73fb      	strb	r3, [r7, #15]
 80043be:	e044      	b.n	800444a <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80043c0:	7bfa      	ldrb	r2, [r7, #15]
 80043c2:	6879      	ldr	r1, [r7, #4]
 80043c4:	4613      	mov	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4413      	add	r3, r2
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	440b      	add	r3, r1
 80043ce:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80043d2:	2200      	movs	r2, #0
 80043d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043d6:	7bfa      	ldrb	r2, [r7, #15]
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	4613      	mov	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4413      	add	r3, r2
 80043e0:	00db      	lsls	r3, r3, #3
 80043e2:	440b      	add	r3, r1
 80043e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80043e8:	7bfa      	ldrb	r2, [r7, #15]
 80043ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043ec:	7bfa      	ldrb	r2, [r7, #15]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	440b      	add	r3, r1
 80043fa:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80043fe:	2200      	movs	r2, #0
 8004400:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004402:	7bfa      	ldrb	r2, [r7, #15]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	4613      	mov	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	4413      	add	r3, r2
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	440b      	add	r3, r1
 8004410:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004418:	7bfa      	ldrb	r2, [r7, #15]
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	440b      	add	r3, r1
 8004426:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800442a:	2200      	movs	r2, #0
 800442c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800442e:	7bfa      	ldrb	r2, [r7, #15]
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	440b      	add	r3, r1
 800443c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004444:	7bfb      	ldrb	r3, [r7, #15]
 8004446:	3301      	adds	r3, #1
 8004448:	73fb      	strb	r3, [r7, #15]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	791b      	ldrb	r3, [r3, #4]
 800444e:	7bfa      	ldrb	r2, [r7, #15]
 8004450:	429a      	cmp	r2, r3
 8004452:	d3b5      	bcc.n	80043c0 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6818      	ldr	r0, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3304      	adds	r3, #4
 800445c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800445e:	f002 fe10 	bl	8007082 <USB_DevInit>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2202      	movs	r2, #2
 800446c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e00c      	b.n	800448e <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4618      	mov	r0, r3
 8004488:	f005 f88f 	bl	80095aa <USB_DevDisconnect>

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b082      	sub	sp, #8
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d101      	bne.n	80044ac <HAL_PCD_Start+0x16>
 80044a8:	2302      	movs	r3, #2
 80044aa:	e016      	b.n	80044da <HAL_PCD_Start+0x44>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f002 fda6 	bl	800700a <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80044be:	2101      	movs	r1, #1
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f007 f916 	bl	800b6f2 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f005 f863 	bl	8009596 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3708      	adds	r7, #8
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b088      	sub	sp, #32
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f005 f865 	bl	80095be <USB_ReadInterrupts>
 80044f4:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 fb1a 	bl	8004b3a <PCD_EP_ISR_Handler>

    return;
 8004506:	e119      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800450e:	2b00      	cmp	r3, #0
 8004510:	d013      	beq.n	800453a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800451a:	b29a      	uxth	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004524:	b292      	uxth	r2, r2
 8004526:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f006 fee9 	bl	800b302 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004530:	2100      	movs	r1, #0
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f905 	bl	8004742 <HAL_PCD_SetAddress>

    return;
 8004538:	e100      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00c      	beq.n	800455e <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800454c:	b29a      	uxth	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004556:	b292      	uxth	r2, r2
 8004558:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800455c:	e0ee      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00c      	beq.n	8004582 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004570:	b29a      	uxth	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800457a:	b292      	uxth	r2, r2
 800457c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8004580:	e0dc      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d027      	beq.n	80045dc <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004594:	b29a      	uxth	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f022 0204 	bic.w	r2, r2, #4
 800459e:	b292      	uxth	r2, r2
 80045a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f022 0208 	bic.w	r2, r2, #8
 80045b6:	b292      	uxth	r2, r2
 80045b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f006 fed9 	bl	800b374 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80045d4:	b292      	uxth	r2, r2
 80045d6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80045da:	e0af      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f000 8083 	beq.w	80046ee <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 80045e8:	2300      	movs	r3, #0
 80045ea:	77fb      	strb	r3, [r7, #31]
 80045ec:	e010      	b.n	8004610 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	461a      	mov	r2, r3
 80045f4:	7ffb      	ldrb	r3, [r7, #31]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	441a      	add	r2, r3
 80045fa:	7ffb      	ldrb	r3, [r7, #31]
 80045fc:	8812      	ldrh	r2, [r2, #0]
 80045fe:	b292      	uxth	r2, r2
 8004600:	005b      	lsls	r3, r3, #1
 8004602:	3320      	adds	r3, #32
 8004604:	443b      	add	r3, r7
 8004606:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800460a:	7ffb      	ldrb	r3, [r7, #31]
 800460c:	3301      	adds	r3, #1
 800460e:	77fb      	strb	r3, [r7, #31]
 8004610:	7ffb      	ldrb	r3, [r7, #31]
 8004612:	2b07      	cmp	r3, #7
 8004614:	d9eb      	bls.n	80045ee <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800461e:	b29a      	uxth	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0201 	orr.w	r2, r2, #1
 8004628:	b292      	uxth	r2, r2
 800462a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004636:	b29a      	uxth	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0201 	bic.w	r2, r2, #1
 8004640:	b292      	uxth	r2, r2
 8004642:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8004646:	bf00      	nop
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004650:	b29b      	uxth	r3, r3
 8004652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0f6      	beq.n	8004648 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004662:	b29a      	uxth	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800466c:	b292      	uxth	r2, r2
 800466e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8004672:	2300      	movs	r3, #0
 8004674:	77fb      	strb	r3, [r7, #31]
 8004676:	e00f      	b.n	8004698 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8004678:	7ffb      	ldrb	r3, [r7, #31]
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	6812      	ldr	r2, [r2, #0]
 800467e:	4611      	mov	r1, r2
 8004680:	7ffa      	ldrb	r2, [r7, #31]
 8004682:	0092      	lsls	r2, r2, #2
 8004684:	440a      	add	r2, r1
 8004686:	005b      	lsls	r3, r3, #1
 8004688:	3320      	adds	r3, #32
 800468a:	443b      	add	r3, r7
 800468c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004690:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8004692:	7ffb      	ldrb	r3, [r7, #31]
 8004694:	3301      	adds	r3, #1
 8004696:	77fb      	strb	r3, [r7, #31]
 8004698:	7ffb      	ldrb	r3, [r7, #31]
 800469a:	2b07      	cmp	r3, #7
 800469c:	d9ec      	bls.n	8004678 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0208 	orr.w	r2, r2, #8
 80046b0:	b292      	uxth	r2, r2
 80046b2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80046be:	b29a      	uxth	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046c8:	b292      	uxth	r2, r2
 80046ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f042 0204 	orr.w	r2, r2, #4
 80046e0:	b292      	uxth	r2, r2
 80046e2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f006 fe2a 	bl	800b340 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80046ec:	e026      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00f      	beq.n	8004718 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004700:	b29a      	uxth	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800470a:	b292      	uxth	r2, r2
 800470c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f006 fde8 	bl	800b2e6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8004716:	e011      	b.n	800473c <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00c      	beq.n	800473c <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800472a:	b29a      	uxth	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004734:	b292      	uxth	r2, r2
 8004736:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800473a:	bf00      	nop
  }
}
 800473c:	3720      	adds	r7, #32
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b082      	sub	sp, #8
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
 800474a:	460b      	mov	r3, r1
 800474c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_PCD_SetAddress+0x1a>
 8004758:	2302      	movs	r3, #2
 800475a:	e012      	b.n	8004782 <HAL_PCD_SetAddress+0x40>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	78fa      	ldrb	r2, [r7, #3]
 8004768:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	78fa      	ldrb	r2, [r7, #3]
 8004770:	4611      	mov	r1, r2
 8004772:	4618      	mov	r0, r3
 8004774:	f004 fefc 	bl	8009570 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b084      	sub	sp, #16
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	4608      	mov	r0, r1
 8004794:	4611      	mov	r1, r2
 8004796:	461a      	mov	r2, r3
 8004798:	4603      	mov	r3, r0
 800479a:	70fb      	strb	r3, [r7, #3]
 800479c:	460b      	mov	r3, r1
 800479e:	803b      	strh	r3, [r7, #0]
 80047a0:	4613      	mov	r3, r2
 80047a2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80047a4:	2300      	movs	r3, #0
 80047a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	da0e      	bge.n	80047ce <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047b0:	78fb      	ldrb	r3, [r7, #3]
 80047b2:	f003 0207 	and.w	r2, r3, #7
 80047b6:	4613      	mov	r3, r2
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	4413      	add	r3, r2
 80047bc:	00db      	lsls	r3, r3, #3
 80047be:	3310      	adds	r3, #16
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	4413      	add	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2201      	movs	r2, #1
 80047ca:	705a      	strb	r2, [r3, #1]
 80047cc:	e00e      	b.n	80047ec <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047ce:	78fb      	ldrb	r3, [r7, #3]
 80047d0:	f003 0207 	and.w	r2, r3, #7
 80047d4:	4613      	mov	r3, r2
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	4413      	add	r3, r2
 80047e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80047ec:	78fb      	ldrb	r3, [r7, #3]
 80047ee:	f003 0307 	and.w	r3, r3, #7
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80047f8:	883a      	ldrh	r2, [r7, #0]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	78ba      	ldrb	r2, [r7, #2]
 8004802:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004804:	78bb      	ldrb	r3, [r7, #2]
 8004806:	2b02      	cmp	r3, #2
 8004808:	d102      	bne.n	8004810 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_PCD_EP_Open+0x94>
 800481a:	2302      	movs	r3, #2
 800481c:	e00e      	b.n	800483c <HAL_PCD_EP_Open+0xb2>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68f9      	ldr	r1, [r7, #12]
 800482c:	4618      	mov	r0, r3
 800482e:	f002 fc45 	bl	80070bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800483a:	7afb      	ldrb	r3, [r7, #11]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004850:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004854:	2b00      	cmp	r3, #0
 8004856:	da0e      	bge.n	8004876 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	f003 0207 	and.w	r2, r3, #7
 800485e:	4613      	mov	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	3310      	adds	r3, #16
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	4413      	add	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2201      	movs	r2, #1
 8004872:	705a      	strb	r2, [r3, #1]
 8004874:	e00e      	b.n	8004894 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004876:	78fb      	ldrb	r3, [r7, #3]
 8004878:	f003 0207 	and.w	r2, r3, #7
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4413      	add	r3, r2
 8004882:	00db      	lsls	r3, r3, #3
 8004884:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	4413      	add	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	f003 0307 	and.w	r3, r3, #7
 800489a:	b2da      	uxtb	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	d101      	bne.n	80048ae <HAL_PCD_EP_Close+0x6a>
 80048aa:	2302      	movs	r3, #2
 80048ac:	e00e      	b.n	80048cc <HAL_PCD_EP_Close+0x88>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68f9      	ldr	r1, [r7, #12]
 80048bc:	4618      	mov	r0, r3
 80048be:	f002 ffbd 	bl	800783c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3710      	adds	r7, #16
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	607a      	str	r2, [r7, #4]
 80048de:	603b      	str	r3, [r7, #0]
 80048e0:	460b      	mov	r3, r1
 80048e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048e4:	7afb      	ldrb	r3, [r7, #11]
 80048e6:	f003 0207 	and.w	r2, r3, #7
 80048ea:	4613      	mov	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	00db      	lsls	r3, r3, #3
 80048f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4413      	add	r3, r2
 80048fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2200      	movs	r2, #0
 800490c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2200      	movs	r2, #0
 8004912:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004914:	7afb      	ldrb	r3, [r7, #11]
 8004916:	f003 0307 	and.w	r3, r3, #7
 800491a:	b2da      	uxtb	r2, r3
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6979      	ldr	r1, [r7, #20]
 8004926:	4618      	mov	r0, r3
 8004928:	f003 f974 	bl	8007c14 <USB_EPStartXfer>

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3718      	adds	r7, #24
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}

08004936 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004942:	78fb      	ldrb	r3, [r7, #3]
 8004944:	f003 0207 	and.w	r2, r3, #7
 8004948:	6879      	ldr	r1, [r7, #4]
 800494a:	4613      	mov	r3, r2
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4413      	add	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	440b      	add	r3, r1
 8004954:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8004958:	681b      	ldr	r3, [r3, #0]
}
 800495a:	4618      	mov	r0, r3
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	607a      	str	r2, [r7, #4]
 800496e:	603b      	str	r3, [r7, #0]
 8004970:	460b      	mov	r3, r1
 8004972:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004974:	7afb      	ldrb	r3, [r7, #11]
 8004976:	f003 0207 	and.w	r2, r3, #7
 800497a:	4613      	mov	r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	3310      	adds	r3, #16
 8004984:	68fa      	ldr	r2, [r7, #12]
 8004986:	4413      	add	r3, r2
 8004988:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	683a      	ldr	r2, [r7, #0]
 8004994:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2201      	movs	r2, #1
 800499a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	683a      	ldr	r2, [r7, #0]
 80049a2:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	2200      	movs	r2, #0
 80049a8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2201      	movs	r2, #1
 80049ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049b0:	7afb      	ldrb	r3, [r7, #11]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6979      	ldr	r1, [r7, #20]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f003 f926 	bl	8007c14 <USB_EPStartXfer>

  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b084      	sub	sp, #16
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
 80049da:	460b      	mov	r3, r1
 80049dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80049de:	78fb      	ldrb	r3, [r7, #3]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	7912      	ldrb	r2, [r2, #4]
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d901      	bls.n	80049f0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e04c      	b.n	8004a8a <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80049f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	da0e      	bge.n	8004a16 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049f8:	78fb      	ldrb	r3, [r7, #3]
 80049fa:	f003 0207 	and.w	r2, r3, #7
 80049fe:	4613      	mov	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	4413      	add	r3, r2
 8004a04:	00db      	lsls	r3, r3, #3
 8004a06:	3310      	adds	r3, #16
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	705a      	strb	r2, [r3, #1]
 8004a14:	e00c      	b.n	8004a30 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	009b      	lsls	r3, r3, #2
 8004a1c:	4413      	add	r3, r2
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	4413      	add	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2201      	movs	r2, #1
 8004a34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a36:	78fb      	ldrb	r3, [r7, #3]
 8004a38:	f003 0307 	and.w	r3, r3, #7
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <HAL_PCD_EP_SetStall+0x7e>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e01c      	b.n	8004a8a <HAL_PCD_EP_SetStall+0xb8>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68f9      	ldr	r1, [r7, #12]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f004 fc89 	bl	8009376 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a64:	78fb      	ldrb	r3, [r7, #3]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d108      	bne.n	8004a80 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	f004 fdae 	bl	80095dc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3710      	adds	r7, #16
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}

08004a92 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a92:	b580      	push	{r7, lr}
 8004a94:	b084      	sub	sp, #16
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	6078      	str	r0, [r7, #4]
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004a9e:	78fb      	ldrb	r3, [r7, #3]
 8004aa0:	f003 030f 	and.w	r3, r3, #15
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	7912      	ldrb	r2, [r2, #4]
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e040      	b.n	8004b32 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ab0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	da0e      	bge.n	8004ad6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ab8:	78fb      	ldrb	r3, [r7, #3]
 8004aba:	f003 0207 	and.w	r2, r3, #7
 8004abe:	4613      	mov	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4413      	add	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	3310      	adds	r3, #16
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	4413      	add	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	705a      	strb	r2, [r3, #1]
 8004ad4:	e00e      	b.n	8004af4 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ad6:	78fb      	ldrb	r3, [r7, #3]
 8004ad8:	f003 0207 	and.w	r2, r3, #7
 8004adc:	4613      	mov	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	00db      	lsls	r3, r3, #3
 8004ae4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	4413      	add	r3, r2
 8004aec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004afa:	78fb      	ldrb	r3, [r7, #3]
 8004afc:	f003 0307 	and.w	r3, r3, #7
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d101      	bne.n	8004b14 <HAL_PCD_EP_ClrStall+0x82>
 8004b10:	2302      	movs	r3, #2
 8004b12:	e00e      	b.n	8004b32 <HAL_PCD_EP_ClrStall+0xa0>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	68f9      	ldr	r1, [r7, #12]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f004 fc77 	bl	8009416 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b096      	sub	sp, #88	@ 0x58
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004b42:	e3bb      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004b4c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004b50:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8004b5e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	f040 8175 	bne.w	8004e52 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004b68:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d14e      	bne.n	8004c12 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	881b      	ldrh	r3, [r3, #0]
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004b80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b84:	81fb      	strh	r3, [r7, #14]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	89fb      	ldrh	r3, [r7, #14]
 8004b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	3310      	adds	r3, #16
 8004b9c:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	461a      	mov	r2, r3
 8004baa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	4413      	add	r3, r2
 8004bb2:	3302      	adds	r3, #2
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6812      	ldr	r2, [r2, #0]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bc8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004bca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bcc:	695a      	ldr	r2, [r3, #20]
 8004bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	441a      	add	r2, r3
 8004bd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bd6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004bd8:	2100      	movs	r1, #0
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f006 fb69 	bl	800b2b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	7b5b      	ldrb	r3, [r3, #13]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f000 8368 	beq.w	80052bc <PCD_EP_ISR_Handler+0x782>
 8004bec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	f040 8363 	bne.w	80052bc <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	7b5b      	ldrb	r3, [r3, #13]
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c00:	b2da      	uxtb	r2, r3
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	735a      	strb	r2, [r3, #13]
 8004c10:	e354      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004c18:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	881b      	ldrh	r3, [r3, #0]
 8004c20:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004c24:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004c28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d034      	beq.n	8004c9a <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	4413      	add	r3, r2
 8004c44:	3306      	adds	r3, #6
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	4413      	add	r3, r2
 8004c4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004c52:	881b      	ldrh	r3, [r3, #0]
 8004c54:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004c58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c5a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8004c66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c68:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004c6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c6c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	f004 fd05 	bl	800967e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	881b      	ldrh	r3, [r3, #0]
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004c80:	4013      	ands	r3, r2
 8004c82:	823b      	strh	r3, [r7, #16]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	8a3a      	ldrh	r2, [r7, #16]
 8004c8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004c8e:	b292      	uxth	r2, r2
 8004c90:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f006 fae0 	bl	800b258 <HAL_PCD_SetupStageCallback>
 8004c98:	e310      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004c9a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f280 830c 	bge.w	80052bc <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	881b      	ldrh	r3, [r3, #0]
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	83fb      	strh	r3, [r7, #30]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	8bfa      	ldrh	r2, [r7, #30]
 8004cba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004cbe:	b292      	uxth	r2, r2
 8004cc0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	461a      	mov	r2, r3
 8004cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	4413      	add	r3, r2
 8004cd6:	3306      	adds	r3, #6
 8004cd8:	005b      	lsls	r3, r3, #1
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6812      	ldr	r2, [r2, #0]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ce4:	881b      	ldrh	r3, [r3, #0]
 8004ce6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004cea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cec:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004cee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d019      	beq.n	8004d2a <PCD_EP_ISR_Handler+0x1f0>
 8004cf6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d015      	beq.n	8004d2a <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
 8004d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d04:	6959      	ldr	r1, [r3, #20]
 8004d06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d08:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d0c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	f004 fcb5 	bl	800967e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004d14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	441a      	add	r2, r3
 8004d1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d20:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004d22:	2100      	movs	r1, #0
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f006 faa9 	bl	800b27c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	881b      	ldrh	r3, [r3, #0]
 8004d30:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8004d34:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004d38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f040 82bd 	bne.w	80052bc <PCD_EP_ISR_Handler+0x782>
 8004d42:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004d46:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004d4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d4e:	f000 82b5 	beq.w	80052bc <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	61bb      	str	r3, [r7, #24]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	461a      	mov	r2, r3
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	4413      	add	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004d70:	617b      	str	r3, [r7, #20]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	881b      	ldrh	r3, [r3, #0]
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	801a      	strh	r2, [r3, #0]
 8004d82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d88:	d91d      	bls.n	8004dc6 <PCD_EP_ISR_Handler+0x28c>
 8004d8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	095b      	lsrs	r3, r3, #5
 8004d90:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d94:	691b      	ldr	r3, [r3, #16]
 8004d96:	f003 031f 	and.w	r3, r3, #31
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d102      	bne.n	8004da4 <PCD_EP_ISR_Handler+0x26a>
 8004d9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004da0:	3b01      	subs	r3, #1
 8004da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	881b      	ldrh	r3, [r3, #0]
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	029b      	lsls	r3, r3, #10
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	4313      	orrs	r3, r2
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	801a      	strh	r2, [r3, #0]
 8004dc4:	e026      	b.n	8004e14 <PCD_EP_ISR_Handler+0x2da>
 8004dc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10a      	bne.n	8004de4 <PCD_EP_ISR_Handler+0x2aa>
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	881b      	ldrh	r3, [r3, #0]
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	801a      	strh	r2, [r3, #0]
 8004de2:	e017      	b.n	8004e14 <PCD_EP_ISR_Handler+0x2da>
 8004de4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	085b      	lsrs	r3, r3, #1
 8004dea:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <PCD_EP_ISR_Handler+0x2c4>
 8004df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	881b      	ldrh	r3, [r3, #0]
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	029b      	lsls	r3, r3, #10
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e24:	827b      	strh	r3, [r7, #18]
 8004e26:	8a7b      	ldrh	r3, [r7, #18]
 8004e28:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004e2c:	827b      	strh	r3, [r7, #18]
 8004e2e:	8a7b      	ldrh	r3, [r7, #18]
 8004e30:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004e34:	827b      	strh	r3, [r7, #18]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	8a7b      	ldrh	r3, [r7, #18]
 8004e3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	8013      	strh	r3, [r2, #0]
 8004e50:	e234      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	461a      	mov	r2, r3
 8004e58:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	4413      	add	r3, r2
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004e66:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f280 80fc 	bge.w	8005068 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	461a      	mov	r2, r3
 8004e76:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	881b      	ldrh	r3, [r3, #0]
 8004e80:	b29a      	uxth	r2, r3
 8004e82:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8004e86:	4013      	ands	r3, r2
 8004e88:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	461a      	mov	r2, r3
 8004e92:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8004e9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ea2:	b292      	uxth	r2, r2
 8004ea4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004ea6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8004eaa:	4613      	mov	r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4413      	add	r3, r2
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	4413      	add	r3, r2
 8004eba:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004ebc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ebe:	7b1b      	ldrb	r3, [r3, #12]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d125      	bne.n	8004f10 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	461a      	mov	r2, r3
 8004ed0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	3306      	adds	r3, #6
 8004eda:	005b      	lsls	r3, r3, #1
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ee6:	881b      	ldrh	r3, [r3, #0]
 8004ee8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004eec:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8004ef0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 8092 	beq.w	800501e <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f00:	6959      	ldr	r1, [r3, #20]
 8004f02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f04:	88da      	ldrh	r2, [r3, #6]
 8004f06:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004f0a:	f004 fbb8 	bl	800967e <USB_ReadPMA>
 8004f0e:	e086      	b.n	800501e <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004f10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f12:	78db      	ldrb	r3, [r3, #3]
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d10a      	bne.n	8004f2e <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004f18:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 f9d9 	bl	80052d8 <HAL_PCD_EP_DB_Receive>
 8004f26:	4603      	mov	r3, r0
 8004f28:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8004f2c:	e077      	b.n	800501e <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	461a      	mov	r2, r3
 8004f34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	4413      	add	r3, r2
 8004f3c:	881b      	ldrh	r3, [r3, #0]
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f48:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	461a      	mov	r2, r3
 8004f52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	441a      	add	r2, r3
 8004f5a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8004f5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f6a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	461a      	mov	r2, r3
 8004f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	4413      	add	r3, r2
 8004f80:	881b      	ldrh	r3, [r3, #0]
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d024      	beq.n	8004fd6 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	461a      	mov	r2, r3
 8004f98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	00db      	lsls	r3, r3, #3
 8004f9e:	4413      	add	r3, r2
 8004fa0:	3302      	adds	r3, #2
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6812      	ldr	r2, [r2, #0]
 8004fa8:	4413      	add	r3, r2
 8004faa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004fae:	881b      	ldrh	r3, [r3, #0]
 8004fb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fb4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8004fb8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d02e      	beq.n	800501e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6818      	ldr	r0, [r3, #0]
 8004fc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fc6:	6959      	ldr	r1, [r3, #20]
 8004fc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fca:	891a      	ldrh	r2, [r3, #8]
 8004fcc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004fd0:	f004 fb55 	bl	800967e <USB_ReadPMA>
 8004fd4:	e023      	b.n	800501e <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	4413      	add	r3, r2
 8004fea:	3306      	adds	r3, #6
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004ff8:	881b      	ldrh	r3, [r3, #0]
 8004ffa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ffe:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8005002:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005006:	2b00      	cmp	r3, #0
 8005008:	d009      	beq.n	800501e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6818      	ldr	r0, [r3, #0]
 800500e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005010:	6959      	ldr	r1, [r3, #20]
 8005012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005014:	895a      	ldrh	r2, [r3, #10]
 8005016:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800501a:	f004 fb30 	bl	800967e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800501e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005020:	69da      	ldr	r2, [r3, #28]
 8005022:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005026:	441a      	add	r2, r3
 8005028:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800502a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800502c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800502e:	695a      	ldr	r2, [r3, #20]
 8005030:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005034:	441a      	add	r2, r3
 8005036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005038:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800503a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d005      	beq.n	800504e <PCD_EP_ISR_Handler+0x514>
 8005042:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8005046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	429a      	cmp	r2, r3
 800504c:	d206      	bcs.n	800505c <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800504e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005050:	781b      	ldrb	r3, [r3, #0]
 8005052:	4619      	mov	r1, r3
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f006 f911 	bl	800b27c <HAL_PCD_DataOutStageCallback>
 800505a:	e005      	b.n	8005068 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005062:	4618      	mov	r0, r3
 8005064:	f002 fdd6 	bl	8007c14 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005068:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800506c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8123 	beq.w	80052bc <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8005076:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800507a:	4613      	mov	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	00db      	lsls	r3, r3, #3
 8005082:	3310      	adds	r3, #16
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	4413      	add	r3, r2
 8005088:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	461a      	mov	r2, r3
 8005090:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4413      	add	r3, r2
 8005098:	881b      	ldrh	r3, [r3, #0]
 800509a:	b29b      	uxth	r3, r3
 800509c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80050a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050a4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	441a      	add	r2, r3
 80050b6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80050ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80050c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050c8:	78db      	ldrb	r3, [r3, #3]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	f040 80a2 	bne.w	8005214 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 80050d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d2:	2200      	movs	r2, #0
 80050d4:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80050d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d8:	7b1b      	ldrb	r3, [r3, #12]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	f000 8093 	beq.w	8005206 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80050e0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80050e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d046      	beq.n	800517a <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80050ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050ee:	785b      	ldrb	r3, [r3, #1]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d126      	bne.n	8005142 <PCD_EP_ISR_Handler+0x608>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005102:	b29b      	uxth	r3, r3
 8005104:	461a      	mov	r2, r3
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	4413      	add	r3, r2
 800510a:	627b      	str	r3, [r7, #36]	@ 0x24
 800510c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	011a      	lsls	r2, r3, #4
 8005112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005114:	4413      	add	r3, r2
 8005116:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800511a:	623b      	str	r3, [r7, #32]
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	881b      	ldrh	r3, [r3, #0]
 8005120:	b29b      	uxth	r3, r3
 8005122:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005126:	b29a      	uxth	r2, r3
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	801a      	strh	r2, [r3, #0]
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	881b      	ldrh	r3, [r3, #0]
 8005130:	b29b      	uxth	r3, r3
 8005132:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005136:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800513a:	b29a      	uxth	r2, r3
 800513c:	6a3b      	ldr	r3, [r7, #32]
 800513e:	801a      	strh	r2, [r3, #0]
 8005140:	e061      	b.n	8005206 <PCD_EP_ISR_Handler+0x6cc>
 8005142:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005144:	785b      	ldrb	r3, [r3, #1]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d15d      	bne.n	8005206 <PCD_EP_ISR_Handler+0x6cc>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005158:	b29b      	uxth	r3, r3
 800515a:	461a      	mov	r2, r3
 800515c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800515e:	4413      	add	r3, r2
 8005160:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	011a      	lsls	r2, r3, #4
 8005168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800516a:	4413      	add	r3, r2
 800516c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005170:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005174:	2200      	movs	r2, #0
 8005176:	801a      	strh	r2, [r3, #0]
 8005178:	e045      	b.n	8005206 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005182:	785b      	ldrb	r3, [r3, #1]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d126      	bne.n	80051d6 <PCD_EP_ISR_Handler+0x69c>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	637b      	str	r3, [r7, #52]	@ 0x34
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005196:	b29b      	uxth	r3, r3
 8005198:	461a      	mov	r2, r3
 800519a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800519c:	4413      	add	r3, r2
 800519e:	637b      	str	r3, [r7, #52]	@ 0x34
 80051a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	011a      	lsls	r2, r3, #4
 80051a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051a8:	4413      	add	r3, r2
 80051aa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80051b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b2:	881b      	ldrh	r3, [r3, #0]
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051be:	801a      	strh	r2, [r3, #0]
 80051c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c2:	881b      	ldrh	r3, [r3, #0]
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d2:	801a      	strh	r2, [r3, #0]
 80051d4:	e017      	b.n	8005206 <PCD_EP_ISR_Handler+0x6cc>
 80051d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051d8:	785b      	ldrb	r3, [r3, #1]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d113      	bne.n	8005206 <PCD_EP_ISR_Handler+0x6cc>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	461a      	mov	r2, r3
 80051ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051ec:	4413      	add	r3, r2
 80051ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051f2:	781b      	ldrb	r3, [r3, #0]
 80051f4:	011a      	lsls	r2, r3, #4
 80051f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051f8:	4413      	add	r3, r2
 80051fa:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005202:	2200      	movs	r2, #0
 8005204:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	4619      	mov	r1, r3
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f006 f850 	bl	800b2b2 <HAL_PCD_DataInStageCallback>
 8005212:	e053      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005214:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800521c:	2b00      	cmp	r3, #0
 800521e:	d146      	bne.n	80052ae <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005228:	b29b      	uxth	r3, r3
 800522a:	461a      	mov	r2, r3
 800522c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	00db      	lsls	r3, r3, #3
 8005232:	4413      	add	r3, r2
 8005234:	3302      	adds	r3, #2
 8005236:	005b      	lsls	r3, r3, #1
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6812      	ldr	r2, [r2, #0]
 800523c:	4413      	add	r3, r2
 800523e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005242:	881b      	ldrh	r3, [r3, #0]
 8005244:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005248:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800524c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800524e:	699a      	ldr	r2, [r3, #24]
 8005250:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005254:	429a      	cmp	r2, r3
 8005256:	d907      	bls.n	8005268 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8005258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800525a:	699a      	ldr	r2, [r3, #24]
 800525c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005260:	1ad2      	subs	r2, r2, r3
 8005262:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005264:	619a      	str	r2, [r3, #24]
 8005266:	e002      	b.n	800526e <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8005268:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800526a:	2200      	movs	r2, #0
 800526c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800526e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d106      	bne.n	8005284 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	4619      	mov	r1, r3
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f006 f818 	bl	800b2b2 <HAL_PCD_DataInStageCallback>
 8005282:	e01b      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8005284:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005286:	695a      	ldr	r2, [r3, #20]
 8005288:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800528c:	441a      	add	r2, r3
 800528e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005290:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8005292:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005294:	69da      	ldr	r2, [r3, #28]
 8005296:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800529a:	441a      	add	r2, r3
 800529c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800529e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052a6:	4618      	mov	r0, r3
 80052a8:	f002 fcb4 	bl	8007c14 <USB_EPStartXfer>
 80052ac:	e006      	b.n	80052bc <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80052ae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80052b2:	461a      	mov	r2, r3
 80052b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f91b 	bl	80054f2 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	b21b      	sxth	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	f6ff ac3b 	blt.w	8004b44 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3758      	adds	r7, #88	@ 0x58
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b088      	sub	sp, #32
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	4613      	mov	r3, r2
 80052e4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80052e6:	88fb      	ldrh	r3, [r7, #6]
 80052e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d07e      	beq.n	80053ee <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	461a      	mov	r2, r3
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	00db      	lsls	r3, r3, #3
 8005302:	4413      	add	r3, r2
 8005304:	3302      	adds	r3, #2
 8005306:	005b      	lsls	r3, r3, #1
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	6812      	ldr	r2, [r2, #0]
 800530c:	4413      	add	r3, r2
 800530e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005318:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	699a      	ldr	r2, [r3, #24]
 800531e:	8b7b      	ldrh	r3, [r7, #26]
 8005320:	429a      	cmp	r2, r3
 8005322:	d306      	bcc.n	8005332 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	699a      	ldr	r2, [r3, #24]
 8005328:	8b7b      	ldrh	r3, [r7, #26]
 800532a:	1ad2      	subs	r2, r2, r3
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	619a      	str	r2, [r3, #24]
 8005330:	e002      	b.n	8005338 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2200      	movs	r2, #0
 8005336:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d123      	bne.n	8005388 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	461a      	mov	r2, r3
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	4413      	add	r3, r2
 800534e:	881b      	ldrh	r3, [r3, #0]
 8005350:	b29b      	uxth	r3, r3
 8005352:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800535a:	833b      	strh	r3, [r7, #24]
 800535c:	8b3b      	ldrh	r3, [r7, #24]
 800535e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005362:	833b      	strh	r3, [r7, #24]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	461a      	mov	r2, r3
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	009b      	lsls	r3, r3, #2
 8005370:	441a      	add	r2, r3
 8005372:	8b3b      	ldrh	r3, [r7, #24]
 8005374:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005378:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800537c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005384:	b29b      	uxth	r3, r3
 8005386:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005388:	88fb      	ldrh	r3, [r7, #6]
 800538a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800538e:	2b00      	cmp	r3, #0
 8005390:	d01f      	beq.n	80053d2 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	461a      	mov	r2, r3
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	4413      	add	r3, r2
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ac:	82fb      	strh	r3, [r7, #22]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	461a      	mov	r2, r3
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	441a      	add	r2, r3
 80053bc:	8afb      	ldrh	r3, [r7, #22]
 80053be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053ca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80053d2:	8b7b      	ldrh	r3, [r7, #26]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 8087 	beq.w	80054e8 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6818      	ldr	r0, [r3, #0]
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	6959      	ldr	r1, [r3, #20]
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	891a      	ldrh	r2, [r3, #8]
 80053e6:	8b7b      	ldrh	r3, [r7, #26]
 80053e8:	f004 f949 	bl	800967e <USB_ReadPMA>
 80053ec:	e07c      	b.n	80054e8 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	461a      	mov	r2, r3
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	4413      	add	r3, r2
 8005402:	3306      	adds	r3, #6
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	6812      	ldr	r2, [r2, #0]
 800540a:	4413      	add	r3, r2
 800540c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005410:	881b      	ldrh	r3, [r3, #0]
 8005412:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005416:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	699a      	ldr	r2, [r3, #24]
 800541c:	8b7b      	ldrh	r3, [r7, #26]
 800541e:	429a      	cmp	r2, r3
 8005420:	d306      	bcc.n	8005430 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	699a      	ldr	r2, [r3, #24]
 8005426:	8b7b      	ldrh	r3, [r7, #26]
 8005428:	1ad2      	subs	r2, r2, r3
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	619a      	str	r2, [r3, #24]
 800542e:	e002      	b.n	8005436 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2200      	movs	r2, #0
 8005434:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d123      	bne.n	8005486 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	461a      	mov	r2, r3
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4413      	add	r3, r2
 800544c:	881b      	ldrh	r3, [r3, #0]
 800544e:	b29b      	uxth	r3, r3
 8005450:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005454:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005458:	83fb      	strh	r3, [r7, #30]
 800545a:	8bfb      	ldrh	r3, [r7, #30]
 800545c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005460:	83fb      	strh	r3, [r7, #30]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	441a      	add	r2, r3
 8005470:	8bfb      	ldrh	r3, [r7, #30]
 8005472:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005476:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800547a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800547e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005482:	b29b      	uxth	r3, r3
 8005484:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005486:	88fb      	ldrh	r3, [r7, #6]
 8005488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800548c:	2b00      	cmp	r3, #0
 800548e:	d11f      	bne.n	80054d0 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	881b      	ldrh	r3, [r3, #0]
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054aa:	83bb      	strh	r3, [r7, #28]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	461a      	mov	r2, r3
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	441a      	add	r2, r3
 80054ba:	8bbb      	ldrh	r3, [r7, #28]
 80054bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054c8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80054d0:	8b7b      	ldrh	r3, [r7, #26]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d008      	beq.n	80054e8 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	6959      	ldr	r1, [r3, #20]
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	895a      	ldrh	r2, [r3, #10]
 80054e2:	8b7b      	ldrh	r3, [r7, #26]
 80054e4:	f004 f8cb 	bl	800967e <USB_ReadPMA>
    }
  }

  return count;
 80054e8:	8b7b      	ldrh	r3, [r7, #26]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b0a4      	sub	sp, #144	@ 0x90
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	60f8      	str	r0, [r7, #12]
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	4613      	mov	r3, r2
 80054fe:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005500:	88fb      	ldrh	r3, [r7, #6]
 8005502:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 81dd 	beq.w	80058c6 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005514:	b29b      	uxth	r3, r3
 8005516:	461a      	mov	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	00db      	lsls	r3, r3, #3
 800551e:	4413      	add	r3, r2
 8005520:	3302      	adds	r3, #2
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	6812      	ldr	r2, [r2, #0]
 8005528:	4413      	add	r3, r2
 800552a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800552e:	881b      	ldrh	r3, [r3, #0]
 8005530:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005534:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	699a      	ldr	r2, [r3, #24]
 800553c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005540:	429a      	cmp	r2, r3
 8005542:	d907      	bls.n	8005554 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	699a      	ldr	r2, [r3, #24]
 8005548:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800554c:	1ad2      	subs	r2, r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	619a      	str	r2, [r3, #24]
 8005552:	e002      	b.n	800555a <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2200      	movs	r2, #0
 8005558:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	2b00      	cmp	r3, #0
 8005560:	f040 80b9 	bne.w	80056d6 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	785b      	ldrb	r3, [r3, #1]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d126      	bne.n	80055ba <HAL_PCD_EP_DB_Transmit+0xc8>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800557a:	b29b      	uxth	r3, r3
 800557c:	461a      	mov	r2, r3
 800557e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005580:	4413      	add	r3, r2
 8005582:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	011a      	lsls	r2, r3, #4
 800558a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800558c:	4413      	add	r3, r2
 800558e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005592:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005596:	881b      	ldrh	r3, [r3, #0]
 8005598:	b29b      	uxth	r3, r3
 800559a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800559e:	b29a      	uxth	r2, r3
 80055a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a2:	801a      	strh	r2, [r3, #0]
 80055a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a6:	881b      	ldrh	r3, [r3, #0]
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80055ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b6:	801a      	strh	r2, [r3, #0]
 80055b8:	e01a      	b.n	80055f0 <HAL_PCD_EP_DB_Transmit+0xfe>
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	785b      	ldrb	r3, [r3, #1]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d116      	bne.n	80055f0 <HAL_PCD_EP_DB_Transmit+0xfe>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	461a      	mov	r2, r3
 80055d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d6:	4413      	add	r3, r2
 80055d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	011a      	lsls	r2, r3, #4
 80055e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055e2:	4413      	add	r3, r2
 80055e4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80055e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80055ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ec:	2200      	movs	r2, #0
 80055ee:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	785b      	ldrb	r3, [r3, #1]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d126      	bne.n	800564c <HAL_PCD_EP_DB_Transmit+0x15a>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	61fb      	str	r3, [r7, #28]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800560c:	b29b      	uxth	r3, r3
 800560e:	461a      	mov	r2, r3
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	4413      	add	r3, r2
 8005614:	61fb      	str	r3, [r7, #28]
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	011a      	lsls	r2, r3, #4
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	4413      	add	r3, r2
 8005620:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005624:	61bb      	str	r3, [r7, #24]
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	881b      	ldrh	r3, [r3, #0]
 800562a:	b29b      	uxth	r3, r3
 800562c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005630:	b29a      	uxth	r2, r3
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	801a      	strh	r2, [r3, #0]
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	881b      	ldrh	r3, [r3, #0]
 800563a:	b29b      	uxth	r3, r3
 800563c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005640:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005644:	b29a      	uxth	r2, r3
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	801a      	strh	r2, [r3, #0]
 800564a:	e017      	b.n	800567c <HAL_PCD_EP_DB_Transmit+0x18a>
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	785b      	ldrb	r3, [r3, #1]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d113      	bne.n	800567c <HAL_PCD_EP_DB_Transmit+0x18a>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800565c:	b29b      	uxth	r3, r3
 800565e:	461a      	mov	r2, r3
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	4413      	add	r3, r2
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	781b      	ldrb	r3, [r3, #0]
 800566a:	011a      	lsls	r2, r3, #4
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	4413      	add	r3, r2
 8005670:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005674:	623b      	str	r3, [r7, #32]
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	2200      	movs	r2, #0
 800567a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	4619      	mov	r1, r3
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f005 fe15 	bl	800b2b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005688:	88fb      	ldrh	r3, [r7, #6]
 800568a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 82fc 	beq.w	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	461a      	mov	r2, r3
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	881b      	ldrh	r3, [r3, #0]
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ae:	82fb      	strh	r3, [r7, #22]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	441a      	add	r2, r3
 80056be:	8afb      	ldrh	r3, [r7, #22]
 80056c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80056cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	8013      	strh	r3, [r2, #0]
 80056d4:	e2da      	b.n	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80056d6:	88fb      	ldrh	r3, [r7, #6]
 80056d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d021      	beq.n	8005724 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	461a      	mov	r2, r3
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	4413      	add	r3, r2
 80056ee:	881b      	ldrh	r3, [r3, #0]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056fa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	461a      	mov	r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	441a      	add	r2, r3
 800570c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005710:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005714:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005718:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800571c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005720:	b29b      	uxth	r3, r3
 8005722:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800572a:	2b01      	cmp	r3, #1
 800572c:	f040 82ae 	bne.w	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	695a      	ldr	r2, [r3, #20]
 8005734:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005738:	441a      	add	r2, r3
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	69da      	ldr	r2, [r3, #28]
 8005742:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005746:	441a      	add	r2, r3
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	6a1a      	ldr	r2, [r3, #32]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	429a      	cmp	r2, r3
 8005756:	d30b      	bcc.n	8005770 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	691b      	ldr	r3, [r3, #16]
 800575c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	6a1a      	ldr	r2, [r3, #32]
 8005764:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005768:	1ad2      	subs	r2, r2, r3
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	621a      	str	r2, [r3, #32]
 800576e:	e017      	b.n	80057a0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d108      	bne.n	800578a <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8005778:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800577c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2200      	movs	r2, #0
 8005784:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8005788:	e00a      	b.n	80057a0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	2200      	movs	r2, #0
 800579e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	785b      	ldrb	r3, [r3, #1]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d165      	bne.n	8005874 <HAL_PCD_EP_DB_Transmit+0x382>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	461a      	mov	r2, r3
 80057ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057bc:	4413      	add	r3, r2
 80057be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	781b      	ldrb	r3, [r3, #0]
 80057c4:	011a      	lsls	r2, r3, #4
 80057c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057c8:	4413      	add	r3, r2
 80057ca:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80057ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d2:	881b      	ldrh	r3, [r3, #0]
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057da:	b29a      	uxth	r2, r3
 80057dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057de:	801a      	strh	r2, [r3, #0]
 80057e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80057e6:	d91d      	bls.n	8005824 <HAL_PCD_EP_DB_Transmit+0x332>
 80057e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057ec:	095b      	lsrs	r3, r3, #5
 80057ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057f4:	f003 031f 	and.w	r3, r3, #31
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d102      	bne.n	8005802 <HAL_PCD_EP_DB_Transmit+0x310>
 80057fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057fe:	3b01      	subs	r3, #1
 8005800:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005804:	881b      	ldrh	r3, [r3, #0]
 8005806:	b29a      	uxth	r2, r3
 8005808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800580a:	b29b      	uxth	r3, r3
 800580c:	029b      	lsls	r3, r3, #10
 800580e:	b29b      	uxth	r3, r3
 8005810:	4313      	orrs	r3, r2
 8005812:	b29b      	uxth	r3, r3
 8005814:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005818:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800581c:	b29a      	uxth	r2, r3
 800581e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005820:	801a      	strh	r2, [r3, #0]
 8005822:	e044      	b.n	80058ae <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005824:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10a      	bne.n	8005842 <HAL_PCD_EP_DB_Transmit+0x350>
 800582c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	b29b      	uxth	r3, r3
 8005832:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005836:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800583a:	b29a      	uxth	r2, r3
 800583c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583e:	801a      	strh	r2, [r3, #0]
 8005840:	e035      	b.n	80058ae <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005842:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005846:	085b      	lsrs	r3, r3, #1
 8005848:	64bb      	str	r3, [r7, #72]	@ 0x48
 800584a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	d002      	beq.n	800585c <HAL_PCD_EP_DB_Transmit+0x36a>
 8005856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005858:	3301      	adds	r3, #1
 800585a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800585c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800585e:	881b      	ldrh	r3, [r3, #0]
 8005860:	b29a      	uxth	r2, r3
 8005862:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005864:	b29b      	uxth	r3, r3
 8005866:	029b      	lsls	r3, r3, #10
 8005868:	b29b      	uxth	r3, r3
 800586a:	4313      	orrs	r3, r2
 800586c:	b29a      	uxth	r2, r3
 800586e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005870:	801a      	strh	r2, [r3, #0]
 8005872:	e01c      	b.n	80058ae <HAL_PCD_EP_DB_Transmit+0x3bc>
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	785b      	ldrb	r3, [r3, #1]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d118      	bne.n	80058ae <HAL_PCD_EP_DB_Transmit+0x3bc>
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	647b      	str	r3, [r7, #68]	@ 0x44
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800588a:	b29b      	uxth	r3, r3
 800588c:	461a      	mov	r2, r3
 800588e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005890:	4413      	add	r3, r2
 8005892:	647b      	str	r3, [r7, #68]	@ 0x44
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	011a      	lsls	r2, r3, #4
 800589a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800589c:	4413      	add	r3, r2
 800589e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80058a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80058a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058ac:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6818      	ldr	r0, [r3, #0]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	6959      	ldr	r1, [r3, #20]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	891a      	ldrh	r2, [r3, #8]
 80058ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058be:	b29b      	uxth	r3, r3
 80058c0:	f003 fe97 	bl	80095f2 <USB_WritePMA>
 80058c4:	e1e2      	b.n	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	461a      	mov	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	4413      	add	r3, r2
 80058da:	3306      	adds	r3, #6
 80058dc:	005b      	lsls	r3, r3, #1
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	6812      	ldr	r2, [r2, #0]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80058e8:	881b      	ldrh	r3, [r3, #0]
 80058ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058ee:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	699a      	ldr	r2, [r3, #24]
 80058f6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d307      	bcc.n	800590e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	699a      	ldr	r2, [r3, #24]
 8005902:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005906:	1ad2      	subs	r2, r2, r3
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	619a      	str	r2, [r3, #24]
 800590c:	e002      	b.n	8005914 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	2200      	movs	r2, #0
 8005912:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	2b00      	cmp	r3, #0
 800591a:	f040 80c0 	bne.w	8005a9e <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	785b      	ldrb	r3, [r3, #1]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d126      	bne.n	8005974 <HAL_PCD_EP_DB_Transmit+0x482>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005934:	b29b      	uxth	r3, r3
 8005936:	461a      	mov	r2, r3
 8005938:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800593a:	4413      	add	r3, r2
 800593c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	011a      	lsls	r2, r3, #4
 8005944:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005946:	4413      	add	r3, r2
 8005948:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800594c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800594e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005950:	881b      	ldrh	r3, [r3, #0]
 8005952:	b29b      	uxth	r3, r3
 8005954:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005958:	b29a      	uxth	r2, r3
 800595a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800595c:	801a      	strh	r2, [r3, #0]
 800595e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005960:	881b      	ldrh	r3, [r3, #0]
 8005962:	b29b      	uxth	r3, r3
 8005964:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005968:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800596c:	b29a      	uxth	r2, r3
 800596e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005970:	801a      	strh	r2, [r3, #0]
 8005972:	e01a      	b.n	80059aa <HAL_PCD_EP_DB_Transmit+0x4b8>
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	785b      	ldrb	r3, [r3, #1]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d116      	bne.n	80059aa <HAL_PCD_EP_DB_Transmit+0x4b8>
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	667b      	str	r3, [r7, #100]	@ 0x64
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800598a:	b29b      	uxth	r3, r3
 800598c:	461a      	mov	r2, r3
 800598e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005990:	4413      	add	r3, r2
 8005992:	667b      	str	r3, [r7, #100]	@ 0x64
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	781b      	ldrb	r3, [r3, #0]
 8005998:	011a      	lsls	r2, r3, #4
 800599a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800599c:	4413      	add	r3, r2
 800599e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80059a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80059a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059a6:	2200      	movs	r2, #0
 80059a8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	785b      	ldrb	r3, [r3, #1]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d12b      	bne.n	8005a10 <HAL_PCD_EP_DB_Transmit+0x51e>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	461a      	mov	r2, r3
 80059ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059cc:	4413      	add	r3, r2
 80059ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	011a      	lsls	r2, r3, #4
 80059d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059d8:	4413      	add	r3, r2
 80059da:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80059de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059e6:	881b      	ldrh	r3, [r3, #0]
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059f4:	801a      	strh	r2, [r3, #0]
 80059f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059fa:	881b      	ldrh	r3, [r3, #0]
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a0c:	801a      	strh	r2, [r3, #0]
 8005a0e:	e017      	b.n	8005a40 <HAL_PCD_EP_DB_Transmit+0x54e>
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	785b      	ldrb	r3, [r3, #1]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d113      	bne.n	8005a40 <HAL_PCD_EP_DB_Transmit+0x54e>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	461a      	mov	r2, r3
 8005a24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a26:	4413      	add	r3, r2
 8005a28:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	011a      	lsls	r2, r3, #4
 8005a30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a32:	4413      	add	r3, r2
 8005a34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005a38:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	4619      	mov	r1, r3
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f005 fc33 	bl	800b2b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005a4c:	88fb      	ldrh	r3, [r7, #6]
 8005a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	f040 811a 	bne.w	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	781b      	ldrb	r3, [r3, #0]
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4413      	add	r3, r2
 8005a66:	881b      	ldrh	r3, [r3, #0]
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a72:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	781b      	ldrb	r3, [r3, #0]
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	441a      	add	r2, r3
 8005a84:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8005a88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a90:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	8013      	strh	r3, [r2, #0]
 8005a9c:	e0f6      	b.n	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005a9e:	88fb      	ldrh	r3, [r7, #6]
 8005aa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d121      	bne.n	8005aec <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	461a      	mov	r2, r3
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	881b      	ldrh	r3, [r3, #0]
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ac2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	441a      	add	r2, r3
 8005ad4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005ad8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005adc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ae0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	f040 80ca 	bne.w	8005c8c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	695a      	ldr	r2, [r3, #20]
 8005afc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b00:	441a      	add	r2, r3
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	69da      	ldr	r2, [r3, #28]
 8005b0a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b0e:	441a      	add	r2, r3
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	6a1a      	ldr	r2, [r3, #32]
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d30b      	bcc.n	8005b38 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	6a1a      	ldr	r2, [r3, #32]
 8005b2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b30:	1ad2      	subs	r2, r2, r3
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	621a      	str	r2, [r3, #32]
 8005b36:	e017      	b.n	8005b68 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	6a1b      	ldr	r3, [r3, #32]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d108      	bne.n	8005b52 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8005b40:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8005b44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8005b50:	e00a      	b.n	8005b68 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	785b      	ldrb	r3, [r3, #1]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d165      	bne.n	8005c42 <HAL_PCD_EP_DB_Transmit+0x750>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	461a      	mov	r2, r3
 8005b88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b8a:	4413      	add	r3, r2
 8005b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	011a      	lsls	r2, r3, #4
 8005b94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b96:	4413      	add	r3, r2
 8005b98:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005b9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005bac:	801a      	strh	r2, [r3, #0]
 8005bae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bb2:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bb4:	d91d      	bls.n	8005bf2 <HAL_PCD_EP_DB_Transmit+0x700>
 8005bb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bba:	095b      	lsrs	r3, r3, #5
 8005bbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bc2:	f003 031f 	and.w	r3, r3, #31
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d102      	bne.n	8005bd0 <HAL_PCD_EP_DB_Transmit+0x6de>
 8005bca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bd0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	029b      	lsls	r3, r3, #10
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	4313      	orrs	r3, r2
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005be6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005bee:	801a      	strh	r2, [r3, #0]
 8005bf0:	e041      	b.n	8005c76 <HAL_PCD_EP_DB_Transmit+0x784>
 8005bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10a      	bne.n	8005c10 <HAL_PCD_EP_DB_Transmit+0x71e>
 8005bfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005bfc:	881b      	ldrh	r3, [r3, #0]
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c0c:	801a      	strh	r2, [r3, #0]
 8005c0e:	e032      	b.n	8005c76 <HAL_PCD_EP_DB_Transmit+0x784>
 8005c10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c14:	085b      	lsrs	r3, r3, #1
 8005c16:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <HAL_PCD_EP_DB_Transmit+0x738>
 8005c24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c26:	3301      	adds	r3, #1
 8005c28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005c2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	029b      	lsls	r3, r3, #10
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	b29a      	uxth	r2, r3
 8005c3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c3e:	801a      	strh	r2, [r3, #0]
 8005c40:	e019      	b.n	8005c76 <HAL_PCD_EP_DB_Transmit+0x784>
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	785b      	ldrb	r3, [r3, #1]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d115      	bne.n	8005c76 <HAL_PCD_EP_DB_Transmit+0x784>
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	461a      	mov	r2, r3
 8005c56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c58:	4413      	add	r3, r2
 8005c5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	011a      	lsls	r2, r3, #4
 8005c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c64:	4413      	add	r3, r2
 8005c66:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c74:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6818      	ldr	r0, [r3, #0]
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	6959      	ldr	r1, [r3, #20]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	895a      	ldrh	r2, [r3, #10]
 8005c82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	f003 fcb3 	bl	80095f2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	461a      	mov	r2, r3
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4413      	add	r3, r2
 8005c9a:	881b      	ldrh	r3, [r3, #0]
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ca2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ca6:	82bb      	strh	r3, [r7, #20]
 8005ca8:	8abb      	ldrh	r3, [r7, #20]
 8005caa:	f083 0310 	eor.w	r3, r3, #16
 8005cae:	82bb      	strh	r3, [r7, #20]
 8005cb0:	8abb      	ldrh	r3, [r7, #20]
 8005cb2:	f083 0320 	eor.w	r3, r3, #32
 8005cb6:	82bb      	strh	r3, [r7, #20]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	441a      	add	r2, r3
 8005cc6:	8abb      	ldrh	r3, [r7, #20]
 8005cc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ccc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3790      	adds	r7, #144	@ 0x90
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005ce6:	b480      	push	{r7}
 8005ce8:	b087      	sub	sp, #28
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	60f8      	str	r0, [r7, #12]
 8005cee:	607b      	str	r3, [r7, #4]
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	817b      	strh	r3, [r7, #10]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005cf8:	897b      	ldrh	r3, [r7, #10]
 8005cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d00b      	beq.n	8005d1c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d04:	897b      	ldrh	r3, [r7, #10]
 8005d06:	f003 0207 	and.w	r2, r3, #7
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	4413      	add	r3, r2
 8005d10:	00db      	lsls	r3, r3, #3
 8005d12:	3310      	adds	r3, #16
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	4413      	add	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]
 8005d1a:	e009      	b.n	8005d30 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005d1c:	897a      	ldrh	r2, [r7, #10]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4413      	add	r3, r2
 8005d24:	00db      	lsls	r3, r3, #3
 8005d26:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005d30:	893b      	ldrh	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d107      	bne.n	8005d46 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	80da      	strh	r2, [r3, #6]
 8005d44:	e00b      	b.n	8005d5e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	0c1b      	lsrs	r3, r3, #16
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	371c      	adds	r7, #28
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bc80      	pop	{r7}
 8005d68:	4770      	bx	lr
	...

08005d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e272      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f000 8087 	beq.w	8005e9a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d8c:	4b92      	ldr	r3, [pc, #584]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f003 030c 	and.w	r3, r3, #12
 8005d94:	2b04      	cmp	r3, #4
 8005d96:	d00c      	beq.n	8005db2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005d98:	4b8f      	ldr	r3, [pc, #572]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f003 030c 	and.w	r3, r3, #12
 8005da0:	2b08      	cmp	r3, #8
 8005da2:	d112      	bne.n	8005dca <HAL_RCC_OscConfig+0x5e>
 8005da4:	4b8c      	ldr	r3, [pc, #560]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005dac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005db0:	d10b      	bne.n	8005dca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db2:	4b89      	ldr	r3, [pc, #548]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d06c      	beq.n	8005e98 <HAL_RCC_OscConfig+0x12c>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d168      	bne.n	8005e98 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e24c      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dd2:	d106      	bne.n	8005de2 <HAL_RCC_OscConfig+0x76>
 8005dd4:	4b80      	ldr	r3, [pc, #512]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a7f      	ldr	r2, [pc, #508]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005dda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	e02e      	b.n	8005e40 <HAL_RCC_OscConfig+0xd4>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10c      	bne.n	8005e04 <HAL_RCC_OscConfig+0x98>
 8005dea:	4b7b      	ldr	r3, [pc, #492]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a7a      	ldr	r2, [pc, #488]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005df0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005df4:	6013      	str	r3, [r2, #0]
 8005df6:	4b78      	ldr	r3, [pc, #480]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a77      	ldr	r2, [pc, #476]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005dfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e00:	6013      	str	r3, [r2, #0]
 8005e02:	e01d      	b.n	8005e40 <HAL_RCC_OscConfig+0xd4>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e0c:	d10c      	bne.n	8005e28 <HAL_RCC_OscConfig+0xbc>
 8005e0e:	4b72      	ldr	r3, [pc, #456]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a71      	ldr	r2, [pc, #452]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e18:	6013      	str	r3, [r2, #0]
 8005e1a:	4b6f      	ldr	r3, [pc, #444]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a6e      	ldr	r2, [pc, #440]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e24:	6013      	str	r3, [r2, #0]
 8005e26:	e00b      	b.n	8005e40 <HAL_RCC_OscConfig+0xd4>
 8005e28:	4b6b      	ldr	r3, [pc, #428]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a6a      	ldr	r2, [pc, #424]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	4b68      	ldr	r3, [pc, #416]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a67      	ldr	r2, [pc, #412]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e3e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d013      	beq.n	8005e70 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e48:	f7fc fbfe 	bl	8002648 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e50:	f7fc fbfa 	bl	8002648 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b64      	cmp	r3, #100	@ 0x64
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e200      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e62:	4b5d      	ldr	r3, [pc, #372]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f0      	beq.n	8005e50 <HAL_RCC_OscConfig+0xe4>
 8005e6e:	e014      	b.n	8005e9a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e70:	f7fc fbea 	bl	8002648 <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e78:	f7fc fbe6 	bl	8002648 <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b64      	cmp	r3, #100	@ 0x64
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e1ec      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e8a:	4b53      	ldr	r3, [pc, #332]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1f0      	bne.n	8005e78 <HAL_RCC_OscConfig+0x10c>
 8005e96:	e000      	b.n	8005e9a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0302 	and.w	r3, r3, #2
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d063      	beq.n	8005f6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ea6:	4b4c      	ldr	r3, [pc, #304]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f003 030c 	and.w	r3, r3, #12
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00b      	beq.n	8005eca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005eb2:	4b49      	ldr	r3, [pc, #292]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f003 030c 	and.w	r3, r3, #12
 8005eba:	2b08      	cmp	r3, #8
 8005ebc:	d11c      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x18c>
 8005ebe:	4b46      	ldr	r3, [pc, #280]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d116      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eca:	4b43      	ldr	r3, [pc, #268]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0302 	and.w	r3, r3, #2
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d005      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x176>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d001      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e1c0      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee2:	4b3d      	ldr	r3, [pc, #244]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	695b      	ldr	r3, [r3, #20]
 8005eee:	00db      	lsls	r3, r3, #3
 8005ef0:	4939      	ldr	r1, [pc, #228]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ef6:	e03a      	b.n	8005f6e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	691b      	ldr	r3, [r3, #16]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d020      	beq.n	8005f42 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f00:	4b36      	ldr	r3, [pc, #216]	@ (8005fdc <HAL_RCC_OscConfig+0x270>)
 8005f02:	2201      	movs	r2, #1
 8005f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f06:	f7fc fb9f 	bl	8002648 <HAL_GetTick>
 8005f0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f0c:	e008      	b.n	8005f20 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f0e:	f7fc fb9b 	bl	8002648 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d901      	bls.n	8005f20 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005f1c:	2303      	movs	r3, #3
 8005f1e:	e1a1      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f20:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0f0      	beq.n	8005f0e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	00db      	lsls	r3, r3, #3
 8005f3a:	4927      	ldr	r1, [pc, #156]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	600b      	str	r3, [r1, #0]
 8005f40:	e015      	b.n	8005f6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f42:	4b26      	ldr	r3, [pc, #152]	@ (8005fdc <HAL_RCC_OscConfig+0x270>)
 8005f44:	2200      	movs	r2, #0
 8005f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f48:	f7fc fb7e 	bl	8002648 <HAL_GetTick>
 8005f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f4e:	e008      	b.n	8005f62 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f50:	f7fc fb7a 	bl	8002648 <HAL_GetTick>
 8005f54:	4602      	mov	r2, r0
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	1ad3      	subs	r3, r2, r3
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e180      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f62:	4b1d      	ldr	r3, [pc, #116]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0302 	and.w	r3, r3, #2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1f0      	bne.n	8005f50 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d03a      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d019      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f82:	4b17      	ldr	r3, [pc, #92]	@ (8005fe0 <HAL_RCC_OscConfig+0x274>)
 8005f84:	2201      	movs	r2, #1
 8005f86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f88:	f7fc fb5e 	bl	8002648 <HAL_GetTick>
 8005f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f8e:	e008      	b.n	8005fa2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f90:	f7fc fb5a 	bl	8002648 <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e160      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd8 <HAL_RCC_OscConfig+0x26c>)
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d0f0      	beq.n	8005f90 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005fae:	2001      	movs	r0, #1
 8005fb0:	f000 faba 	bl	8006528 <RCC_Delay>
 8005fb4:	e01c      	b.n	8005ff0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005fe0 <HAL_RCC_OscConfig+0x274>)
 8005fb8:	2200      	movs	r2, #0
 8005fba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fbc:	f7fc fb44 	bl	8002648 <HAL_GetTick>
 8005fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fc2:	e00f      	b.n	8005fe4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fc4:	f7fc fb40 	bl	8002648 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d908      	bls.n	8005fe4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005fd2:	2303      	movs	r3, #3
 8005fd4:	e146      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
 8005fd6:	bf00      	nop
 8005fd8:	40021000 	.word	0x40021000
 8005fdc:	42420000 	.word	0x42420000
 8005fe0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe4:	4b92      	ldr	r3, [pc, #584]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1e9      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 80a6 	beq.w	800614a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ffe:	2300      	movs	r3, #0
 8006000:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006002:	4b8b      	ldr	r3, [pc, #556]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10d      	bne.n	800602a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800600e:	4b88      	ldr	r3, [pc, #544]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	4a87      	ldr	r2, [pc, #540]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006014:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006018:	61d3      	str	r3, [r2, #28]
 800601a:	4b85      	ldr	r3, [pc, #532]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 800601c:	69db      	ldr	r3, [r3, #28]
 800601e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006022:	60bb      	str	r3, [r7, #8]
 8006024:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006026:	2301      	movs	r3, #1
 8006028:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800602a:	4b82      	ldr	r3, [pc, #520]	@ (8006234 <HAL_RCC_OscConfig+0x4c8>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006032:	2b00      	cmp	r3, #0
 8006034:	d118      	bne.n	8006068 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006036:	4b7f      	ldr	r3, [pc, #508]	@ (8006234 <HAL_RCC_OscConfig+0x4c8>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a7e      	ldr	r2, [pc, #504]	@ (8006234 <HAL_RCC_OscConfig+0x4c8>)
 800603c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006040:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006042:	f7fc fb01 	bl	8002648 <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006048:	e008      	b.n	800605c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800604a:	f7fc fafd 	bl	8002648 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b64      	cmp	r3, #100	@ 0x64
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e103      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800605c:	4b75      	ldr	r3, [pc, #468]	@ (8006234 <HAL_RCC_OscConfig+0x4c8>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006064:	2b00      	cmp	r3, #0
 8006066:	d0f0      	beq.n	800604a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d106      	bne.n	800607e <HAL_RCC_OscConfig+0x312>
 8006070:	4b6f      	ldr	r3, [pc, #444]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	4a6e      	ldr	r2, [pc, #440]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006076:	f043 0301 	orr.w	r3, r3, #1
 800607a:	6213      	str	r3, [r2, #32]
 800607c:	e02d      	b.n	80060da <HAL_RCC_OscConfig+0x36e>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d10c      	bne.n	80060a0 <HAL_RCC_OscConfig+0x334>
 8006086:	4b6a      	ldr	r3, [pc, #424]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	4a69      	ldr	r2, [pc, #420]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 800608c:	f023 0301 	bic.w	r3, r3, #1
 8006090:	6213      	str	r3, [r2, #32]
 8006092:	4b67      	ldr	r3, [pc, #412]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	4a66      	ldr	r2, [pc, #408]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006098:	f023 0304 	bic.w	r3, r3, #4
 800609c:	6213      	str	r3, [r2, #32]
 800609e:	e01c      	b.n	80060da <HAL_RCC_OscConfig+0x36e>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	2b05      	cmp	r3, #5
 80060a6:	d10c      	bne.n	80060c2 <HAL_RCC_OscConfig+0x356>
 80060a8:	4b61      	ldr	r3, [pc, #388]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060aa:	6a1b      	ldr	r3, [r3, #32]
 80060ac:	4a60      	ldr	r2, [pc, #384]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060ae:	f043 0304 	orr.w	r3, r3, #4
 80060b2:	6213      	str	r3, [r2, #32]
 80060b4:	4b5e      	ldr	r3, [pc, #376]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	4a5d      	ldr	r2, [pc, #372]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	6213      	str	r3, [r2, #32]
 80060c0:	e00b      	b.n	80060da <HAL_RCC_OscConfig+0x36e>
 80060c2:	4b5b      	ldr	r3, [pc, #364]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	4a5a      	ldr	r2, [pc, #360]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060c8:	f023 0301 	bic.w	r3, r3, #1
 80060cc:	6213      	str	r3, [r2, #32]
 80060ce:	4b58      	ldr	r3, [pc, #352]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	4a57      	ldr	r2, [pc, #348]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80060d4:	f023 0304 	bic.w	r3, r3, #4
 80060d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d015      	beq.n	800610e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060e2:	f7fc fab1 	bl	8002648 <HAL_GetTick>
 80060e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e8:	e00a      	b.n	8006100 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ea:	f7fc faad 	bl	8002648 <HAL_GetTick>
 80060ee:	4602      	mov	r2, r0
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d901      	bls.n	8006100 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e0b1      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006100:	4b4b      	ldr	r3, [pc, #300]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006102:	6a1b      	ldr	r3, [r3, #32]
 8006104:	f003 0302 	and.w	r3, r3, #2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0ee      	beq.n	80060ea <HAL_RCC_OscConfig+0x37e>
 800610c:	e014      	b.n	8006138 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800610e:	f7fc fa9b 	bl	8002648 <HAL_GetTick>
 8006112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006114:	e00a      	b.n	800612c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006116:	f7fc fa97 	bl	8002648 <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006124:	4293      	cmp	r3, r2
 8006126:	d901      	bls.n	800612c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e09b      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800612c:	4b40      	ldr	r3, [pc, #256]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 800612e:	6a1b      	ldr	r3, [r3, #32]
 8006130:	f003 0302 	and.w	r3, r3, #2
 8006134:	2b00      	cmp	r3, #0
 8006136:	d1ee      	bne.n	8006116 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006138:	7dfb      	ldrb	r3, [r7, #23]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d105      	bne.n	800614a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800613e:	4b3c      	ldr	r3, [pc, #240]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	4a3b      	ldr	r2, [pc, #236]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006144:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006148:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	69db      	ldr	r3, [r3, #28]
 800614e:	2b00      	cmp	r3, #0
 8006150:	f000 8087 	beq.w	8006262 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006154:	4b36      	ldr	r3, [pc, #216]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f003 030c 	and.w	r3, r3, #12
 800615c:	2b08      	cmp	r3, #8
 800615e:	d061      	beq.n	8006224 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	69db      	ldr	r3, [r3, #28]
 8006164:	2b02      	cmp	r3, #2
 8006166:	d146      	bne.n	80061f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006168:	4b33      	ldr	r3, [pc, #204]	@ (8006238 <HAL_RCC_OscConfig+0x4cc>)
 800616a:	2200      	movs	r2, #0
 800616c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800616e:	f7fc fa6b 	bl	8002648 <HAL_GetTick>
 8006172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006174:	e008      	b.n	8006188 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006176:	f7fc fa67 	bl	8002648 <HAL_GetTick>
 800617a:	4602      	mov	r2, r0
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	2b02      	cmp	r3, #2
 8006182:	d901      	bls.n	8006188 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e06d      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006188:	4b29      	ldr	r3, [pc, #164]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1f0      	bne.n	8006176 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800619c:	d108      	bne.n	80061b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800619e:	4b24      	ldr	r3, [pc, #144]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	4921      	ldr	r1, [pc, #132]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061b0:	4b1f      	ldr	r3, [pc, #124]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a19      	ldr	r1, [r3, #32]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c0:	430b      	orrs	r3, r1
 80061c2:	491b      	ldr	r1, [pc, #108]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80061c4:	4313      	orrs	r3, r2
 80061c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006238 <HAL_RCC_OscConfig+0x4cc>)
 80061ca:	2201      	movs	r2, #1
 80061cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061ce:	f7fc fa3b 	bl	8002648 <HAL_GetTick>
 80061d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061d4:	e008      	b.n	80061e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061d6:	f7fc fa37 	bl	8002648 <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d901      	bls.n	80061e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e03d      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061e8:	4b11      	ldr	r3, [pc, #68]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d0f0      	beq.n	80061d6 <HAL_RCC_OscConfig+0x46a>
 80061f4:	e035      	b.n	8006262 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061f6:	4b10      	ldr	r3, [pc, #64]	@ (8006238 <HAL_RCC_OscConfig+0x4cc>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fc:	f7fc fa24 	bl	8002648 <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006204:	f7fc fa20 	bl	8002648 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e026      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006216:	4b06      	ldr	r3, [pc, #24]	@ (8006230 <HAL_RCC_OscConfig+0x4c4>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x498>
 8006222:	e01e      	b.n	8006262 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	2b01      	cmp	r3, #1
 800622a:	d107      	bne.n	800623c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e019      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
 8006230:	40021000 	.word	0x40021000
 8006234:	40007000 	.word	0x40007000
 8006238:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800623c:	4b0b      	ldr	r3, [pc, #44]	@ (800626c <HAL_RCC_OscConfig+0x500>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	429a      	cmp	r2, r3
 800624e:	d106      	bne.n	800625e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625a:	429a      	cmp	r2, r3
 800625c:	d001      	beq.n	8006262 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e000      	b.n	8006264 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40021000 	.word	0x40021000

08006270 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	e0d0      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006284:	4b6a      	ldr	r3, [pc, #424]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 0307 	and.w	r3, r3, #7
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	429a      	cmp	r2, r3
 8006290:	d910      	bls.n	80062b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006292:	4b67      	ldr	r3, [pc, #412]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f023 0207 	bic.w	r2, r3, #7
 800629a:	4965      	ldr	r1, [pc, #404]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	4313      	orrs	r3, r2
 80062a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062a2:	4b63      	ldr	r3, [pc, #396]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 0307 	and.w	r3, r3, #7
 80062aa:	683a      	ldr	r2, [r7, #0]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d001      	beq.n	80062b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	e0b8      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0302 	and.w	r3, r3, #2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d020      	beq.n	8006302 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0304 	and.w	r3, r3, #4
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d005      	beq.n	80062d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062cc:	4b59      	ldr	r3, [pc, #356]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	4a58      	ldr	r2, [pc, #352]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80062d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80062d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0308 	and.w	r3, r3, #8
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d005      	beq.n	80062f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062e4:	4b53      	ldr	r3, [pc, #332]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	4a52      	ldr	r2, [pc, #328]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80062ea:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80062ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062f0:	4b50      	ldr	r3, [pc, #320]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	494d      	ldr	r1, [pc, #308]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	2b00      	cmp	r3, #0
 800630c:	d040      	beq.n	8006390 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d107      	bne.n	8006326 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006316:	4b47      	ldr	r3, [pc, #284]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d115      	bne.n	800634e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e07f      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b02      	cmp	r3, #2
 800632c:	d107      	bne.n	800633e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800632e:	4b41      	ldr	r3, [pc, #260]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006336:	2b00      	cmp	r3, #0
 8006338:	d109      	bne.n	800634e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e073      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800633e:	4b3d      	ldr	r3, [pc, #244]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d101      	bne.n	800634e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800634a:	2301      	movs	r3, #1
 800634c:	e06b      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800634e:	4b39      	ldr	r3, [pc, #228]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	f023 0203 	bic.w	r2, r3, #3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	4936      	ldr	r1, [pc, #216]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 800635c:	4313      	orrs	r3, r2
 800635e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006360:	f7fc f972 	bl	8002648 <HAL_GetTick>
 8006364:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006366:	e00a      	b.n	800637e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006368:	f7fc f96e 	bl	8002648 <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006376:	4293      	cmp	r3, r2
 8006378:	d901      	bls.n	800637e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800637a:	2303      	movs	r3, #3
 800637c:	e053      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800637e:	4b2d      	ldr	r3, [pc, #180]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f003 020c 	and.w	r2, r3, #12
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	429a      	cmp	r2, r3
 800638e:	d1eb      	bne.n	8006368 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006390:	4b27      	ldr	r3, [pc, #156]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0307 	and.w	r3, r3, #7
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d210      	bcs.n	80063c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800639e:	4b24      	ldr	r3, [pc, #144]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f023 0207 	bic.w	r2, r3, #7
 80063a6:	4922      	ldr	r1, [pc, #136]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063ae:	4b20      	ldr	r3, [pc, #128]	@ (8006430 <HAL_RCC_ClockConfig+0x1c0>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0307 	and.w	r3, r3, #7
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d001      	beq.n	80063c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e032      	b.n	8006426 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0304 	and.w	r3, r3, #4
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d008      	beq.n	80063de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063cc:	4b19      	ldr	r3, [pc, #100]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	4916      	ldr	r1, [pc, #88]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 0308 	and.w	r3, r3, #8
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d009      	beq.n	80063fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063ea:	4b12      	ldr	r3, [pc, #72]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	490e      	ldr	r1, [pc, #56]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 80063fa:	4313      	orrs	r3, r2
 80063fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80063fe:	f000 f821 	bl	8006444 <HAL_RCC_GetSysClockFreq>
 8006402:	4602      	mov	r2, r0
 8006404:	4b0b      	ldr	r3, [pc, #44]	@ (8006434 <HAL_RCC_ClockConfig+0x1c4>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	091b      	lsrs	r3, r3, #4
 800640a:	f003 030f 	and.w	r3, r3, #15
 800640e:	490a      	ldr	r1, [pc, #40]	@ (8006438 <HAL_RCC_ClockConfig+0x1c8>)
 8006410:	5ccb      	ldrb	r3, [r1, r3]
 8006412:	fa22 f303 	lsr.w	r3, r2, r3
 8006416:	4a09      	ldr	r2, [pc, #36]	@ (800643c <HAL_RCC_ClockConfig+0x1cc>)
 8006418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800641a:	4b09      	ldr	r3, [pc, #36]	@ (8006440 <HAL_RCC_ClockConfig+0x1d0>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4618      	mov	r0, r3
 8006420:	f7fc f8d0 	bl	80025c4 <HAL_InitTick>

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	40022000 	.word	0x40022000
 8006434:	40021000 	.word	0x40021000
 8006438:	0800e674 	.word	0x0800e674
 800643c:	20000000 	.word	0x20000000
 8006440:	20000004 	.word	0x20000004

08006444 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800644a:	2300      	movs	r3, #0
 800644c:	60fb      	str	r3, [r7, #12]
 800644e:	2300      	movs	r3, #0
 8006450:	60bb      	str	r3, [r7, #8]
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	2300      	movs	r3, #0
 8006458:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800645e:	4b1e      	ldr	r3, [pc, #120]	@ (80064d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f003 030c 	and.w	r3, r3, #12
 800646a:	2b04      	cmp	r3, #4
 800646c:	d002      	beq.n	8006474 <HAL_RCC_GetSysClockFreq+0x30>
 800646e:	2b08      	cmp	r3, #8
 8006470:	d003      	beq.n	800647a <HAL_RCC_GetSysClockFreq+0x36>
 8006472:	e027      	b.n	80064c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006474:	4b19      	ldr	r3, [pc, #100]	@ (80064dc <HAL_RCC_GetSysClockFreq+0x98>)
 8006476:	613b      	str	r3, [r7, #16]
      break;
 8006478:	e027      	b.n	80064ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	0c9b      	lsrs	r3, r3, #18
 800647e:	f003 030f 	and.w	r3, r3, #15
 8006482:	4a17      	ldr	r2, [pc, #92]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006484:	5cd3      	ldrb	r3, [r2, r3]
 8006486:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d010      	beq.n	80064b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006492:	4b11      	ldr	r3, [pc, #68]	@ (80064d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	0c5b      	lsrs	r3, r3, #17
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	4a11      	ldr	r2, [pc, #68]	@ (80064e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800649e:	5cd3      	ldrb	r3, [r2, r3]
 80064a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a0d      	ldr	r2, [pc, #52]	@ (80064dc <HAL_RCC_GetSysClockFreq+0x98>)
 80064a6:	fb03 f202 	mul.w	r2, r3, r2
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b0:	617b      	str	r3, [r7, #20]
 80064b2:	e004      	b.n	80064be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a0c      	ldr	r2, [pc, #48]	@ (80064e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80064b8:	fb02 f303 	mul.w	r3, r2, r3
 80064bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	613b      	str	r3, [r7, #16]
      break;
 80064c2:	e002      	b.n	80064ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80064c4:	4b05      	ldr	r3, [pc, #20]	@ (80064dc <HAL_RCC_GetSysClockFreq+0x98>)
 80064c6:	613b      	str	r3, [r7, #16]
      break;
 80064c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064ca:	693b      	ldr	r3, [r7, #16]
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	371c      	adds	r7, #28
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bc80      	pop	{r7}
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	40021000 	.word	0x40021000
 80064dc:	007a1200 	.word	0x007a1200
 80064e0:	0800e68c 	.word	0x0800e68c
 80064e4:	0800e69c 	.word	0x0800e69c
 80064e8:	003d0900 	.word	0x003d0900

080064ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064f0:	4b02      	ldr	r3, [pc, #8]	@ (80064fc <HAL_RCC_GetHCLKFreq+0x10>)
 80064f2:	681b      	ldr	r3, [r3, #0]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bc80      	pop	{r7}
 80064fa:	4770      	bx	lr
 80064fc:	20000000 	.word	0x20000000

08006500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006504:	f7ff fff2 	bl	80064ec <HAL_RCC_GetHCLKFreq>
 8006508:	4602      	mov	r2, r0
 800650a:	4b05      	ldr	r3, [pc, #20]	@ (8006520 <HAL_RCC_GetPCLK1Freq+0x20>)
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	0a1b      	lsrs	r3, r3, #8
 8006510:	f003 0307 	and.w	r3, r3, #7
 8006514:	4903      	ldr	r1, [pc, #12]	@ (8006524 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006516:	5ccb      	ldrb	r3, [r1, r3]
 8006518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800651c:	4618      	mov	r0, r3
 800651e:	bd80      	pop	{r7, pc}
 8006520:	40021000 	.word	0x40021000
 8006524:	0800e684 	.word	0x0800e684

08006528 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006530:	4b0a      	ldr	r3, [pc, #40]	@ (800655c <RCC_Delay+0x34>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a0a      	ldr	r2, [pc, #40]	@ (8006560 <RCC_Delay+0x38>)
 8006536:	fba2 2303 	umull	r2, r3, r2, r3
 800653a:	0a5b      	lsrs	r3, r3, #9
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	fb02 f303 	mul.w	r3, r2, r3
 8006542:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006544:	bf00      	nop
  }
  while (Delay --);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	1e5a      	subs	r2, r3, #1
 800654a:	60fa      	str	r2, [r7, #12]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1f9      	bne.n	8006544 <RCC_Delay+0x1c>
}
 8006550:	bf00      	nop
 8006552:	bf00      	nop
 8006554:	3714      	adds	r7, #20
 8006556:	46bd      	mov	sp, r7
 8006558:	bc80      	pop	{r7}
 800655a:	4770      	bx	lr
 800655c:	20000000 	.word	0x20000000
 8006560:	10624dd3 	.word	0x10624dd3

08006564 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b086      	sub	sp, #24
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800656c:	2300      	movs	r3, #0
 800656e:	613b      	str	r3, [r7, #16]
 8006570:	2300      	movs	r3, #0
 8006572:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0301 	and.w	r3, r3, #1
 800657c:	2b00      	cmp	r3, #0
 800657e:	d07d      	beq.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006580:	2300      	movs	r3, #0
 8006582:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006584:	4b4f      	ldr	r3, [pc, #316]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006586:	69db      	ldr	r3, [r3, #28]
 8006588:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10d      	bne.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006590:	4b4c      	ldr	r3, [pc, #304]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006592:	69db      	ldr	r3, [r3, #28]
 8006594:	4a4b      	ldr	r2, [pc, #300]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006596:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800659a:	61d3      	str	r3, [r2, #28]
 800659c:	4b49      	ldr	r3, [pc, #292]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800659e:	69db      	ldr	r3, [r3, #28]
 80065a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065a4:	60bb      	str	r3, [r7, #8]
 80065a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065a8:	2301      	movs	r3, #1
 80065aa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ac:	4b46      	ldr	r3, [pc, #280]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d118      	bne.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065b8:	4b43      	ldr	r3, [pc, #268]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a42      	ldr	r2, [pc, #264]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065c4:	f7fc f840 	bl	8002648 <HAL_GetTick>
 80065c8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ca:	e008      	b.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065cc:	f7fc f83c 	bl	8002648 <HAL_GetTick>
 80065d0:	4602      	mov	r2, r0
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	2b64      	cmp	r3, #100	@ 0x64
 80065d8:	d901      	bls.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80065da:	2303      	movs	r3, #3
 80065dc:	e06d      	b.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065de:	4b3a      	ldr	r3, [pc, #232]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0f0      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80065ea:	4b36      	ldr	r3, [pc, #216]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065f2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d02e      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	685b      	ldr	r3, [r3, #4]
 80065fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	429a      	cmp	r2, r3
 8006606:	d027      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006608:	4b2e      	ldr	r3, [pc, #184]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006610:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006612:	4b2e      	ldr	r3, [pc, #184]	@ (80066cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006614:	2201      	movs	r2, #1
 8006616:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006618:	4b2c      	ldr	r3, [pc, #176]	@ (80066cc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800661a:	2200      	movs	r2, #0
 800661c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800661e:	4a29      	ldr	r2, [pc, #164]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f003 0301 	and.w	r3, r3, #1
 800662a:	2b00      	cmp	r3, #0
 800662c:	d014      	beq.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800662e:	f7fc f80b 	bl	8002648 <HAL_GetTick>
 8006632:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006634:	e00a      	b.n	800664c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006636:	f7fc f807 	bl	8002648 <HAL_GetTick>
 800663a:	4602      	mov	r2, r0
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006644:	4293      	cmp	r3, r2
 8006646:	d901      	bls.n	800664c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006648:	2303      	movs	r3, #3
 800664a:	e036      	b.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800664c:	4b1d      	ldr	r3, [pc, #116]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	f003 0302 	and.w	r3, r3, #2
 8006654:	2b00      	cmp	r3, #0
 8006656:	d0ee      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006658:	4b1a      	ldr	r3, [pc, #104]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800665a:	6a1b      	ldr	r3, [r3, #32]
 800665c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	4917      	ldr	r1, [pc, #92]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006666:	4313      	orrs	r3, r2
 8006668:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800666a:	7dfb      	ldrb	r3, [r7, #23]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d105      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006670:	4b14      	ldr	r3, [pc, #80]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006672:	69db      	ldr	r3, [r3, #28]
 8006674:	4a13      	ldr	r2, [pc, #76]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800667a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d008      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006688:	4b0e      	ldr	r3, [pc, #56]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	490b      	ldr	r1, [pc, #44]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006696:	4313      	orrs	r3, r2
 8006698:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0310 	and.w	r3, r3, #16
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d008      	beq.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80066a6:	4b07      	ldr	r3, [pc, #28]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	68db      	ldr	r3, [r3, #12]
 80066b2:	4904      	ldr	r1, [pc, #16]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066b4:	4313      	orrs	r3, r2
 80066b6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80066b8:	2300      	movs	r3, #0
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	40021000 	.word	0x40021000
 80066c8:	40007000 	.word	0x40007000
 80066cc:	42420440 	.word	0x42420440

080066d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e041      	b.n	8006766 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb fdd4 	bl	80022a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	4619      	mov	r1, r3
 800670e:	4610      	mov	r0, r2
 8006710:	f000 f9f6 	bl	8006b00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
	...

08006770 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d109      	bne.n	8006794 <HAL_TIM_PWM_Start+0x24>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b01      	cmp	r3, #1
 800678a:	bf14      	ite	ne
 800678c:	2301      	movne	r3, #1
 800678e:	2300      	moveq	r3, #0
 8006790:	b2db      	uxtb	r3, r3
 8006792:	e022      	b.n	80067da <HAL_TIM_PWM_Start+0x6a>
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	2b04      	cmp	r3, #4
 8006798:	d109      	bne.n	80067ae <HAL_TIM_PWM_Start+0x3e>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	bf14      	ite	ne
 80067a6:	2301      	movne	r3, #1
 80067a8:	2300      	moveq	r3, #0
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	e015      	b.n	80067da <HAL_TIM_PWM_Start+0x6a>
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b08      	cmp	r3, #8
 80067b2:	d109      	bne.n	80067c8 <HAL_TIM_PWM_Start+0x58>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b01      	cmp	r3, #1
 80067be:	bf14      	ite	ne
 80067c0:	2301      	movne	r3, #1
 80067c2:	2300      	moveq	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	e008      	b.n	80067da <HAL_TIM_PWM_Start+0x6a>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	bf14      	ite	ne
 80067d4:	2301      	movne	r3, #1
 80067d6:	2300      	moveq	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e05e      	b.n	80068a0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d104      	bne.n	80067f2 <HAL_TIM_PWM_Start+0x82>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067f0:	e013      	b.n	800681a <HAL_TIM_PWM_Start+0xaa>
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b04      	cmp	r3, #4
 80067f6:	d104      	bne.n	8006802 <HAL_TIM_PWM_Start+0x92>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006800:	e00b      	b.n	800681a <HAL_TIM_PWM_Start+0xaa>
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b08      	cmp	r3, #8
 8006806:	d104      	bne.n	8006812 <HAL_TIM_PWM_Start+0xa2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006810:	e003      	b.n	800681a <HAL_TIM_PWM_Start+0xaa>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2202      	movs	r2, #2
 8006816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2201      	movs	r2, #1
 8006820:	6839      	ldr	r1, [r7, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f000 fb62 	bl	8006eec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a1e      	ldr	r2, [pc, #120]	@ (80068a8 <HAL_TIM_PWM_Start+0x138>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d107      	bne.n	8006842 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006840:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a18      	ldr	r2, [pc, #96]	@ (80068a8 <HAL_TIM_PWM_Start+0x138>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d00e      	beq.n	800686a <HAL_TIM_PWM_Start+0xfa>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006854:	d009      	beq.n	800686a <HAL_TIM_PWM_Start+0xfa>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4a14      	ldr	r2, [pc, #80]	@ (80068ac <HAL_TIM_PWM_Start+0x13c>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d004      	beq.n	800686a <HAL_TIM_PWM_Start+0xfa>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a12      	ldr	r2, [pc, #72]	@ (80068b0 <HAL_TIM_PWM_Start+0x140>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d111      	bne.n	800688e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2b06      	cmp	r3, #6
 800687a:	d010      	beq.n	800689e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0201 	orr.w	r2, r2, #1
 800688a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800688c:	e007      	b.n	800689e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40012c00 	.word	0x40012c00
 80068ac:	40000400 	.word	0x40000400
 80068b0:	40000800 	.word	0x40000800

080068b4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	2200      	movs	r2, #0
 80068c4:	6839      	ldr	r1, [r7, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 fb10 	bl	8006eec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a29      	ldr	r2, [pc, #164]	@ (8006978 <HAL_TIM_PWM_Stop+0xc4>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d117      	bne.n	8006906 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	6a1a      	ldr	r2, [r3, #32]
 80068dc:	f241 1311 	movw	r3, #4369	@ 0x1111
 80068e0:	4013      	ands	r3, r2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10f      	bne.n	8006906 <HAL_TIM_PWM_Stop+0x52>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6a1a      	ldr	r2, [r3, #32]
 80068ec:	f240 4344 	movw	r3, #1092	@ 0x444
 80068f0:	4013      	ands	r3, r2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d107      	bne.n	8006906 <HAL_TIM_PWM_Stop+0x52>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006904:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	6a1a      	ldr	r2, [r3, #32]
 800690c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006910:	4013      	ands	r3, r2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d10f      	bne.n	8006936 <HAL_TIM_PWM_Stop+0x82>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	6a1a      	ldr	r2, [r3, #32]
 800691c:	f240 4344 	movw	r3, #1092	@ 0x444
 8006920:	4013      	ands	r3, r2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d107      	bne.n	8006936 <HAL_TIM_PWM_Stop+0x82>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681a      	ldr	r2, [r3, #0]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f022 0201 	bic.w	r2, r2, #1
 8006934:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d104      	bne.n	8006946 <HAL_TIM_PWM_Stop+0x92>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006944:	e013      	b.n	800696e <HAL_TIM_PWM_Stop+0xba>
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	2b04      	cmp	r3, #4
 800694a:	d104      	bne.n	8006956 <HAL_TIM_PWM_Stop+0xa2>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006954:	e00b      	b.n	800696e <HAL_TIM_PWM_Stop+0xba>
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b08      	cmp	r3, #8
 800695a:	d104      	bne.n	8006966 <HAL_TIM_PWM_Stop+0xb2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006964:	e003      	b.n	800696e <HAL_TIM_PWM_Stop+0xba>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3708      	adds	r7, #8
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	40012c00 	.word	0x40012c00

0800697c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006988:	2300      	movs	r3, #0
 800698a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006992:	2b01      	cmp	r3, #1
 8006994:	d101      	bne.n	800699a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006996:	2302      	movs	r3, #2
 8006998:	e0ae      	b.n	8006af8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b0c      	cmp	r3, #12
 80069a6:	f200 809f 	bhi.w	8006ae8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80069aa:	a201      	add	r2, pc, #4	@ (adr r2, 80069b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80069ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b0:	080069e5 	.word	0x080069e5
 80069b4:	08006ae9 	.word	0x08006ae9
 80069b8:	08006ae9 	.word	0x08006ae9
 80069bc:	08006ae9 	.word	0x08006ae9
 80069c0:	08006a25 	.word	0x08006a25
 80069c4:	08006ae9 	.word	0x08006ae9
 80069c8:	08006ae9 	.word	0x08006ae9
 80069cc:	08006ae9 	.word	0x08006ae9
 80069d0:	08006a67 	.word	0x08006a67
 80069d4:	08006ae9 	.word	0x08006ae9
 80069d8:	08006ae9 	.word	0x08006ae9
 80069dc:	08006ae9 	.word	0x08006ae9
 80069e0:	08006aa7 	.word	0x08006aa7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68b9      	ldr	r1, [r7, #8]
 80069ea:	4618      	mov	r0, r3
 80069ec:	f000 f8f6 	bl	8006bdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	699a      	ldr	r2, [r3, #24]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0208 	orr.w	r2, r2, #8
 80069fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	699a      	ldr	r2, [r3, #24]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f022 0204 	bic.w	r2, r2, #4
 8006a0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6999      	ldr	r1, [r3, #24]
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	691a      	ldr	r2, [r3, #16]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	619a      	str	r2, [r3, #24]
      break;
 8006a22:	e064      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	68b9      	ldr	r1, [r7, #8]
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 f93c 	bl	8006ca8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	699a      	ldr	r2, [r3, #24]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	699a      	ldr	r2, [r3, #24]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6999      	ldr	r1, [r3, #24]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	021a      	lsls	r2, r3, #8
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	430a      	orrs	r2, r1
 8006a62:	619a      	str	r2, [r3, #24]
      break;
 8006a64:	e043      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	68b9      	ldr	r1, [r7, #8]
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f000 f985 	bl	8006d7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	69da      	ldr	r2, [r3, #28]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f042 0208 	orr.w	r2, r2, #8
 8006a80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69da      	ldr	r2, [r3, #28]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f022 0204 	bic.w	r2, r2, #4
 8006a90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69d9      	ldr	r1, [r3, #28]
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	691a      	ldr	r2, [r3, #16]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	61da      	str	r2, [r3, #28]
      break;
 8006aa4:	e023      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68b9      	ldr	r1, [r7, #8]
 8006aac:	4618      	mov	r0, r3
 8006aae:	f000 f9cf 	bl	8006e50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	69da      	ldr	r2, [r3, #28]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ac0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	69da      	ldr	r2, [r3, #28]
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ad0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	69d9      	ldr	r1, [r3, #28]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	021a      	lsls	r2, r3, #8
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	430a      	orrs	r2, r1
 8006ae4:	61da      	str	r2, [r3, #28]
      break;
 8006ae6:	e002      	b.n	8006aee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	75fb      	strb	r3, [r7, #23]
      break;
 8006aec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b085      	sub	sp, #20
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4a2f      	ldr	r2, [pc, #188]	@ (8006bd0 <TIM_Base_SetConfig+0xd0>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d00b      	beq.n	8006b30 <TIM_Base_SetConfig+0x30>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b1e:	d007      	beq.n	8006b30 <TIM_Base_SetConfig+0x30>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a2c      	ldr	r2, [pc, #176]	@ (8006bd4 <TIM_Base_SetConfig+0xd4>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d003      	beq.n	8006b30 <TIM_Base_SetConfig+0x30>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8006bd8 <TIM_Base_SetConfig+0xd8>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d108      	bne.n	8006b42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a22      	ldr	r2, [pc, #136]	@ (8006bd0 <TIM_Base_SetConfig+0xd0>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d00b      	beq.n	8006b62 <TIM_Base_SetConfig+0x62>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b50:	d007      	beq.n	8006b62 <TIM_Base_SetConfig+0x62>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a1f      	ldr	r2, [pc, #124]	@ (8006bd4 <TIM_Base_SetConfig+0xd4>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d003      	beq.n	8006b62 <TIM_Base_SetConfig+0x62>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a1e      	ldr	r2, [pc, #120]	@ (8006bd8 <TIM_Base_SetConfig+0xd8>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d108      	bne.n	8006b74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	689a      	ldr	r2, [r3, #8]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006bd0 <TIM_Base_SetConfig+0xd0>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d103      	bne.n	8006ba8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	691a      	ldr	r2, [r3, #16]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d005      	beq.n	8006bc6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	f023 0201 	bic.w	r2, r3, #1
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	611a      	str	r2, [r3, #16]
  }
}
 8006bc6:	bf00      	nop
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bc80      	pop	{r7}
 8006bce:	4770      	bx	lr
 8006bd0:	40012c00 	.word	0x40012c00
 8006bd4:	40000400 	.word	0x40000400
 8006bd8:	40000800 	.word	0x40000800

08006bdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b087      	sub	sp, #28
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	f023 0201 	bic.w	r2, r3, #1
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f023 0303 	bic.w	r3, r3, #3
 8006c12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	f023 0302 	bic.w	r3, r3, #2
 8006c24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4a1c      	ldr	r2, [pc, #112]	@ (8006ca4 <TIM_OC1_SetConfig+0xc8>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d10c      	bne.n	8006c52 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	f023 0308 	bic.w	r3, r3, #8
 8006c3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	68db      	ldr	r3, [r3, #12]
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	f023 0304 	bic.w	r3, r3, #4
 8006c50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a13      	ldr	r2, [pc, #76]	@ (8006ca4 <TIM_OC1_SetConfig+0xc8>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d111      	bne.n	8006c7e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	695b      	ldr	r3, [r3, #20]
 8006c6e:	693a      	ldr	r2, [r7, #16]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	693a      	ldr	r2, [r7, #16]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	621a      	str	r2, [r3, #32]
}
 8006c98:	bf00      	nop
 8006c9a:	371c      	adds	r7, #28
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bc80      	pop	{r7}
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	40012c00 	.word	0x40012c00

08006ca8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b087      	sub	sp, #28
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a1b      	ldr	r3, [r3, #32]
 8006cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a1b      	ldr	r3, [r3, #32]
 8006cbc:	f023 0210 	bic.w	r2, r3, #16
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	699b      	ldr	r3, [r3, #24]
 8006cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	021b      	lsls	r3, r3, #8
 8006ce6:	68fa      	ldr	r2, [r7, #12]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	f023 0320 	bic.w	r3, r3, #32
 8006cf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	011b      	lsls	r3, r3, #4
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a1d      	ldr	r2, [pc, #116]	@ (8006d78 <TIM_OC2_SetConfig+0xd0>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d10d      	bne.n	8006d24 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	011b      	lsls	r3, r3, #4
 8006d16:	697a      	ldr	r2, [r7, #20]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d22:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a14      	ldr	r2, [pc, #80]	@ (8006d78 <TIM_OC2_SetConfig+0xd0>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d113      	bne.n	8006d54 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006d32:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d3a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	693a      	ldr	r2, [r7, #16]
 8006d50:	4313      	orrs	r3, r2
 8006d52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	693a      	ldr	r2, [r7, #16]
 8006d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	621a      	str	r2, [r3, #32]
}
 8006d6e:	bf00      	nop
 8006d70:	371c      	adds	r7, #28
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bc80      	pop	{r7}
 8006d76:	4770      	bx	lr
 8006d78:	40012c00 	.word	0x40012c00

08006d7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b087      	sub	sp, #28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	69db      	ldr	r3, [r3, #28]
 8006da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	f023 0303 	bic.w	r3, r3, #3
 8006db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	021b      	lsls	r3, r3, #8
 8006dcc:	697a      	ldr	r2, [r7, #20]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e4c <TIM_OC3_SetConfig+0xd0>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d10d      	bne.n	8006df6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006de0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	021b      	lsls	r3, r3, #8
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a14      	ldr	r2, [pc, #80]	@ (8006e4c <TIM_OC3_SetConfig+0xd0>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d113      	bne.n	8006e26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	011b      	lsls	r3, r3, #4
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	011b      	lsls	r3, r3, #4
 8006e20:	693a      	ldr	r2, [r7, #16]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	693a      	ldr	r2, [r7, #16]
 8006e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	685a      	ldr	r2, [r3, #4]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	697a      	ldr	r2, [r7, #20]
 8006e3e:	621a      	str	r2, [r3, #32]
}
 8006e40:	bf00      	nop
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bc80      	pop	{r7}
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	40012c00 	.word	0x40012c00

08006e50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6a1b      	ldr	r3, [r3, #32]
 8006e64:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	021b      	lsls	r3, r3, #8
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	031b      	lsls	r3, r3, #12
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	4a0f      	ldr	r2, [pc, #60]	@ (8006ee8 <TIM_OC4_SetConfig+0x98>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d109      	bne.n	8006ec4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006eb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006eb8:	683b      	ldr	r3, [r7, #0]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	019b      	lsls	r3, r3, #6
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	68fa      	ldr	r2, [r7, #12]
 8006ece:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	621a      	str	r2, [r3, #32]
}
 8006ede:	bf00      	nop
 8006ee0:	371c      	adds	r7, #28
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bc80      	pop	{r7}
 8006ee6:	4770      	bx	lr
 8006ee8:	40012c00 	.word	0x40012c00

08006eec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b087      	sub	sp, #28
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	f003 031f 	and.w	r3, r3, #31
 8006efe:	2201      	movs	r2, #1
 8006f00:	fa02 f303 	lsl.w	r3, r2, r3
 8006f04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6a1a      	ldr	r2, [r3, #32]
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	43db      	mvns	r3, r3
 8006f0e:	401a      	ands	r2, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6a1a      	ldr	r2, [r3, #32]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	f003 031f 	and.w	r3, r3, #31
 8006f1e:	6879      	ldr	r1, [r7, #4]
 8006f20:	fa01 f303 	lsl.w	r3, r1, r3
 8006f24:	431a      	orrs	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	621a      	str	r2, [r3, #32]
}
 8006f2a:	bf00      	nop
 8006f2c:	371c      	adds	r7, #28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bc80      	pop	{r7}
 8006f32:	4770      	bx	lr

08006f34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b085      	sub	sp, #20
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d101      	bne.n	8006f4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f48:	2302      	movs	r3, #2
 8006f4a:	e046      	b.n	8006fda <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68fa      	ldr	r2, [r7, #12]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a16      	ldr	r2, [pc, #88]	@ (8006fe4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d00e      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f98:	d009      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a12      	ldr	r2, [pc, #72]	@ (8006fe8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d004      	beq.n	8006fae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a10      	ldr	r2, [pc, #64]	@ (8006fec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d10c      	bne.n	8006fc8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3714      	adds	r7, #20
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bc80      	pop	{r7}
 8006fe2:	4770      	bx	lr
 8006fe4:	40012c00 	.word	0x40012c00
 8006fe8:	40000400 	.word	0x40000400
 8006fec:	40000800 	.word	0x40000800

08006ff0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	4638      	mov	r0, r7
 8006ffa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3714      	adds	r7, #20
 8007004:	46bd      	mov	sp, r7
 8007006:	bc80      	pop	{r7}
 8007008:	4770      	bx	lr

0800700a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800700a:	b480      	push	{r7}
 800700c:	b085      	sub	sp, #20
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800701a:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800701e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	b29a      	uxth	r2, r3
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	3714      	adds	r7, #20
 8007030:	46bd      	mov	sp, r7
 8007032:	bc80      	pop	{r7}
 8007034:	4770      	bx	lr

08007036 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007036:	b480      	push	{r7}
 8007038:	b085      	sub	sp, #20
 800703a:	af00      	add	r7, sp, #0
 800703c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800703e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8007042:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800704a:	b29a      	uxth	r2, r3
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	b29b      	uxth	r3, r3
 8007050:	43db      	mvns	r3, r3
 8007052:	b29b      	uxth	r3, r3
 8007054:	4013      	ands	r3, r2
 8007056:	b29a      	uxth	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	bc80      	pop	{r7}
 8007068:	4770      	bx	lr

0800706a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800706a:	b480      	push	{r7}
 800706c:	b083      	sub	sp, #12
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	460b      	mov	r3, r1
 8007074:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	bc80      	pop	{r7}
 8007080:	4770      	bx	lr

08007082 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007082:	b480      	push	{r7}
 8007084:	b085      	sub	sp, #20
 8007086:	af00      	add	r7, sp, #0
 8007088:	60f8      	str	r0, [r7, #12]
 800708a:	4638      	mov	r0, r7
 800708c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2201      	movs	r2, #1
 8007094:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3714      	adds	r7, #20
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bc80      	pop	{r7}
 80070ba:	4770      	bx	lr

080070bc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80070bc:	b480      	push	{r7}
 80070be:	b09d      	sub	sp, #116	@ 0x74
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80070c6:	2300      	movs	r3, #0
 80070c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80070cc:	687a      	ldr	r2, [r7, #4]
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	881b      	ldrh	r3, [r3, #0]
 80070d8:	b29b      	uxth	r3, r3
 80070da:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80070de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070e2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	78db      	ldrb	r3, [r3, #3]
 80070ea:	2b03      	cmp	r3, #3
 80070ec:	d81f      	bhi.n	800712e <USB_ActivateEndpoint+0x72>
 80070ee:	a201      	add	r2, pc, #4	@ (adr r2, 80070f4 <USB_ActivateEndpoint+0x38>)
 80070f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f4:	08007105 	.word	0x08007105
 80070f8:	08007121 	.word	0x08007121
 80070fc:	08007137 	.word	0x08007137
 8007100:	08007113 	.word	0x08007113
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007104:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007108:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800710c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007110:	e012      	b.n	8007138 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007112:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007116:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800711a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800711e:	e00b      	b.n	8007138 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007120:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007124:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007128:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800712c:	e004      	b.n	8007138 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8007134:	e000      	b.n	8007138 <USB_ActivateEndpoint+0x7c>
      break;
 8007136:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	441a      	add	r2, r3
 8007142:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800714a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800714e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007156:	b29b      	uxth	r3, r3
 8007158:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800716c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007170:	b29b      	uxth	r3, r3
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	7812      	ldrb	r2, [r2, #0]
 8007176:	4313      	orrs	r3, r2
 8007178:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	441a      	add	r2, r3
 8007186:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800718a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800718e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007196:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800719a:	b29b      	uxth	r3, r3
 800719c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	7b1b      	ldrb	r3, [r3, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f040 8178 	bne.w	8007498 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	785b      	ldrb	r3, [r3, #1]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 8084 	beq.w	80072ba <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	61bb      	str	r3, [r7, #24]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071bc:	b29b      	uxth	r3, r3
 80071be:	461a      	mov	r2, r3
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	4413      	add	r3, r2
 80071c4:	61bb      	str	r3, [r7, #24]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	011a      	lsls	r2, r3, #4
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	4413      	add	r3, r2
 80071d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071d4:	617b      	str	r3, [r7, #20]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	88db      	ldrh	r3, [r3, #6]
 80071da:	085b      	lsrs	r3, r3, #1
 80071dc:	b29b      	uxth	r3, r3
 80071de:	005b      	lsls	r3, r3, #1
 80071e0:	b29a      	uxth	r2, r3
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	4413      	add	r3, r2
 80071f0:	881b      	ldrh	r3, [r3, #0]
 80071f2:	827b      	strh	r3, [r7, #18]
 80071f4:	8a7b      	ldrh	r3, [r7, #18]
 80071f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d01b      	beq.n	8007236 <USB_ActivateEndpoint+0x17a>
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	881b      	ldrh	r3, [r3, #0]
 800720a:	b29b      	uxth	r3, r3
 800720c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007214:	823b      	strh	r3, [r7, #16]
 8007216:	687a      	ldr	r2, [r7, #4]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	441a      	add	r2, r3
 8007220:	8a3b      	ldrh	r3, [r7, #16]
 8007222:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007226:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800722a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800722e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007232:	b29b      	uxth	r3, r3
 8007234:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	78db      	ldrb	r3, [r3, #3]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d020      	beq.n	8007280 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800723e:	687a      	ldr	r2, [r7, #4]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	781b      	ldrb	r3, [r3, #0]
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	4413      	add	r3, r2
 8007248:	881b      	ldrh	r3, [r3, #0]
 800724a:	b29b      	uxth	r3, r3
 800724c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007254:	81bb      	strh	r3, [r7, #12]
 8007256:	89bb      	ldrh	r3, [r7, #12]
 8007258:	f083 0320 	eor.w	r3, r3, #32
 800725c:	81bb      	strh	r3, [r7, #12]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	683b      	ldr	r3, [r7, #0]
 8007262:	781b      	ldrb	r3, [r3, #0]
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	441a      	add	r2, r3
 8007268:	89bb      	ldrh	r3, [r7, #12]
 800726a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800726e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007272:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800727a:	b29b      	uxth	r3, r3
 800727c:	8013      	strh	r3, [r2, #0]
 800727e:	e2d5      	b.n	800782c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	881b      	ldrh	r3, [r3, #0]
 800728c:	b29b      	uxth	r3, r3
 800728e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007292:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007296:	81fb      	strh	r3, [r7, #14]
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	441a      	add	r2, r3
 80072a2:	89fb      	ldrh	r3, [r7, #14]
 80072a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b4:	b29b      	uxth	r3, r3
 80072b6:	8013      	strh	r3, [r2, #0]
 80072b8:	e2b8      	b.n	800782c <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	461a      	mov	r2, r3
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	4413      	add	r3, r2
 80072cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	011a      	lsls	r2, r3, #4
 80072d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d6:	4413      	add	r3, r2
 80072d8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80072dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	88db      	ldrh	r3, [r3, #6]
 80072e2:	085b      	lsrs	r3, r3, #1
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	005b      	lsls	r3, r3, #1
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ec:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	461a      	mov	r2, r3
 80072fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fe:	4413      	add	r3, r2
 8007300:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	011a      	lsls	r2, r3, #4
 8007308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800730a:	4413      	add	r3, r2
 800730c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007310:	627b      	str	r3, [r7, #36]	@ 0x24
 8007312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007314:	881b      	ldrh	r3, [r3, #0]
 8007316:	b29b      	uxth	r3, r3
 8007318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800731c:	b29a      	uxth	r2, r3
 800731e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007320:	801a      	strh	r2, [r3, #0]
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	2b3e      	cmp	r3, #62	@ 0x3e
 8007328:	d91d      	bls.n	8007366 <USB_ActivateEndpoint+0x2aa>
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	095b      	lsrs	r3, r3, #5
 8007330:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	f003 031f 	and.w	r3, r3, #31
 800733a:	2b00      	cmp	r3, #0
 800733c:	d102      	bne.n	8007344 <USB_ActivateEndpoint+0x288>
 800733e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007340:	3b01      	subs	r3, #1
 8007342:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	b29a      	uxth	r2, r3
 800734a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800734c:	b29b      	uxth	r3, r3
 800734e:	029b      	lsls	r3, r3, #10
 8007350:	b29b      	uxth	r3, r3
 8007352:	4313      	orrs	r3, r2
 8007354:	b29b      	uxth	r3, r3
 8007356:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800735a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800735e:	b29a      	uxth	r2, r3
 8007360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007362:	801a      	strh	r2, [r3, #0]
 8007364:	e026      	b.n	80073b4 <USB_ActivateEndpoint+0x2f8>
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10a      	bne.n	8007384 <USB_ActivateEndpoint+0x2c8>
 800736e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29b      	uxth	r3, r3
 8007374:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007378:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800737c:	b29a      	uxth	r2, r3
 800737e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007380:	801a      	strh	r2, [r3, #0]
 8007382:	e017      	b.n	80073b4 <USB_ActivateEndpoint+0x2f8>
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	085b      	lsrs	r3, r3, #1
 800738a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	f003 0301 	and.w	r3, r3, #1
 8007394:	2b00      	cmp	r3, #0
 8007396:	d002      	beq.n	800739e <USB_ActivateEndpoint+0x2e2>
 8007398:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800739a:	3301      	adds	r3, #1
 800739c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a0:	881b      	ldrh	r3, [r3, #0]
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	029b      	lsls	r3, r3, #10
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	4313      	orrs	r3, r2
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	881b      	ldrh	r3, [r3, #0]
 80073c0:	847b      	strh	r3, [r7, #34]	@ 0x22
 80073c2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80073c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d01b      	beq.n	8007404 <USB_ActivateEndpoint+0x348>
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	881b      	ldrh	r3, [r3, #0]
 80073d8:	b29b      	uxth	r3, r3
 80073da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073e2:	843b      	strh	r3, [r7, #32]
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	441a      	add	r2, r3
 80073ee:	8c3b      	ldrh	r3, [r7, #32]
 80073f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80073fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007400:	b29b      	uxth	r3, r3
 8007402:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d124      	bne.n	8007456 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	009b      	lsls	r3, r3, #2
 8007414:	4413      	add	r3, r2
 8007416:	881b      	ldrh	r3, [r3, #0]
 8007418:	b29b      	uxth	r3, r3
 800741a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800741e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007422:	83bb      	strh	r3, [r7, #28]
 8007424:	8bbb      	ldrh	r3, [r7, #28]
 8007426:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800742a:	83bb      	strh	r3, [r7, #28]
 800742c:	8bbb      	ldrh	r3, [r7, #28]
 800742e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007432:	83bb      	strh	r3, [r7, #28]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	009b      	lsls	r3, r3, #2
 800743c:	441a      	add	r2, r3
 800743e:	8bbb      	ldrh	r3, [r7, #28]
 8007440:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007444:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007448:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800744c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007450:	b29b      	uxth	r3, r3
 8007452:	8013      	strh	r3, [r2, #0]
 8007454:	e1ea      	b.n	800782c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	4413      	add	r3, r2
 8007460:	881b      	ldrh	r3, [r3, #0]
 8007462:	b29b      	uxth	r3, r3
 8007464:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007468:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800746c:	83fb      	strh	r3, [r7, #30]
 800746e:	8bfb      	ldrh	r3, [r7, #30]
 8007470:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007474:	83fb      	strh	r3, [r7, #30]
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	009b      	lsls	r3, r3, #2
 800747e:	441a      	add	r2, r3
 8007480:	8bfb      	ldrh	r3, [r7, #30]
 8007482:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007486:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800748a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800748e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007492:	b29b      	uxth	r3, r3
 8007494:	8013      	strh	r3, [r2, #0]
 8007496:	e1c9      	b.n	800782c <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	78db      	ldrb	r3, [r3, #3]
 800749c:	2b02      	cmp	r3, #2
 800749e:	d11e      	bne.n	80074de <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	009b      	lsls	r3, r3, #2
 80074a8:	4413      	add	r3, r2
 80074aa:	881b      	ldrh	r3, [r3, #0]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074b6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	441a      	add	r2, r3
 80074c4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80074c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074d0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80074d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074d8:	b29b      	uxth	r3, r3
 80074da:	8013      	strh	r3, [r2, #0]
 80074dc:	e01d      	b.n	800751a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	4413      	add	r3, r2
 80074e8:	881b      	ldrh	r3, [r3, #0]
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80074f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074f4:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	009b      	lsls	r3, r3, #2
 8007500:	441a      	add	r2, r3
 8007502:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007506:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800750a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800750e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007516:	b29b      	uxth	r3, r3
 8007518:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007524:	b29b      	uxth	r3, r3
 8007526:	461a      	mov	r2, r3
 8007528:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800752a:	4413      	add	r3, r2
 800752c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	781b      	ldrb	r3, [r3, #0]
 8007532:	011a      	lsls	r2, r3, #4
 8007534:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007536:	4413      	add	r3, r2
 8007538:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800753c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	891b      	ldrh	r3, [r3, #8]
 8007542:	085b      	lsrs	r3, r3, #1
 8007544:	b29b      	uxth	r3, r3
 8007546:	005b      	lsls	r3, r3, #1
 8007548:	b29a      	uxth	r2, r3
 800754a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800754c:	801a      	strh	r2, [r3, #0]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	657b      	str	r3, [r7, #84]	@ 0x54
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007558:	b29b      	uxth	r3, r3
 800755a:	461a      	mov	r2, r3
 800755c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800755e:	4413      	add	r3, r2
 8007560:	657b      	str	r3, [r7, #84]	@ 0x54
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	011a      	lsls	r2, r3, #4
 8007568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800756a:	4413      	add	r3, r2
 800756c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007570:	653b      	str	r3, [r7, #80]	@ 0x50
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	895b      	ldrh	r3, [r3, #10]
 8007576:	085b      	lsrs	r3, r3, #1
 8007578:	b29b      	uxth	r3, r3
 800757a:	005b      	lsls	r3, r3, #1
 800757c:	b29a      	uxth	r2, r3
 800757e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007580:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	785b      	ldrb	r3, [r3, #1]
 8007586:	2b00      	cmp	r3, #0
 8007588:	f040 8093 	bne.w	80076b2 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800758c:	687a      	ldr	r2, [r7, #4]
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	881b      	ldrh	r3, [r3, #0]
 8007598:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800759c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80075a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d01b      	beq.n	80075e0 <USB_ActivateEndpoint+0x524>
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	4413      	add	r3, r2
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075be:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	781b      	ldrb	r3, [r3, #0]
 80075c6:	009b      	lsls	r3, r3, #2
 80075c8:	441a      	add	r2, r3
 80075ca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80075cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80075d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075dc:	b29b      	uxth	r3, r3
 80075de:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80075e0:	687a      	ldr	r2, [r7, #4]
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	4413      	add	r3, r2
 80075ea:	881b      	ldrh	r3, [r3, #0]
 80075ec:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80075ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80075f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d01b      	beq.n	8007630 <USB_ActivateEndpoint+0x574>
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4413      	add	r3, r2
 8007602:	881b      	ldrh	r3, [r3, #0]
 8007604:	b29b      	uxth	r3, r3
 8007606:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800760a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800760e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	441a      	add	r2, r3
 800761a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800761c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007620:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007628:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800762c:	b29b      	uxth	r3, r3
 800762e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4413      	add	r3, r2
 800763a:	881b      	ldrh	r3, [r3, #0]
 800763c:	b29b      	uxth	r3, r3
 800763e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007646:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007648:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800764a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800764e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007650:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007652:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007656:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	441a      	add	r2, r3
 8007662:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007664:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007668:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800766c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007670:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007674:	b29b      	uxth	r3, r3
 8007676:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007678:	687a      	ldr	r2, [r7, #4]
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	781b      	ldrb	r3, [r3, #0]
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	881b      	ldrh	r3, [r3, #0]
 8007684:	b29b      	uxth	r3, r3
 8007686:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800768a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800768e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	441a      	add	r2, r3
 800769a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800769c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	8013      	strh	r3, [r2, #0]
 80076b0:	e0bc      	b.n	800782c <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	4413      	add	r3, r2
 80076bc:	881b      	ldrh	r3, [r3, #0]
 80076be:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80076c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80076c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d01d      	beq.n	800770a <USB_ActivateEndpoint+0x64e>
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	781b      	ldrb	r3, [r3, #0]
 80076d4:	009b      	lsls	r3, r3, #2
 80076d6:	4413      	add	r3, r2
 80076d8:	881b      	ldrh	r3, [r3, #0]
 80076da:	b29b      	uxth	r3, r3
 80076dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076e4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	441a      	add	r2, r3
 80076f2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80076f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007706:	b29b      	uxth	r3, r3
 8007708:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800771a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800771e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007722:	2b00      	cmp	r3, #0
 8007724:	d01d      	beq.n	8007762 <USB_ActivateEndpoint+0x6a6>
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	4413      	add	r3, r2
 8007730:	881b      	ldrh	r3, [r3, #0]
 8007732:	b29b      	uxth	r3, r3
 8007734:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007738:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800773c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	009b      	lsls	r3, r3, #2
 8007748:	441a      	add	r2, r3
 800774a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800774e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007752:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800775a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800775e:	b29b      	uxth	r3, r3
 8007760:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	78db      	ldrb	r3, [r3, #3]
 8007766:	2b01      	cmp	r3, #1
 8007768:	d024      	beq.n	80077b4 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	781b      	ldrb	r3, [r3, #0]
 8007770:	009b      	lsls	r3, r3, #2
 8007772:	4413      	add	r3, r2
 8007774:	881b      	ldrh	r3, [r3, #0]
 8007776:	b29b      	uxth	r3, r3
 8007778:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800777c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007780:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007784:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007788:	f083 0320 	eor.w	r3, r3, #32
 800778c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	441a      	add	r2, r3
 800779a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800779e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	8013      	strh	r3, [r2, #0]
 80077b2:	e01d      	b.n	80077f0 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	781b      	ldrb	r3, [r3, #0]
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	4413      	add	r3, r2
 80077be:	881b      	ldrh	r3, [r3, #0]
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	009b      	lsls	r3, r3, #2
 80077d6:	441a      	add	r2, r3
 80077d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80077dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077ec:	b29b      	uxth	r3, r3
 80077ee:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4413      	add	r3, r2
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007802:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007806:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	441a      	add	r2, r3
 8007814:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007818:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800781c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007820:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007824:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007828:	b29b      	uxth	r3, r3
 800782a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800782c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8007830:	4618      	mov	r0, r3
 8007832:	3774      	adds	r7, #116	@ 0x74
 8007834:	46bd      	mov	sp, r7
 8007836:	bc80      	pop	{r7}
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop

0800783c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800783c:	b480      	push	{r7}
 800783e:	b08d      	sub	sp, #52	@ 0x34
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	7b1b      	ldrb	r3, [r3, #12]
 800784a:	2b00      	cmp	r3, #0
 800784c:	f040 808e 	bne.w	800796c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	785b      	ldrb	r3, [r3, #1]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d044      	beq.n	80078e2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	4413      	add	r3, r2
 8007862:	881b      	ldrh	r3, [r3, #0]
 8007864:	81bb      	strh	r3, [r7, #12]
 8007866:	89bb      	ldrh	r3, [r7, #12]
 8007868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800786c:	2b00      	cmp	r3, #0
 800786e:	d01b      	beq.n	80078a8 <USB_DeactivateEndpoint+0x6c>
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	781b      	ldrb	r3, [r3, #0]
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4413      	add	r3, r2
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	b29b      	uxth	r3, r3
 800787e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007886:	817b      	strh	r3, [r7, #10]
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	781b      	ldrb	r3, [r3, #0]
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	441a      	add	r2, r3
 8007892:	897b      	ldrh	r3, [r7, #10]
 8007894:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007898:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800789c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80078a8:	687a      	ldr	r2, [r7, #4]
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	4413      	add	r3, r2
 80078b2:	881b      	ldrh	r3, [r3, #0]
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078be:	813b      	strh	r3, [r7, #8]
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	441a      	add	r2, r3
 80078ca:	893b      	ldrh	r3, [r7, #8]
 80078cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078dc:	b29b      	uxth	r3, r3
 80078de:	8013      	strh	r3, [r2, #0]
 80078e0:	e192      	b.n	8007c08 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	781b      	ldrb	r3, [r3, #0]
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	4413      	add	r3, r2
 80078ec:	881b      	ldrh	r3, [r3, #0]
 80078ee:	827b      	strh	r3, [r7, #18]
 80078f0:	8a7b      	ldrh	r3, [r7, #18]
 80078f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d01b      	beq.n	8007932 <USB_DeactivateEndpoint+0xf6>
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	009b      	lsls	r3, r3, #2
 8007902:	4413      	add	r3, r2
 8007904:	881b      	ldrh	r3, [r3, #0]
 8007906:	b29b      	uxth	r3, r3
 8007908:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800790c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007910:	823b      	strh	r3, [r7, #16]
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	441a      	add	r2, r3
 800791c:	8a3b      	ldrh	r3, [r7, #16]
 800791e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007922:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007926:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800792a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800792e:	b29b      	uxth	r3, r3
 8007930:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007932:	687a      	ldr	r2, [r7, #4]
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	4413      	add	r3, r2
 800793c:	881b      	ldrh	r3, [r3, #0]
 800793e:	b29b      	uxth	r3, r3
 8007940:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007948:	81fb      	strh	r3, [r7, #14]
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	009b      	lsls	r3, r3, #2
 8007952:	441a      	add	r2, r3
 8007954:	89fb      	ldrh	r3, [r7, #14]
 8007956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800795a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800795e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007966:	b29b      	uxth	r3, r3
 8007968:	8013      	strh	r3, [r2, #0]
 800796a:	e14d      	b.n	8007c08 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	785b      	ldrb	r3, [r3, #1]
 8007970:	2b00      	cmp	r3, #0
 8007972:	f040 80a5 	bne.w	8007ac0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	781b      	ldrb	r3, [r3, #0]
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	4413      	add	r3, r2
 8007980:	881b      	ldrh	r3, [r3, #0]
 8007982:	843b      	strh	r3, [r7, #32]
 8007984:	8c3b      	ldrh	r3, [r7, #32]
 8007986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800798a:	2b00      	cmp	r3, #0
 800798c:	d01b      	beq.n	80079c6 <USB_DeactivateEndpoint+0x18a>
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	781b      	ldrb	r3, [r3, #0]
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	4413      	add	r3, r2
 8007998:	881b      	ldrh	r3, [r3, #0]
 800799a:	b29b      	uxth	r3, r3
 800799c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079a4:	83fb      	strh	r3, [r7, #30]
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	441a      	add	r2, r3
 80079b0:	8bfb      	ldrh	r3, [r7, #30]
 80079b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80079b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80079ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80079be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	4413      	add	r3, r2
 80079d0:	881b      	ldrh	r3, [r3, #0]
 80079d2:	83bb      	strh	r3, [r7, #28]
 80079d4:	8bbb      	ldrh	r3, [r7, #28]
 80079d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d01b      	beq.n	8007a16 <USB_DeactivateEndpoint+0x1da>
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	4413      	add	r3, r2
 80079e8:	881b      	ldrh	r3, [r3, #0]
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079f4:	837b      	strh	r3, [r7, #26]
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	441a      	add	r2, r3
 8007a00:	8b7b      	ldrh	r3, [r7, #26]
 8007a02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a0e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	781b      	ldrb	r3, [r3, #0]
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	4413      	add	r3, r2
 8007a20:	881b      	ldrh	r3, [r3, #0]
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a2c:	833b      	strh	r3, [r7, #24]
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	441a      	add	r2, r3
 8007a38:	8b3b      	ldrh	r3, [r7, #24]
 8007a3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a46:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	781b      	ldrb	r3, [r3, #0]
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	4413      	add	r3, r2
 8007a58:	881b      	ldrh	r3, [r3, #0]
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a64:	82fb      	strh	r3, [r7, #22]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	441a      	add	r2, r3
 8007a70:	8afb      	ldrh	r3, [r7, #22]
 8007a72:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a76:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	781b      	ldrb	r3, [r3, #0]
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4413      	add	r3, r2
 8007a90:	881b      	ldrh	r3, [r3, #0]
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a9c:	82bb      	strh	r3, [r7, #20]
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	441a      	add	r2, r3
 8007aa8:	8abb      	ldrh	r3, [r7, #20]
 8007aaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007aae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ab2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007aba:	b29b      	uxth	r3, r3
 8007abc:	8013      	strh	r3, [r2, #0]
 8007abe:	e0a3      	b.n	8007c08 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	781b      	ldrb	r3, [r3, #0]
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	881b      	ldrh	r3, [r3, #0]
 8007acc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007ace:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007ad0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d01b      	beq.n	8007b10 <USB_DeactivateEndpoint+0x2d4>
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	4413      	add	r3, r2
 8007ae2:	881b      	ldrh	r3, [r3, #0]
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aee:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007af0:	687a      	ldr	r2, [r7, #4]
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	441a      	add	r2, r3
 8007afa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007afc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b04:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	4413      	add	r3, r2
 8007b1a:	881b      	ldrh	r3, [r3, #0]
 8007b1c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007b1e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007b20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d01b      	beq.n	8007b60 <USB_DeactivateEndpoint+0x324>
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	781b      	ldrb	r3, [r3, #0]
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	4413      	add	r3, r2
 8007b32:	881b      	ldrh	r3, [r3, #0]
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b3e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	441a      	add	r2, r3
 8007b4a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007b4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b58:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	4413      	add	r3, r2
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b76:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	441a      	add	r2, r3
 8007b82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007b84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	881b      	ldrh	r3, [r3, #0]
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007baa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	683b      	ldr	r3, [r7, #0]
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	441a      	add	r2, r3
 8007bba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007bbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	4413      	add	r3, r2
 8007bda:	881b      	ldrh	r3, [r3, #0]
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007be6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	781b      	ldrb	r3, [r3, #0]
 8007bee:	009b      	lsls	r3, r3, #2
 8007bf0:	441a      	add	r2, r3
 8007bf2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007bf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3734      	adds	r7, #52	@ 0x34
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bc80      	pop	{r7}
 8007c12:	4770      	bx	lr

08007c14 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b0c2      	sub	sp, #264	@ 0x108
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c22:	6018      	str	r0, [r3, #0]
 8007c24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c2c:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007c2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	785b      	ldrb	r3, [r3, #1]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	f040 86b7 	bne.w	80089ae <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007c40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	699a      	ldr	r2, [r3, #24]
 8007c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d908      	bls.n	8007c6e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	691b      	ldr	r3, [r3, #16]
 8007c68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007c6c:	e007      	b.n	8007c7e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007c6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	7b1b      	ldrb	r3, [r3, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d13a      	bne.n	8007d04 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007c8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	6959      	ldr	r1, [r3, #20]
 8007c9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	88da      	ldrh	r2, [r3, #6]
 8007ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007cb0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007cb4:	6800      	ldr	r0, [r0, #0]
 8007cb6:	f001 fc9c 	bl	80095f2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007cba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	613b      	str	r3, [r7, #16]
 8007cc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cd4:	b29b      	uxth	r3, r3
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	4413      	add	r3, r2
 8007cdc:	613b      	str	r3, [r7, #16]
 8007cde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ce2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	011a      	lsls	r2, r3, #4
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	4413      	add	r3, r2
 8007cf0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007cf4:	60fb      	str	r3, [r7, #12]
 8007cf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	801a      	strh	r2, [r3, #0]
 8007d00:	f000 be1f 	b.w	8008942 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	78db      	ldrb	r3, [r3, #3]
 8007d10:	2b02      	cmp	r3, #2
 8007d12:	f040 8462 	bne.w	80085da <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007d16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	6a1a      	ldr	r2, [r3, #32]
 8007d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	691b      	ldr	r3, [r3, #16]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	f240 83df 	bls.w	80084f2 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007d34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d3c:	681a      	ldr	r2, [r3, #0]
 8007d3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	4413      	add	r3, r2
 8007d4e:	881b      	ldrh	r3, [r3, #0]
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d5a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007d5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	441a      	add	r2, r3
 8007d78:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007d7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d84:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	6a1a      	ldr	r2, [r3, #32]
 8007d9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007da0:	1ad2      	subs	r2, r2, r3
 8007da2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007da6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007dae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007db2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4413      	add	r3, r2
 8007dc8:	881b      	ldrh	r3, [r3, #0]
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f000 81c7 	beq.w	8008164 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007dd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	633b      	str	r3, [r7, #48]	@ 0x30
 8007de2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	785b      	ldrb	r3, [r3, #1]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d177      	bne.n	8007ee2 <USB_EPStartXfer+0x2ce>
 8007df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007df6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	461a      	mov	r2, r3
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e12:	4413      	add	r3, r2
 8007e14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	011a      	lsls	r2, r3, #4
 8007e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e26:	4413      	add	r3, r2
 8007e28:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007e2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e30:	881b      	ldrh	r3, [r3, #0]
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e38:	b29a      	uxth	r2, r3
 8007e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e3c:	801a      	strh	r2, [r3, #0]
 8007e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e42:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e44:	d921      	bls.n	8007e8a <USB_EPStartXfer+0x276>
 8007e46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e4a:	095b      	lsrs	r3, r3, #5
 8007e4c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e54:	f003 031f 	and.w	r3, r3, #31
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d104      	bne.n	8007e66 <USB_EPStartXfer+0x252>
 8007e5c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007e60:	3b01      	subs	r3, #1
 8007e62:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	881b      	ldrh	r3, [r3, #0]
 8007e6a:	b29a      	uxth	r2, r3
 8007e6c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	029b      	lsls	r3, r3, #10
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	4313      	orrs	r3, r2
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	801a      	strh	r2, [r3, #0]
 8007e88:	e050      	b.n	8007f2c <USB_EPStartXfer+0x318>
 8007e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d10a      	bne.n	8007ea8 <USB_EPStartXfer+0x294>
 8007e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e94:	881b      	ldrh	r3, [r3, #0]
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ea0:	b29a      	uxth	r2, r3
 8007ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea4:	801a      	strh	r2, [r3, #0]
 8007ea6:	e041      	b.n	8007f2c <USB_EPStartXfer+0x318>
 8007ea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eac:	085b      	lsrs	r3, r3, #1
 8007eae:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d004      	beq.n	8007ec8 <USB_EPStartXfer+0x2b4>
 8007ebe:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007ec2:	3301      	adds	r3, #1
 8007ec4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eca:	881b      	ldrh	r3, [r3, #0]
 8007ecc:	b29a      	uxth	r2, r3
 8007ece:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	029b      	lsls	r3, r3, #10
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	b29a      	uxth	r2, r3
 8007edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ede:	801a      	strh	r2, [r3, #0]
 8007ee0:	e024      	b.n	8007f2c <USB_EPStartXfer+0x318>
 8007ee2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ee6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	785b      	ldrb	r3, [r3, #1]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d11c      	bne.n	8007f2c <USB_EPStartXfer+0x318>
 8007ef2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ef6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	461a      	mov	r2, r3
 8007f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f06:	4413      	add	r3, r2
 8007f08:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	011a      	lsls	r2, r3, #4
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f2a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007f2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	895b      	ldrh	r3, [r3, #10]
 8007f38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007f3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	6959      	ldr	r1, [r3, #20]
 8007f48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007f52:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007f56:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007f5a:	6800      	ldr	r0, [r0, #0]
 8007f5c:	f001 fb49 	bl	80095f2 <USB_WritePMA>
            ep->xfer_buff += len;
 8007f60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	695a      	ldr	r2, [r3, #20]
 8007f6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f70:	441a      	add	r2, r3
 8007f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007f7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	6a1a      	ldr	r2, [r3, #32]
 8007f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	691b      	ldr	r3, [r3, #16]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d90f      	bls.n	8007fba <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8007f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6a1a      	ldr	r2, [r3, #32]
 8007fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007faa:	1ad2      	subs	r2, r2, r3
 8007fac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	621a      	str	r2, [r3, #32]
 8007fb8:	e00e      	b.n	8007fd8 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8007fba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8007fca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007fd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	785b      	ldrb	r3, [r3, #1]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d177      	bne.n	80080d8 <USB_EPStartXfer+0x4c4>
 8007fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	61bb      	str	r3, [r7, #24]
 8007ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ff8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008002:	b29b      	uxth	r3, r3
 8008004:	461a      	mov	r2, r3
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	4413      	add	r3, r2
 800800a:	61bb      	str	r3, [r7, #24]
 800800c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008010:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	011a      	lsls	r2, r3, #4
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	4413      	add	r3, r2
 800801e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	881b      	ldrh	r3, [r3, #0]
 8008028:	b29b      	uxth	r3, r3
 800802a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800802e:	b29a      	uxth	r2, r3
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	801a      	strh	r2, [r3, #0]
 8008034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008038:	2b3e      	cmp	r3, #62	@ 0x3e
 800803a:	d921      	bls.n	8008080 <USB_EPStartXfer+0x46c>
 800803c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008040:	095b      	lsrs	r3, r3, #5
 8008042:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800804a:	f003 031f 	and.w	r3, r3, #31
 800804e:	2b00      	cmp	r3, #0
 8008050:	d104      	bne.n	800805c <USB_EPStartXfer+0x448>
 8008052:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008056:	3b01      	subs	r3, #1
 8008058:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	881b      	ldrh	r3, [r3, #0]
 8008060:	b29a      	uxth	r2, r3
 8008062:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008066:	b29b      	uxth	r3, r3
 8008068:	029b      	lsls	r3, r3, #10
 800806a:	b29b      	uxth	r3, r3
 800806c:	4313      	orrs	r3, r2
 800806e:	b29b      	uxth	r3, r3
 8008070:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008074:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008078:	b29a      	uxth	r2, r3
 800807a:	697b      	ldr	r3, [r7, #20]
 800807c:	801a      	strh	r2, [r3, #0]
 800807e:	e056      	b.n	800812e <USB_EPStartXfer+0x51a>
 8008080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008084:	2b00      	cmp	r3, #0
 8008086:	d10a      	bne.n	800809e <USB_EPStartXfer+0x48a>
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	881b      	ldrh	r3, [r3, #0]
 800808c:	b29b      	uxth	r3, r3
 800808e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008092:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008096:	b29a      	uxth	r2, r3
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	801a      	strh	r2, [r3, #0]
 800809c:	e047      	b.n	800812e <USB_EPStartXfer+0x51a>
 800809e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080a2:	085b      	lsrs	r3, r3, #1
 80080a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80080a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ac:	f003 0301 	and.w	r3, r3, #1
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d004      	beq.n	80080be <USB_EPStartXfer+0x4aa>
 80080b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080b8:	3301      	adds	r3, #1
 80080ba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	881b      	ldrh	r3, [r3, #0]
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	029b      	lsls	r3, r3, #10
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	4313      	orrs	r3, r2
 80080d0:	b29a      	uxth	r2, r3
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	801a      	strh	r2, [r3, #0]
 80080d6:	e02a      	b.n	800812e <USB_EPStartXfer+0x51a>
 80080d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	785b      	ldrb	r3, [r3, #1]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d122      	bne.n	800812e <USB_EPStartXfer+0x51a>
 80080e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	623b      	str	r3, [r7, #32]
 80080f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008102:	b29b      	uxth	r3, r3
 8008104:	461a      	mov	r2, r3
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	4413      	add	r3, r2
 800810a:	623b      	str	r3, [r7, #32]
 800810c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008110:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	781b      	ldrb	r3, [r3, #0]
 8008118:	011a      	lsls	r2, r3, #4
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	4413      	add	r3, r2
 800811e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008122:	61fb      	str	r3, [r7, #28]
 8008124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008128:	b29a      	uxth	r2, r3
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800812e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008132:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	891b      	ldrh	r3, [r3, #8]
 800813a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800813e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008142:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	6959      	ldr	r1, [r3, #20]
 800814a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800814e:	b29b      	uxth	r3, r3
 8008150:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008154:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008158:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800815c:	6800      	ldr	r0, [r0, #0]
 800815e:	f001 fa48 	bl	80095f2 <USB_WritePMA>
 8008162:	e3ee      	b.n	8008942 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008164:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008168:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	785b      	ldrb	r3, [r3, #1]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d177      	bne.n	8008264 <USB_EPStartXfer+0x650>
 8008174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008178:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008184:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800818e:	b29b      	uxth	r3, r3
 8008190:	461a      	mov	r2, r3
 8008192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008194:	4413      	add	r3, r2
 8008196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008198:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800819c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	011a      	lsls	r2, r3, #4
 80081a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a8:	4413      	add	r3, r2
 80081aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80081ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80081b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081b2:	881b      	ldrh	r3, [r3, #0]
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081be:	801a      	strh	r2, [r3, #0]
 80081c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80081c6:	d921      	bls.n	800820c <USB_EPStartXfer+0x5f8>
 80081c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081cc:	095b      	lsrs	r3, r3, #5
 80081ce:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80081d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081d6:	f003 031f 	and.w	r3, r3, #31
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d104      	bne.n	80081e8 <USB_EPStartXfer+0x5d4>
 80081de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081e2:	3b01      	subs	r3, #1
 80081e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80081e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081ea:	881b      	ldrh	r3, [r3, #0]
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	029b      	lsls	r3, r3, #10
 80081f6:	b29b      	uxth	r3, r3
 80081f8:	4313      	orrs	r3, r2
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008200:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008204:	b29a      	uxth	r2, r3
 8008206:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008208:	801a      	strh	r2, [r3, #0]
 800820a:	e056      	b.n	80082ba <USB_EPStartXfer+0x6a6>
 800820c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008210:	2b00      	cmp	r3, #0
 8008212:	d10a      	bne.n	800822a <USB_EPStartXfer+0x616>
 8008214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008216:	881b      	ldrh	r3, [r3, #0]
 8008218:	b29b      	uxth	r3, r3
 800821a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800821e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008222:	b29a      	uxth	r2, r3
 8008224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008226:	801a      	strh	r2, [r3, #0]
 8008228:	e047      	b.n	80082ba <USB_EPStartXfer+0x6a6>
 800822a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800822e:	085b      	lsrs	r3, r3, #1
 8008230:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008238:	f003 0301 	and.w	r3, r3, #1
 800823c:	2b00      	cmp	r3, #0
 800823e:	d004      	beq.n	800824a <USB_EPStartXfer+0x636>
 8008240:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008244:	3301      	adds	r3, #1
 8008246:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800824a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800824c:	881b      	ldrh	r3, [r3, #0]
 800824e:	b29a      	uxth	r2, r3
 8008250:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008254:	b29b      	uxth	r3, r3
 8008256:	029b      	lsls	r3, r3, #10
 8008258:	b29b      	uxth	r3, r3
 800825a:	4313      	orrs	r3, r2
 800825c:	b29a      	uxth	r2, r3
 800825e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008260:	801a      	strh	r2, [r3, #0]
 8008262:	e02a      	b.n	80082ba <USB_EPStartXfer+0x6a6>
 8008264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	785b      	ldrb	r3, [r3, #1]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d122      	bne.n	80082ba <USB_EPStartXfer+0x6a6>
 8008274:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008278:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008280:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008284:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800828e:	b29b      	uxth	r3, r3
 8008290:	461a      	mov	r2, r3
 8008292:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008294:	4413      	add	r3, r2
 8008296:	653b      	str	r3, [r7, #80]	@ 0x50
 8008298:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800829c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	781b      	ldrb	r3, [r3, #0]
 80082a4:	011a      	lsls	r2, r3, #4
 80082a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082a8:	4413      	add	r3, r2
 80082aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80082ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80082ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	891b      	ldrh	r3, [r3, #8]
 80082c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80082ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6959      	ldr	r1, [r3, #20]
 80082d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082da:	b29b      	uxth	r3, r3
 80082dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80082e0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80082e4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80082e8:	6800      	ldr	r0, [r0, #0]
 80082ea:	f001 f982 	bl	80095f2 <USB_WritePMA>
            ep->xfer_buff += len;
 80082ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	695a      	ldr	r2, [r3, #20]
 80082fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082fe:	441a      	add	r2, r3
 8008300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800830c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	6a1a      	ldr	r2, [r3, #32]
 8008318:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800831c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	691b      	ldr	r3, [r3, #16]
 8008324:	429a      	cmp	r2, r3
 8008326:	d90f      	bls.n	8008348 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008328:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800832c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	6a1a      	ldr	r2, [r3, #32]
 8008334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008338:	1ad2      	subs	r2, r2, r3
 800833a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800833e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	621a      	str	r2, [r3, #32]
 8008346:	e00e      	b.n	8008366 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008348:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800834c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	6a1b      	ldr	r3, [r3, #32]
 8008354:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008358:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800835c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2200      	movs	r2, #0
 8008364:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800836a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	643b      	str	r3, [r7, #64]	@ 0x40
 8008372:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008376:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	785b      	ldrb	r3, [r3, #1]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d177      	bne.n	8008472 <USB_EPStartXfer+0x85e>
 8008382:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008386:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800838e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008392:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800839c:	b29b      	uxth	r3, r3
 800839e:	461a      	mov	r2, r3
 80083a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a2:	4413      	add	r3, r2
 80083a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	011a      	lsls	r2, r3, #4
 80083b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083b6:	4413      	add	r3, r2
 80083b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80083bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80083be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083c0:	881b      	ldrh	r3, [r3, #0]
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083c8:	b29a      	uxth	r2, r3
 80083ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083cc:	801a      	strh	r2, [r3, #0]
 80083ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80083d4:	d921      	bls.n	800841a <USB_EPStartXfer+0x806>
 80083d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083da:	095b      	lsrs	r3, r3, #5
 80083dc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80083e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083e4:	f003 031f 	and.w	r3, r3, #31
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d104      	bne.n	80083f6 <USB_EPStartXfer+0x7e2>
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	3b01      	subs	r3, #1
 80083f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80083f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083f8:	881b      	ldrh	r3, [r3, #0]
 80083fa:	b29a      	uxth	r2, r3
 80083fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008400:	b29b      	uxth	r3, r3
 8008402:	029b      	lsls	r3, r3, #10
 8008404:	b29b      	uxth	r3, r3
 8008406:	4313      	orrs	r3, r2
 8008408:	b29b      	uxth	r3, r3
 800840a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800840e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008412:	b29a      	uxth	r2, r3
 8008414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008416:	801a      	strh	r2, [r3, #0]
 8008418:	e050      	b.n	80084bc <USB_EPStartXfer+0x8a8>
 800841a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800841e:	2b00      	cmp	r3, #0
 8008420:	d10a      	bne.n	8008438 <USB_EPStartXfer+0x824>
 8008422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008424:	881b      	ldrh	r3, [r3, #0]
 8008426:	b29b      	uxth	r3, r3
 8008428:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800842c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008430:	b29a      	uxth	r2, r3
 8008432:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008434:	801a      	strh	r2, [r3, #0]
 8008436:	e041      	b.n	80084bc <USB_EPStartXfer+0x8a8>
 8008438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800843c:	085b      	lsrs	r3, r3, #1
 800843e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008446:	f003 0301 	and.w	r3, r3, #1
 800844a:	2b00      	cmp	r3, #0
 800844c:	d004      	beq.n	8008458 <USB_EPStartXfer+0x844>
 800844e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008452:	3301      	adds	r3, #1
 8008454:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800845a:	881b      	ldrh	r3, [r3, #0]
 800845c:	b29a      	uxth	r2, r3
 800845e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008462:	b29b      	uxth	r3, r3
 8008464:	029b      	lsls	r3, r3, #10
 8008466:	b29b      	uxth	r3, r3
 8008468:	4313      	orrs	r3, r2
 800846a:	b29a      	uxth	r2, r3
 800846c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800846e:	801a      	strh	r2, [r3, #0]
 8008470:	e024      	b.n	80084bc <USB_EPStartXfer+0x8a8>
 8008472:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008476:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	785b      	ldrb	r3, [r3, #1]
 800847e:	2b01      	cmp	r3, #1
 8008480:	d11c      	bne.n	80084bc <USB_EPStartXfer+0x8a8>
 8008482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008486:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008490:	b29b      	uxth	r3, r3
 8008492:	461a      	mov	r2, r3
 8008494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008496:	4413      	add	r3, r2
 8008498:	643b      	str	r3, [r7, #64]	@ 0x40
 800849a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800849e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	011a      	lsls	r2, r3, #4
 80084a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084aa:	4413      	add	r3, r2
 80084ac:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80084b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b6:	b29a      	uxth	r2, r3
 80084b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084ba:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80084bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	895b      	ldrh	r3, [r3, #10]
 80084c8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80084cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6959      	ldr	r1, [r3, #20]
 80084d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084dc:	b29b      	uxth	r3, r3
 80084de:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80084e2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80084e6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80084ea:	6800      	ldr	r0, [r0, #0]
 80084ec:	f001 f881 	bl	80095f2 <USB_WritePMA>
 80084f0:	e227      	b.n	8008942 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80084f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	6a1b      	ldr	r3, [r3, #32]
 80084fe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008502:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008506:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008510:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	781b      	ldrb	r3, [r3, #0]
 8008518:	009b      	lsls	r3, r3, #2
 800851a:	4413      	add	r3, r2
 800851c:	881b      	ldrh	r3, [r3, #0]
 800851e:	b29b      	uxth	r3, r3
 8008520:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008528:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800852c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008530:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800853a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	441a      	add	r2, r3
 8008546:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800854a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800854e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008552:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800855a:	b29b      	uxth	r3, r3
 800855c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800855e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008562:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800856a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800856e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008578:	b29b      	uxth	r3, r3
 800857a:	461a      	mov	r2, r3
 800857c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800857e:	4413      	add	r3, r2
 8008580:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008582:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008586:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	011a      	lsls	r2, r3, #4
 8008590:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008592:	4413      	add	r3, r2
 8008594:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008598:	65bb      	str	r3, [r7, #88]	@ 0x58
 800859a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800859e:	b29a      	uxth	r2, r3
 80085a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80085a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	891b      	ldrh	r3, [r3, #8]
 80085b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	6959      	ldr	r1, [r3, #20]
 80085c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80085ca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80085ce:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80085d2:	6800      	ldr	r0, [r0, #0]
 80085d4:	f001 f80d 	bl	80095f2 <USB_WritePMA>
 80085d8:	e1b3      	b.n	8008942 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80085da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6a1a      	ldr	r2, [r3, #32]
 80085e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085ea:	1ad2      	subs	r2, r2, r3
 80085ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80085f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008606:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	009b      	lsls	r3, r3, #2
 8008610:	4413      	add	r3, r2
 8008612:	881b      	ldrh	r3, [r3, #0]
 8008614:	b29b      	uxth	r3, r3
 8008616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800861a:	2b00      	cmp	r3, #0
 800861c:	f000 80c6 	beq.w	80087ac <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008624:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	673b      	str	r3, [r7, #112]	@ 0x70
 800862c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008630:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	785b      	ldrb	r3, [r3, #1]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d177      	bne.n	800872c <USB_EPStartXfer+0xb18>
 800863c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008640:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800864c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008656:	b29b      	uxth	r3, r3
 8008658:	461a      	mov	r2, r3
 800865a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800865c:	4413      	add	r3, r2
 800865e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008660:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008664:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	011a      	lsls	r2, r3, #4
 800866e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008670:	4413      	add	r3, r2
 8008672:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008676:	667b      	str	r3, [r7, #100]	@ 0x64
 8008678:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800867a:	881b      	ldrh	r3, [r3, #0]
 800867c:	b29b      	uxth	r3, r3
 800867e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008682:	b29a      	uxth	r2, r3
 8008684:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008686:	801a      	strh	r2, [r3, #0]
 8008688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800868c:	2b3e      	cmp	r3, #62	@ 0x3e
 800868e:	d921      	bls.n	80086d4 <USB_EPStartXfer+0xac0>
 8008690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008694:	095b      	lsrs	r3, r3, #5
 8008696:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800869a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800869e:	f003 031f 	and.w	r3, r3, #31
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d104      	bne.n	80086b0 <USB_EPStartXfer+0xa9c>
 80086a6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80086aa:	3b01      	subs	r3, #1
 80086ac:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80086b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086b2:	881b      	ldrh	r3, [r3, #0]
 80086b4:	b29a      	uxth	r2, r3
 80086b6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	029b      	lsls	r3, r3, #10
 80086be:	b29b      	uxth	r3, r3
 80086c0:	4313      	orrs	r3, r2
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086d0:	801a      	strh	r2, [r3, #0]
 80086d2:	e050      	b.n	8008776 <USB_EPStartXfer+0xb62>
 80086d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d10a      	bne.n	80086f2 <USB_EPStartXfer+0xade>
 80086dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086de:	881b      	ldrh	r3, [r3, #0]
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086ee:	801a      	strh	r2, [r3, #0]
 80086f0:	e041      	b.n	8008776 <USB_EPStartXfer+0xb62>
 80086f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086f6:	085b      	lsrs	r3, r3, #1
 80086f8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80086fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008700:	f003 0301 	and.w	r3, r3, #1
 8008704:	2b00      	cmp	r3, #0
 8008706:	d004      	beq.n	8008712 <USB_EPStartXfer+0xafe>
 8008708:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800870c:	3301      	adds	r3, #1
 800870e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008712:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008714:	881b      	ldrh	r3, [r3, #0]
 8008716:	b29a      	uxth	r2, r3
 8008718:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800871c:	b29b      	uxth	r3, r3
 800871e:	029b      	lsls	r3, r3, #10
 8008720:	b29b      	uxth	r3, r3
 8008722:	4313      	orrs	r3, r2
 8008724:	b29a      	uxth	r2, r3
 8008726:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008728:	801a      	strh	r2, [r3, #0]
 800872a:	e024      	b.n	8008776 <USB_EPStartXfer+0xb62>
 800872c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008730:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	785b      	ldrb	r3, [r3, #1]
 8008738:	2b01      	cmp	r3, #1
 800873a:	d11c      	bne.n	8008776 <USB_EPStartXfer+0xb62>
 800873c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008740:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800874a:	b29b      	uxth	r3, r3
 800874c:	461a      	mov	r2, r3
 800874e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008750:	4413      	add	r3, r2
 8008752:	673b      	str	r3, [r7, #112]	@ 0x70
 8008754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008758:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	011a      	lsls	r2, r3, #4
 8008762:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008764:	4413      	add	r3, r2
 8008766:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800876a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800876c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008770:	b29a      	uxth	r2, r3
 8008772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008774:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008776:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800877a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	895b      	ldrh	r3, [r3, #10]
 8008782:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008786:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800878a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	6959      	ldr	r1, [r3, #20]
 8008792:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008796:	b29b      	uxth	r3, r3
 8008798:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800879c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80087a0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80087a4:	6800      	ldr	r0, [r0, #0]
 80087a6:	f000 ff24 	bl	80095f2 <USB_WritePMA>
 80087aa:	e0ca      	b.n	8008942 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80087ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	785b      	ldrb	r3, [r3, #1]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d177      	bne.n	80088ac <USB_EPStartXfer+0xc98>
 80087bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80087c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	461a      	mov	r2, r3
 80087da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80087dc:	4413      	add	r3, r2
 80087de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80087e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	011a      	lsls	r2, r3, #4
 80087ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80087f0:	4413      	add	r3, r2
 80087f2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80087f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087fa:	881b      	ldrh	r3, [r3, #0]
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008802:	b29a      	uxth	r2, r3
 8008804:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008806:	801a      	strh	r2, [r3, #0]
 8008808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800880c:	2b3e      	cmp	r3, #62	@ 0x3e
 800880e:	d921      	bls.n	8008854 <USB_EPStartXfer+0xc40>
 8008810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008814:	095b      	lsrs	r3, r3, #5
 8008816:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800881a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800881e:	f003 031f 	and.w	r3, r3, #31
 8008822:	2b00      	cmp	r3, #0
 8008824:	d104      	bne.n	8008830 <USB_EPStartXfer+0xc1c>
 8008826:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800882a:	3b01      	subs	r3, #1
 800882c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008830:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008832:	881b      	ldrh	r3, [r3, #0]
 8008834:	b29a      	uxth	r2, r3
 8008836:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800883a:	b29b      	uxth	r3, r3
 800883c:	029b      	lsls	r3, r3, #10
 800883e:	b29b      	uxth	r3, r3
 8008840:	4313      	orrs	r3, r2
 8008842:	b29b      	uxth	r3, r3
 8008844:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008848:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800884c:	b29a      	uxth	r2, r3
 800884e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008850:	801a      	strh	r2, [r3, #0]
 8008852:	e05c      	b.n	800890e <USB_EPStartXfer+0xcfa>
 8008854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008858:	2b00      	cmp	r3, #0
 800885a:	d10a      	bne.n	8008872 <USB_EPStartXfer+0xc5e>
 800885c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800885e:	881b      	ldrh	r3, [r3, #0]
 8008860:	b29b      	uxth	r3, r3
 8008862:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008866:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800886a:	b29a      	uxth	r2, r3
 800886c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800886e:	801a      	strh	r2, [r3, #0]
 8008870:	e04d      	b.n	800890e <USB_EPStartXfer+0xcfa>
 8008872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008876:	085b      	lsrs	r3, r3, #1
 8008878:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800887c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b00      	cmp	r3, #0
 8008886:	d004      	beq.n	8008892 <USB_EPStartXfer+0xc7e>
 8008888:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800888c:	3301      	adds	r3, #1
 800888e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008892:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008894:	881b      	ldrh	r3, [r3, #0]
 8008896:	b29a      	uxth	r2, r3
 8008898:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800889c:	b29b      	uxth	r3, r3
 800889e:	029b      	lsls	r3, r3, #10
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	4313      	orrs	r3, r2
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80088a8:	801a      	strh	r2, [r3, #0]
 80088aa:	e030      	b.n	800890e <USB_EPStartXfer+0xcfa>
 80088ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	785b      	ldrb	r3, [r3, #1]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d128      	bne.n	800890e <USB_EPStartXfer+0xcfa>
 80088bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088d8:	b29b      	uxth	r3, r3
 80088da:	461a      	mov	r2, r3
 80088dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088e0:	4413      	add	r3, r2
 80088e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80088e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	781b      	ldrb	r3, [r3, #0]
 80088f2:	011a      	lsls	r2, r3, #4
 80088f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088f8:	4413      	add	r3, r2
 80088fa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80088fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008902:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008906:	b29a      	uxth	r2, r3
 8008908:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800890c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800890e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008912:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	891b      	ldrh	r3, [r3, #8]
 800891a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800891e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008922:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6959      	ldr	r1, [r3, #20]
 800892a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892e:	b29b      	uxth	r3, r3
 8008930:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008934:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008938:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800893c:	6800      	ldr	r0, [r0, #0]
 800893e:	f000 fe58 	bl	80095f2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008946:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008950:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	4413      	add	r3, r2
 800895c:	881b      	ldrh	r3, [r3, #0]
 800895e:	b29b      	uxth	r3, r3
 8008960:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008964:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008968:	817b      	strh	r3, [r7, #10]
 800896a:	897b      	ldrh	r3, [r7, #10]
 800896c:	f083 0310 	eor.w	r3, r3, #16
 8008970:	817b      	strh	r3, [r7, #10]
 8008972:	897b      	ldrh	r3, [r7, #10]
 8008974:	f083 0320 	eor.w	r3, r3, #32
 8008978:	817b      	strh	r3, [r7, #10]
 800897a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800897e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008988:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	441a      	add	r2, r3
 8008994:	897b      	ldrh	r3, [r7, #10]
 8008996:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800899a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800899e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	8013      	strh	r3, [r2, #0]
 80089aa:	f000 bcde 	b.w	800936a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80089ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	7b1b      	ldrb	r3, [r3, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f040 80bb 	bne.w	8008b36 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80089c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	699a      	ldr	r2, [r3, #24]
 80089cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d917      	bls.n	8008a0c <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 80089dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	691b      	ldr	r3, [r3, #16]
 80089e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 80089ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	699a      	ldr	r2, [r3, #24]
 80089f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089fc:	1ad2      	subs	r2, r2, r3
 80089fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	619a      	str	r2, [r3, #24]
 8008a0a:	e00e      	b.n	8008a2a <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008a0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	699b      	ldr	r3, [r3, #24]
 8008a18:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8008a1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2200      	movs	r2, #0
 8008a28:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008a2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a3c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	461a      	mov	r2, r3
 8008a4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a4e:	4413      	add	r3, r2
 8008a50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	781b      	ldrb	r3, [r3, #0]
 8008a60:	011a      	lsls	r2, r3, #4
 8008a62:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a66:	4413      	add	r3, r2
 8008a68:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008a6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008a70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a74:	881b      	ldrh	r3, [r3, #0]
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a7c:	b29a      	uxth	r2, r3
 8008a7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a82:	801a      	strh	r2, [r3, #0]
 8008a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a88:	2b3e      	cmp	r3, #62	@ 0x3e
 8008a8a:	d924      	bls.n	8008ad6 <USB_EPStartXfer+0xec2>
 8008a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a90:	095b      	lsrs	r3, r3, #5
 8008a92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a9a:	f003 031f 	and.w	r3, r3, #31
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d104      	bne.n	8008aac <USB_EPStartXfer+0xe98>
 8008aa2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008aac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ab0:	881b      	ldrh	r3, [r3, #0]
 8008ab2:	b29a      	uxth	r2, r3
 8008ab4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	029b      	lsls	r3, r3, #10
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008aca:	b29a      	uxth	r2, r3
 8008acc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ad0:	801a      	strh	r2, [r3, #0]
 8008ad2:	f000 bc10 	b.w	80092f6 <USB_EPStartXfer+0x16e2>
 8008ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d10c      	bne.n	8008af8 <USB_EPStartXfer+0xee4>
 8008ade:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ae2:	881b      	ldrh	r3, [r3, #0]
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008aee:	b29a      	uxth	r2, r3
 8008af0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008af4:	801a      	strh	r2, [r3, #0]
 8008af6:	e3fe      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
 8008af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008afc:	085b      	lsrs	r3, r3, #1
 8008afe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d004      	beq.n	8008b18 <USB_EPStartXfer+0xf04>
 8008b0e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008b12:	3301      	adds	r3, #1
 8008b14:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008b18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b1c:	881b      	ldrh	r3, [r3, #0]
 8008b1e:	b29a      	uxth	r2, r3
 8008b20:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008b24:	b29b      	uxth	r3, r3
 8008b26:	029b      	lsls	r3, r3, #10
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	b29a      	uxth	r2, r3
 8008b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b32:	801a      	strh	r2, [r3, #0]
 8008b34:	e3df      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008b36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	78db      	ldrb	r3, [r3, #3]
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	f040 8218 	bne.w	8008f78 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008b48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	785b      	ldrb	r3, [r3, #1]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f040 809d 	bne.w	8008c94 <USB_EPStartXfer+0x1080>
 8008b5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	461a      	mov	r2, r3
 8008b7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b7e:	4413      	add	r3, r2
 8008b80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008b84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	781b      	ldrb	r3, [r3, #0]
 8008b90:	011a      	lsls	r2, r3, #4
 8008b92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008b96:	4413      	add	r3, r2
 8008b98:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008ba0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ba4:	881b      	ldrh	r3, [r3, #0]
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008bb2:	801a      	strh	r2, [r3, #0]
 8008bb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	691b      	ldr	r3, [r3, #16]
 8008bc0:	2b3e      	cmp	r3, #62	@ 0x3e
 8008bc2:	d92b      	bls.n	8008c1c <USB_EPStartXfer+0x1008>
 8008bc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	691b      	ldr	r3, [r3, #16]
 8008bd0:	095b      	lsrs	r3, r3, #5
 8008bd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	f003 031f 	and.w	r3, r3, #31
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d104      	bne.n	8008bf4 <USB_EPStartXfer+0xfe0>
 8008bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008bf4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008bf8:	881b      	ldrh	r3, [r3, #0]
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	029b      	lsls	r3, r3, #10
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	4313      	orrs	r3, r2
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c12:	b29a      	uxth	r2, r3
 8008c14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c18:	801a      	strh	r2, [r3, #0]
 8008c1a:	e070      	b.n	8008cfe <USB_EPStartXfer+0x10ea>
 8008c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	691b      	ldr	r3, [r3, #16]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10c      	bne.n	8008c46 <USB_EPStartXfer+0x1032>
 8008c2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c30:	881b      	ldrh	r3, [r3, #0]
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c3c:	b29a      	uxth	r2, r3
 8008c3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c42:	801a      	strh	r2, [r3, #0]
 8008c44:	e05b      	b.n	8008cfe <USB_EPStartXfer+0x10ea>
 8008c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	085b      	lsrs	r3, r3, #1
 8008c54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	691b      	ldr	r3, [r3, #16]
 8008c64:	f003 0301 	and.w	r3, r3, #1
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d004      	beq.n	8008c76 <USB_EPStartXfer+0x1062>
 8008c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c70:	3301      	adds	r3, #1
 8008c72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c7a:	881b      	ldrh	r3, [r3, #0]
 8008c7c:	b29a      	uxth	r2, r3
 8008c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	029b      	lsls	r3, r3, #10
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c90:	801a      	strh	r2, [r3, #0]
 8008c92:	e034      	b.n	8008cfe <USB_EPStartXfer+0x10ea>
 8008c94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	785b      	ldrb	r3, [r3, #1]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d12c      	bne.n	8008cfe <USB_EPStartXfer+0x10ea>
 8008ca4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ca8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008cc8:	4413      	add	r3, r2
 8008cca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008cce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	781b      	ldrb	r3, [r3, #0]
 8008cda:	011a      	lsls	r2, r3, #4
 8008cdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ce6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008cea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	691b      	ldr	r3, [r3, #16]
 8008cf6:	b29a      	uxth	r2, r3
 8008cf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008cfc:	801a      	strh	r2, [r3, #0]
 8008cfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008d0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	785b      	ldrb	r3, [r3, #1]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f040 809d 	bne.w	8008e58 <USB_EPStartXfer+0x1244>
 8008d1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d3a:	b29b      	uxth	r3, r3
 8008d3c:	461a      	mov	r2, r3
 8008d3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d42:	4413      	add	r3, r2
 8008d44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	781b      	ldrb	r3, [r3, #0]
 8008d54:	011a      	lsls	r2, r3, #4
 8008d56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008d5a:	4413      	add	r3, r2
 8008d5c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008d60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d68:	881b      	ldrh	r3, [r3, #0]
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008d76:	801a      	strh	r2, [r3, #0]
 8008d78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d86:	d92b      	bls.n	8008de0 <USB_EPStartXfer+0x11cc>
 8008d88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	691b      	ldr	r3, [r3, #16]
 8008d94:	095b      	lsrs	r3, r3, #5
 8008d96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	f003 031f 	and.w	r3, r3, #31
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d104      	bne.n	8008db8 <USB_EPStartXfer+0x11a4>
 8008dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008db2:	3b01      	subs	r3, #1
 8008db4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008db8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008dbc:	881b      	ldrh	r3, [r3, #0]
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	029b      	lsls	r3, r3, #10
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dd6:	b29a      	uxth	r2, r3
 8008dd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ddc:	801a      	strh	r2, [r3, #0]
 8008dde:	e069      	b.n	8008eb4 <USB_EPStartXfer+0x12a0>
 8008de0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008de4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	691b      	ldr	r3, [r3, #16]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d10c      	bne.n	8008e0a <USB_EPStartXfer+0x11f6>
 8008df0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008df4:	881b      	ldrh	r3, [r3, #0]
 8008df6:	b29b      	uxth	r3, r3
 8008df8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e06:	801a      	strh	r2, [r3, #0]
 8008e08:	e054      	b.n	8008eb4 <USB_EPStartXfer+0x12a0>
 8008e0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	085b      	lsrs	r3, r3, #1
 8008e18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	691b      	ldr	r3, [r3, #16]
 8008e28:	f003 0301 	and.w	r3, r3, #1
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d004      	beq.n	8008e3a <USB_EPStartXfer+0x1226>
 8008e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e34:	3301      	adds	r3, #1
 8008e36:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	029b      	lsls	r3, r3, #10
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	b29a      	uxth	r2, r3
 8008e50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e54:	801a      	strh	r2, [r3, #0]
 8008e56:	e02d      	b.n	8008eb4 <USB_EPStartXfer+0x12a0>
 8008e58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	785b      	ldrb	r3, [r3, #1]
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d125      	bne.n	8008eb4 <USB_EPStartXfer+0x12a0>
 8008e68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	461a      	mov	r2, r3
 8008e7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008e7e:	4413      	add	r3, r2
 8008e80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008e84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	011a      	lsls	r2, r3, #4
 8008e92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008e96:	4413      	add	r3, r2
 8008e98:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008e9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ea0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ea4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	691b      	ldr	r3, [r3, #16]
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008eb2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008eb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	69db      	ldr	r3, [r3, #28]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f000 8218 	beq.w	80092f6 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008ec6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ed4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	009b      	lsls	r3, r3, #2
 8008ede:	4413      	add	r3, r2
 8008ee0:	881b      	ldrh	r3, [r3, #0]
 8008ee2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008ee6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d005      	beq.n	8008efe <USB_EPStartXfer+0x12ea>
 8008ef2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10d      	bne.n	8008f1a <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008efe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f040 81f5 	bne.w	80092f6 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008f0c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	f040 81ee 	bne.w	80092f6 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f22:	681a      	ldr	r2, [r3, #0]
 8008f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	781b      	ldrb	r3, [r3, #0]
 8008f30:	009b      	lsls	r3, r3, #2
 8008f32:	4413      	add	r3, r2
 8008f34:	881b      	ldrh	r3, [r3, #0]
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008f3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f40:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008f44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f48:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	441a      	add	r2, r3
 8008f5e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008f62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f6e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	8013      	strh	r3, [r2, #0]
 8008f76:	e1be      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008f78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	78db      	ldrb	r3, [r3, #3]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	f040 81b4 	bne.w	80092f2 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	699a      	ldr	r2, [r3, #24]
 8008f96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d917      	bls.n	8008fd6 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8008fa6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008faa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8008fb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699a      	ldr	r2, [r3, #24]
 8008fc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008fc6:	1ad2      	subs	r2, r2, r3
 8008fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	619a      	str	r2, [r3, #24]
 8008fd4:	e00e      	b.n	8008ff4 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8008fd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8008fe6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	785b      	ldrb	r3, [r3, #1]
 8009000:	2b00      	cmp	r3, #0
 8009002:	f040 8085 	bne.w	8009110 <USB_EPStartXfer+0x14fc>
 8009006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800900a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009014:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009018:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009022:	b29b      	uxth	r3, r3
 8009024:	461a      	mov	r2, r3
 8009026:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800902a:	4413      	add	r3, r2
 800902c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009030:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009034:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	011a      	lsls	r2, r3, #4
 800903e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009042:	4413      	add	r3, r2
 8009044:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009048:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800904c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009050:	881b      	ldrh	r3, [r3, #0]
 8009052:	b29b      	uxth	r3, r3
 8009054:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009058:	b29a      	uxth	r2, r3
 800905a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800905e:	801a      	strh	r2, [r3, #0]
 8009060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009064:	2b3e      	cmp	r3, #62	@ 0x3e
 8009066:	d923      	bls.n	80090b0 <USB_EPStartXfer+0x149c>
 8009068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800906c:	095b      	lsrs	r3, r3, #5
 800906e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009076:	f003 031f 	and.w	r3, r3, #31
 800907a:	2b00      	cmp	r3, #0
 800907c:	d104      	bne.n	8009088 <USB_EPStartXfer+0x1474>
 800907e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009082:	3b01      	subs	r3, #1
 8009084:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009088:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800908c:	881b      	ldrh	r3, [r3, #0]
 800908e:	b29a      	uxth	r2, r3
 8009090:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009094:	b29b      	uxth	r3, r3
 8009096:	029b      	lsls	r3, r3, #10
 8009098:	b29b      	uxth	r3, r3
 800909a:	4313      	orrs	r3, r2
 800909c:	b29b      	uxth	r3, r3
 800909e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090ac:	801a      	strh	r2, [r3, #0]
 80090ae:	e060      	b.n	8009172 <USB_EPStartXfer+0x155e>
 80090b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d10c      	bne.n	80090d2 <USB_EPStartXfer+0x14be>
 80090b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090bc:	881b      	ldrh	r3, [r3, #0]
 80090be:	b29b      	uxth	r3, r3
 80090c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090ce:	801a      	strh	r2, [r3, #0]
 80090d0:	e04f      	b.n	8009172 <USB_EPStartXfer+0x155e>
 80090d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090d6:	085b      	lsrs	r3, r3, #1
 80090d8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80090dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090e0:	f003 0301 	and.w	r3, r3, #1
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d004      	beq.n	80090f2 <USB_EPStartXfer+0x14de>
 80090e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090ec:	3301      	adds	r3, #1
 80090ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80090f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80090f6:	881b      	ldrh	r3, [r3, #0]
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090fe:	b29b      	uxth	r3, r3
 8009100:	029b      	lsls	r3, r3, #10
 8009102:	b29b      	uxth	r3, r3
 8009104:	4313      	orrs	r3, r2
 8009106:	b29a      	uxth	r2, r3
 8009108:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800910c:	801a      	strh	r2, [r3, #0]
 800910e:	e030      	b.n	8009172 <USB_EPStartXfer+0x155e>
 8009110:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009114:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	785b      	ldrb	r3, [r3, #1]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d128      	bne.n	8009172 <USB_EPStartXfer+0x155e>
 8009120:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009124:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800912e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009132:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800913c:	b29b      	uxth	r3, r3
 800913e:	461a      	mov	r2, r3
 8009140:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009144:	4413      	add	r3, r2
 8009146:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800914a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800914e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	011a      	lsls	r2, r3, #4
 8009158:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800915c:	4413      	add	r3, r2
 800915e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009162:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800916a:	b29a      	uxth	r2, r3
 800916c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009170:	801a      	strh	r2, [r3, #0]
 8009172:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009176:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009184:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	785b      	ldrb	r3, [r3, #1]
 800918c:	2b00      	cmp	r3, #0
 800918e:	f040 8085 	bne.w	800929c <USB_EPStartXfer+0x1688>
 8009192:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009196:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80091a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	461a      	mov	r2, r3
 80091b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80091b6:	4413      	add	r3, r2
 80091b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80091bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	011a      	lsls	r2, r3, #4
 80091ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80091ce:	4413      	add	r3, r2
 80091d0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80091d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80091dc:	881b      	ldrh	r3, [r3, #0]
 80091de:	b29b      	uxth	r3, r3
 80091e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091e4:	b29a      	uxth	r2, r3
 80091e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80091ea:	801a      	strh	r2, [r3, #0]
 80091ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091f0:	2b3e      	cmp	r3, #62	@ 0x3e
 80091f2:	d923      	bls.n	800923c <USB_EPStartXfer+0x1628>
 80091f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091f8:	095b      	lsrs	r3, r3, #5
 80091fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80091fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009202:	f003 031f 	and.w	r3, r3, #31
 8009206:	2b00      	cmp	r3, #0
 8009208:	d104      	bne.n	8009214 <USB_EPStartXfer+0x1600>
 800920a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800920e:	3b01      	subs	r3, #1
 8009210:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009214:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009218:	881b      	ldrh	r3, [r3, #0]
 800921a:	b29a      	uxth	r2, r3
 800921c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009220:	b29b      	uxth	r3, r3
 8009222:	029b      	lsls	r3, r3, #10
 8009224:	b29b      	uxth	r3, r3
 8009226:	4313      	orrs	r3, r2
 8009228:	b29b      	uxth	r3, r3
 800922a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800922e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009232:	b29a      	uxth	r2, r3
 8009234:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009238:	801a      	strh	r2, [r3, #0]
 800923a:	e05c      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
 800923c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009240:	2b00      	cmp	r3, #0
 8009242:	d10c      	bne.n	800925e <USB_EPStartXfer+0x164a>
 8009244:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009248:	881b      	ldrh	r3, [r3, #0]
 800924a:	b29b      	uxth	r3, r3
 800924c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009250:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009254:	b29a      	uxth	r2, r3
 8009256:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800925a:	801a      	strh	r2, [r3, #0]
 800925c:	e04b      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
 800925e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009262:	085b      	lsrs	r3, r3, #1
 8009264:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800926c:	f003 0301 	and.w	r3, r3, #1
 8009270:	2b00      	cmp	r3, #0
 8009272:	d004      	beq.n	800927e <USB_EPStartXfer+0x166a>
 8009274:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009278:	3301      	adds	r3, #1
 800927a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800927e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009282:	881b      	ldrh	r3, [r3, #0]
 8009284:	b29a      	uxth	r2, r3
 8009286:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800928a:	b29b      	uxth	r3, r3
 800928c:	029b      	lsls	r3, r3, #10
 800928e:	b29b      	uxth	r3, r3
 8009290:	4313      	orrs	r3, r2
 8009292:	b29a      	uxth	r2, r3
 8009294:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009298:	801a      	strh	r2, [r3, #0]
 800929a:	e02c      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
 800929c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	785b      	ldrb	r3, [r3, #1]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d124      	bne.n	80092f6 <USB_EPStartXfer+0x16e2>
 80092ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	461a      	mov	r2, r3
 80092be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80092c2:	4413      	add	r3, r2
 80092c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80092c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	011a      	lsls	r2, r3, #4
 80092d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80092da:	4413      	add	r3, r2
 80092dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80092e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80092ee:	801a      	strh	r2, [r3, #0]
 80092f0:	e001      	b.n	80092f6 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80092f2:	2301      	movs	r3, #1
 80092f4:	e03a      	b.n	800936c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80092f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	781b      	ldrb	r3, [r3, #0]
 800930c:	009b      	lsls	r3, r3, #2
 800930e:	4413      	add	r3, r2
 8009310:	881b      	ldrh	r3, [r3, #0]
 8009312:	b29b      	uxth	r3, r3
 8009314:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009318:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800931c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009320:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009324:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009328:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800932c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009330:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009334:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009338:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800933c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009346:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	441a      	add	r2, r3
 8009352:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800935a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800935e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009366:	b29b      	uxth	r3, r3
 8009368:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800936a:	2300      	movs	r3, #0
}
 800936c:	4618      	mov	r0, r3
 800936e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}

08009376 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009376:	b480      	push	{r7}
 8009378:	b085      	sub	sp, #20
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
 800937e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	785b      	ldrb	r3, [r3, #1]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d020      	beq.n	80093ca <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	4413      	add	r3, r2
 8009392:	881b      	ldrh	r3, [r3, #0]
 8009394:	b29b      	uxth	r3, r3
 8009396:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800939a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800939e:	81bb      	strh	r3, [r7, #12]
 80093a0:	89bb      	ldrh	r3, [r7, #12]
 80093a2:	f083 0310 	eor.w	r3, r3, #16
 80093a6:	81bb      	strh	r3, [r7, #12]
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	441a      	add	r2, r3
 80093b2:	89bb      	ldrh	r3, [r7, #12]
 80093b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	8013      	strh	r3, [r2, #0]
 80093c8:	e01f      	b.n	800940a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	009b      	lsls	r3, r3, #2
 80093d2:	4413      	add	r3, r2
 80093d4:	881b      	ldrh	r3, [r3, #0]
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80093dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093e0:	81fb      	strh	r3, [r7, #14]
 80093e2:	89fb      	ldrh	r3, [r7, #14]
 80093e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80093e8:	81fb      	strh	r3, [r7, #14]
 80093ea:	687a      	ldr	r2, [r7, #4]
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	441a      	add	r2, r3
 80093f4:	89fb      	ldrh	r3, [r7, #14]
 80093f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009406:	b29b      	uxth	r3, r3
 8009408:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800940a:	2300      	movs	r3, #0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3714      	adds	r7, #20
 8009410:	46bd      	mov	sp, r7
 8009412:	bc80      	pop	{r7}
 8009414:	4770      	bx	lr

08009416 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009416:	b480      	push	{r7}
 8009418:	b087      	sub	sp, #28
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
 800941e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	7b1b      	ldrb	r3, [r3, #12]
 8009424:	2b00      	cmp	r3, #0
 8009426:	f040 809d 	bne.w	8009564 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	785b      	ldrb	r3, [r3, #1]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d04c      	beq.n	80094cc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	881b      	ldrh	r3, [r3, #0]
 800943e:	823b      	strh	r3, [r7, #16]
 8009440:	8a3b      	ldrh	r3, [r7, #16]
 8009442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009446:	2b00      	cmp	r3, #0
 8009448:	d01b      	beq.n	8009482 <USB_EPClearStall+0x6c>
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	b29b      	uxth	r3, r3
 8009458:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800945c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009460:	81fb      	strh	r3, [r7, #14]
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	441a      	add	r2, r3
 800946c:	89fb      	ldrh	r3, [r7, #14]
 800946e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800947a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800947e:	b29b      	uxth	r3, r3
 8009480:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	78db      	ldrb	r3, [r3, #3]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d06c      	beq.n	8009564 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800948a:	687a      	ldr	r2, [r7, #4]
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	009b      	lsls	r3, r3, #2
 8009492:	4413      	add	r3, r2
 8009494:	881b      	ldrh	r3, [r3, #0]
 8009496:	b29b      	uxth	r3, r3
 8009498:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800949c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094a0:	81bb      	strh	r3, [r7, #12]
 80094a2:	89bb      	ldrh	r3, [r7, #12]
 80094a4:	f083 0320 	eor.w	r3, r3, #32
 80094a8:	81bb      	strh	r3, [r7, #12]
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	441a      	add	r2, r3
 80094b4:	89bb      	ldrh	r3, [r7, #12]
 80094b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80094ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80094be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80094c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	8013      	strh	r3, [r2, #0]
 80094ca:	e04b      	b.n	8009564 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	881b      	ldrh	r3, [r3, #0]
 80094d8:	82fb      	strh	r3, [r7, #22]
 80094da:	8afb      	ldrh	r3, [r7, #22]
 80094dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d01b      	beq.n	800951c <USB_EPClearStall+0x106>
 80094e4:	687a      	ldr	r2, [r7, #4]
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	4413      	add	r3, r2
 80094ee:	881b      	ldrh	r3, [r3, #0]
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094fa:	82bb      	strh	r3, [r7, #20]
 80094fc:	687a      	ldr	r2, [r7, #4]
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	441a      	add	r2, r3
 8009506:	8abb      	ldrh	r3, [r7, #20]
 8009508:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800950c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009510:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009518:	b29b      	uxth	r3, r3
 800951a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	4413      	add	r3, r2
 8009526:	881b      	ldrh	r3, [r3, #0]
 8009528:	b29b      	uxth	r3, r3
 800952a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800952e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009532:	827b      	strh	r3, [r7, #18]
 8009534:	8a7b      	ldrh	r3, [r7, #18]
 8009536:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800953a:	827b      	strh	r3, [r7, #18]
 800953c:	8a7b      	ldrh	r3, [r7, #18]
 800953e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009542:	827b      	strh	r3, [r7, #18]
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	441a      	add	r2, r3
 800954e:	8a7b      	ldrh	r3, [r7, #18]
 8009550:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009554:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009558:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800955c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009560:	b29b      	uxth	r3, r3
 8009562:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	371c      	adds	r7, #28
 800956a:	46bd      	mov	sp, r7
 800956c:	bc80      	pop	{r7}
 800956e:	4770      	bx	lr

08009570 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800957c:	78fb      	ldrb	r3, [r7, #3]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d103      	bne.n	800958a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2280      	movs	r2, #128	@ 0x80
 8009586:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800958a:	2300      	movs	r3, #0
}
 800958c:	4618      	mov	r0, r3
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	bc80      	pop	{r7}
 8009594:	4770      	bx	lr

08009596 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009596:	b480      	push	{r7}
 8009598:	b083      	sub	sp, #12
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800959e:	2300      	movs	r3, #0
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	370c      	adds	r7, #12
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bc80      	pop	{r7}
 80095a8:	4770      	bx	lr

080095aa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80095aa:	b480      	push	{r7}
 80095ac:	b083      	sub	sp, #12
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80095b2:	2300      	movs	r3, #0
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	370c      	adds	r7, #12
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bc80      	pop	{r7}
 80095bc:	4770      	bx	lr

080095be <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80095be:	b480      	push	{r7}
 80095c0:	b085      	sub	sp, #20
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80095d0:	68fb      	ldr	r3, [r7, #12]
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3714      	adds	r7, #20
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bc80      	pop	{r7}
 80095da:	4770      	bx	lr

080095dc <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bc80      	pop	{r7}
 80095f0:	4770      	bx	lr

080095f2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b08b      	sub	sp, #44	@ 0x2c
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	60f8      	str	r0, [r7, #12]
 80095fa:	60b9      	str	r1, [r7, #8]
 80095fc:	4611      	mov	r1, r2
 80095fe:	461a      	mov	r2, r3
 8009600:	460b      	mov	r3, r1
 8009602:	80fb      	strh	r3, [r7, #6]
 8009604:	4613      	mov	r3, r2
 8009606:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009608:	88bb      	ldrh	r3, [r7, #4]
 800960a:	3301      	adds	r3, #1
 800960c:	085b      	lsrs	r3, r3, #1
 800960e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009618:	88fb      	ldrh	r3, [r7, #6]
 800961a:	005a      	lsls	r2, r3, #1
 800961c:	697b      	ldr	r3, [r7, #20]
 800961e:	4413      	add	r3, r2
 8009620:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009624:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009626:	69bb      	ldr	r3, [r7, #24]
 8009628:	627b      	str	r3, [r7, #36]	@ 0x24
 800962a:	e01f      	b.n	800966c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	781b      	ldrb	r3, [r3, #0]
 8009630:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	3301      	adds	r3, #1
 8009636:	781b      	ldrb	r3, [r3, #0]
 8009638:	b21b      	sxth	r3, r3
 800963a:	021b      	lsls	r3, r3, #8
 800963c:	b21a      	sxth	r2, r3
 800963e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009642:	4313      	orrs	r3, r2
 8009644:	b21b      	sxth	r3, r3
 8009646:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009648:	6a3b      	ldr	r3, [r7, #32]
 800964a:	8a7a      	ldrh	r2, [r7, #18]
 800964c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800964e:	6a3b      	ldr	r3, [r7, #32]
 8009650:	3302      	adds	r3, #2
 8009652:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009654:	6a3b      	ldr	r3, [r7, #32]
 8009656:	3302      	adds	r3, #2
 8009658:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800965a:	69fb      	ldr	r3, [r7, #28]
 800965c:	3301      	adds	r3, #1
 800965e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009660:	69fb      	ldr	r3, [r7, #28]
 8009662:	3301      	adds	r3, #1
 8009664:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009668:	3b01      	subs	r3, #1
 800966a:	627b      	str	r3, [r7, #36]	@ 0x24
 800966c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966e:	2b00      	cmp	r3, #0
 8009670:	d1dc      	bne.n	800962c <USB_WritePMA+0x3a>
  }
}
 8009672:	bf00      	nop
 8009674:	bf00      	nop
 8009676:	372c      	adds	r7, #44	@ 0x2c
 8009678:	46bd      	mov	sp, r7
 800967a:	bc80      	pop	{r7}
 800967c:	4770      	bx	lr

0800967e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800967e:	b480      	push	{r7}
 8009680:	b08b      	sub	sp, #44	@ 0x2c
 8009682:	af00      	add	r7, sp, #0
 8009684:	60f8      	str	r0, [r7, #12]
 8009686:	60b9      	str	r1, [r7, #8]
 8009688:	4611      	mov	r1, r2
 800968a:	461a      	mov	r2, r3
 800968c:	460b      	mov	r3, r1
 800968e:	80fb      	strh	r3, [r7, #6]
 8009690:	4613      	mov	r3, r2
 8009692:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009694:	88bb      	ldrh	r3, [r7, #4]
 8009696:	085b      	lsrs	r3, r3, #1
 8009698:	b29b      	uxth	r3, r3
 800969a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80096a4:	88fb      	ldrh	r3, [r7, #6]
 80096a6:	005a      	lsls	r2, r3, #1
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	4413      	add	r3, r2
 80096ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80096b0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80096b6:	e01b      	b.n	80096f0 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80096b8:	6a3b      	ldr	r3, [r7, #32]
 80096ba:	881b      	ldrh	r3, [r3, #0]
 80096bc:	b29b      	uxth	r3, r3
 80096be:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	3302      	adds	r3, #2
 80096c4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	b2da      	uxtb	r2, r3
 80096ca:	69fb      	ldr	r3, [r7, #28]
 80096cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	3301      	adds	r3, #1
 80096d2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	0a1b      	lsrs	r3, r3, #8
 80096d8:	b2da      	uxtb	r2, r3
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80096de:	69fb      	ldr	r3, [r7, #28]
 80096e0:	3301      	adds	r3, #1
 80096e2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80096e4:	6a3b      	ldr	r3, [r7, #32]
 80096e6:	3302      	adds	r3, #2
 80096e8:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80096ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ec:	3b01      	subs	r3, #1
 80096ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80096f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d1e0      	bne.n	80096b8 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80096f6:	88bb      	ldrh	r3, [r7, #4]
 80096f8:	f003 0301 	and.w	r3, r3, #1
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d007      	beq.n	8009712 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	881b      	ldrh	r3, [r3, #0]
 8009706:	b29b      	uxth	r3, r3
 8009708:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	b2da      	uxtb	r2, r3
 800970e:	69fb      	ldr	r3, [r7, #28]
 8009710:	701a      	strb	r2, [r3, #0]
  }
}
 8009712:	bf00      	nop
 8009714:	372c      	adds	r7, #44	@ 0x2c
 8009716:	46bd      	mov	sp, r7
 8009718:	bc80      	pop	{r7}
 800971a:	4770      	bx	lr

0800971c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	460b      	mov	r3, r1
 8009726:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009728:	2300      	movs	r3, #0
 800972a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	7c1b      	ldrb	r3, [r3, #16]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d115      	bne.n	8009760 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009734:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009738:	2202      	movs	r2, #2
 800973a:	2181      	movs	r1, #129	@ 0x81
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f001 fe9c 	bl	800b47a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2201      	movs	r2, #1
 8009746:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009748:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800974c:	2202      	movs	r2, #2
 800974e:	2101      	movs	r1, #1
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f001 fe92 	bl	800b47a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2201      	movs	r2, #1
 800975a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 800975e:	e012      	b.n	8009786 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009760:	2340      	movs	r3, #64	@ 0x40
 8009762:	2202      	movs	r2, #2
 8009764:	2181      	movs	r1, #129	@ 0x81
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	f001 fe87 	bl	800b47a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009772:	2340      	movs	r3, #64	@ 0x40
 8009774:	2202      	movs	r2, #2
 8009776:	2101      	movs	r1, #1
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f001 fe7e 	bl	800b47a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2201      	movs	r2, #1
 8009782:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009786:	2308      	movs	r3, #8
 8009788:	2203      	movs	r2, #3
 800978a:	2182      	movs	r1, #130	@ 0x82
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f001 fe74 	bl	800b47a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2201      	movs	r2, #1
 8009796:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009798:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800979c:	f001 ff94 	bl	800b6c8 <USBD_static_malloc>
 80097a0:	4602      	mov	r2, r0
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d102      	bne.n	80097b8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80097b2:	2301      	movs	r3, #1
 80097b4:	73fb      	strb	r3, [r7, #15]
 80097b6:	e026      	b.n	8009806 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80097be:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	2200      	movs	r2, #0
 80097d6:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	7c1b      	ldrb	r3, [r3, #16]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d109      	bne.n	80097f6 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80097e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80097ec:	2101      	movs	r1, #1
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f001 ff33 	bl	800b65a <USBD_LL_PrepareReceive>
 80097f4:	e007      	b.n	8009806 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80097fc:	2340      	movs	r3, #64	@ 0x40
 80097fe:	2101      	movs	r1, #1
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f001 ff2a 	bl	800b65a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009806:	7bfb      	ldrb	r3, [r7, #15]
}
 8009808:	4618      	mov	r0, r3
 800980a:	3710      	adds	r7, #16
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b084      	sub	sp, #16
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	460b      	mov	r3, r1
 800981a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800981c:	2300      	movs	r3, #0
 800981e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009820:	2181      	movs	r1, #129	@ 0x81
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f001 fe4f 	bl	800b4c6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2200      	movs	r2, #0
 800982c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800982e:	2101      	movs	r1, #1
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f001 fe48 	bl	800b4c6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2200      	movs	r2, #0
 800983a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800983e:	2182      	movs	r1, #130	@ 0x82
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f001 fe40 	bl	800b4c6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009852:	2b00      	cmp	r3, #0
 8009854:	d00e      	beq.n	8009874 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800985c:	685b      	ldr	r3, [r3, #4]
 800985e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009866:	4618      	mov	r0, r3
 8009868:	f001 ff3a 	bl	800b6e0 <USBD_static_free>
    pdev->pClassData = NULL;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8009874:	7bfb      	ldrb	r3, [r7, #15]
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800987e:	b580      	push	{r7, lr}
 8009880:	b086      	sub	sp, #24
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
 8009886:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800988e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009890:	2300      	movs	r3, #0
 8009892:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009894:	2300      	movs	r3, #0
 8009896:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009898:	2300      	movs	r3, #0
 800989a:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d039      	beq.n	800991c <USBD_CDC_Setup+0x9e>
 80098a8:	2b20      	cmp	r3, #32
 80098aa:	d17f      	bne.n	80099ac <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	88db      	ldrh	r3, [r3, #6]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d029      	beq.n	8009908 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	b25b      	sxtb	r3, r3
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	da11      	bge.n	80098e2 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80098c4:	689b      	ldr	r3, [r3, #8]
 80098c6:	683a      	ldr	r2, [r7, #0]
 80098c8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80098ca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	88d2      	ldrh	r2, [r2, #6]
 80098d0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80098d2:	6939      	ldr	r1, [r7, #16]
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	88db      	ldrh	r3, [r3, #6]
 80098d8:	461a      	mov	r2, r3
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f001 fa06 	bl	800acec <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80098e0:	e06b      	b.n	80099ba <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	785a      	ldrb	r2, [r3, #1]
 80098e6:	693b      	ldr	r3, [r7, #16]
 80098e8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	88db      	ldrh	r3, [r3, #6]
 80098f0:	b2da      	uxtb	r2, r3
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80098f8:	6939      	ldr	r1, [r7, #16]
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	88db      	ldrh	r3, [r3, #6]
 80098fe:	461a      	mov	r2, r3
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f001 fa21 	bl	800ad48 <USBD_CtlPrepareRx>
      break;
 8009906:	e058      	b.n	80099ba <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	683a      	ldr	r2, [r7, #0]
 8009912:	7850      	ldrb	r0, [r2, #1]
 8009914:	2200      	movs	r2, #0
 8009916:	6839      	ldr	r1, [r7, #0]
 8009918:	4798      	blx	r3
      break;
 800991a:	e04e      	b.n	80099ba <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	785b      	ldrb	r3, [r3, #1]
 8009920:	2b0b      	cmp	r3, #11
 8009922:	d02e      	beq.n	8009982 <USBD_CDC_Setup+0x104>
 8009924:	2b0b      	cmp	r3, #11
 8009926:	dc38      	bgt.n	800999a <USBD_CDC_Setup+0x11c>
 8009928:	2b00      	cmp	r3, #0
 800992a:	d002      	beq.n	8009932 <USBD_CDC_Setup+0xb4>
 800992c:	2b0a      	cmp	r3, #10
 800992e:	d014      	beq.n	800995a <USBD_CDC_Setup+0xdc>
 8009930:	e033      	b.n	800999a <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009938:	2b03      	cmp	r3, #3
 800993a:	d107      	bne.n	800994c <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800993c:	f107 030c 	add.w	r3, r7, #12
 8009940:	2202      	movs	r2, #2
 8009942:	4619      	mov	r1, r3
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f001 f9d1 	bl	800acec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800994a:	e02e      	b.n	80099aa <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f001 f962 	bl	800ac18 <USBD_CtlError>
            ret = USBD_FAIL;
 8009954:	2302      	movs	r3, #2
 8009956:	75fb      	strb	r3, [r7, #23]
          break;
 8009958:	e027      	b.n	80099aa <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009960:	2b03      	cmp	r3, #3
 8009962:	d107      	bne.n	8009974 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009964:	f107 030f 	add.w	r3, r7, #15
 8009968:	2201      	movs	r2, #1
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f001 f9bd 	bl	800acec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009972:	e01a      	b.n	80099aa <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009974:	6839      	ldr	r1, [r7, #0]
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f001 f94e 	bl	800ac18 <USBD_CtlError>
            ret = USBD_FAIL;
 800997c:	2302      	movs	r3, #2
 800997e:	75fb      	strb	r3, [r7, #23]
          break;
 8009980:	e013      	b.n	80099aa <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009988:	2b03      	cmp	r3, #3
 800998a:	d00d      	beq.n	80099a8 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 800998c:	6839      	ldr	r1, [r7, #0]
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f001 f942 	bl	800ac18 <USBD_CtlError>
            ret = USBD_FAIL;
 8009994:	2302      	movs	r3, #2
 8009996:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009998:	e006      	b.n	80099a8 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 800999a:	6839      	ldr	r1, [r7, #0]
 800999c:	6878      	ldr	r0, [r7, #4]
 800999e:	f001 f93b 	bl	800ac18 <USBD_CtlError>
          ret = USBD_FAIL;
 80099a2:	2302      	movs	r3, #2
 80099a4:	75fb      	strb	r3, [r7, #23]
          break;
 80099a6:	e000      	b.n	80099aa <USBD_CDC_Setup+0x12c>
          break;
 80099a8:	bf00      	nop
      }
      break;
 80099aa:	e006      	b.n	80099ba <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80099ac:	6839      	ldr	r1, [r7, #0]
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f001 f932 	bl	800ac18 <USBD_CtlError>
      ret = USBD_FAIL;
 80099b4:	2302      	movs	r3, #2
 80099b6:	75fb      	strb	r3, [r7, #23]
      break;
 80099b8:	bf00      	nop
  }

  return ret;
 80099ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3718      	adds	r7, #24
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	460b      	mov	r3, r1
 80099ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099d6:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80099de:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d03a      	beq.n	8009a60 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80099ea:	78fa      	ldrb	r2, [r7, #3]
 80099ec:	6879      	ldr	r1, [r7, #4]
 80099ee:	4613      	mov	r3, r2
 80099f0:	009b      	lsls	r3, r3, #2
 80099f2:	4413      	add	r3, r2
 80099f4:	009b      	lsls	r3, r3, #2
 80099f6:	440b      	add	r3, r1
 80099f8:	331c      	adds	r3, #28
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d029      	beq.n	8009a54 <USBD_CDC_DataIn+0x90>
 8009a00:	78fa      	ldrb	r2, [r7, #3]
 8009a02:	6879      	ldr	r1, [r7, #4]
 8009a04:	4613      	mov	r3, r2
 8009a06:	009b      	lsls	r3, r3, #2
 8009a08:	4413      	add	r3, r2
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	440b      	add	r3, r1
 8009a0e:	331c      	adds	r3, #28
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	78f9      	ldrb	r1, [r7, #3]
 8009a14:	68b8      	ldr	r0, [r7, #8]
 8009a16:	460b      	mov	r3, r1
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	440b      	add	r3, r1
 8009a1c:	00db      	lsls	r3, r3, #3
 8009a1e:	4403      	add	r3, r0
 8009a20:	3320      	adds	r3, #32
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	fbb2 f1f3 	udiv	r1, r2, r3
 8009a28:	fb01 f303 	mul.w	r3, r1, r3
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d110      	bne.n	8009a54 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009a32:	78fa      	ldrb	r2, [r7, #3]
 8009a34:	6879      	ldr	r1, [r7, #4]
 8009a36:	4613      	mov	r3, r2
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	4413      	add	r3, r2
 8009a3c:	009b      	lsls	r3, r3, #2
 8009a3e:	440b      	add	r3, r1
 8009a40:	331c      	adds	r3, #28
 8009a42:	2200      	movs	r2, #0
 8009a44:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009a46:	78f9      	ldrb	r1, [r7, #3]
 8009a48:	2300      	movs	r3, #0
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f001 fde1 	bl	800b614 <USBD_LL_Transmit>
 8009a52:	e003      	b.n	8009a5c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	e000      	b.n	8009a62 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009a60:	2302      	movs	r3, #2
  }
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	3710      	adds	r7, #16
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}

08009a6a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a6a:	b580      	push	{r7, lr}
 8009a6c:	b084      	sub	sp, #16
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	6078      	str	r0, [r7, #4]
 8009a72:	460b      	mov	r3, r1
 8009a74:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a7c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009a7e:	78fb      	ldrb	r3, [r7, #3]
 8009a80:	4619      	mov	r1, r3
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f001 fe0c 	bl	800b6a0 <USBD_LL_GetRxDataSize>
 8009a88:	4602      	mov	r2, r0
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00d      	beq.n	8009ab6 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009aa8:	68fa      	ldr	r2, [r7, #12]
 8009aaa:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009aae:	4611      	mov	r1, r2
 8009ab0:	4798      	blx	r3

    return USBD_OK;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	e000      	b.n	8009ab8 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009ab6:	2302      	movs	r3, #2
  }
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ace:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d014      	beq.n	8009b04 <USBD_CDC_EP0_RxReady+0x44>
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009ae0:	2bff      	cmp	r3, #255	@ 0xff
 8009ae2:	d00f      	beq.n	8009b04 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	68fa      	ldr	r2, [r7, #12]
 8009aee:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009af2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009af4:	68fa      	ldr	r2, [r7, #12]
 8009af6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009afa:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	22ff      	movs	r2, #255	@ 0xff
 8009b00:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8009b04:	2300      	movs	r3, #0
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	3710      	adds	r7, #16
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bd80      	pop	{r7, pc}
	...

08009b10 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2243      	movs	r2, #67	@ 0x43
 8009b1c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009b1e:	4b03      	ldr	r3, [pc, #12]	@ (8009b2c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bc80      	pop	{r7}
 8009b28:	4770      	bx	lr
 8009b2a:	bf00      	nop
 8009b2c:	20000094 	.word	0x20000094

08009b30 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009b30:	b480      	push	{r7}
 8009b32:	b083      	sub	sp, #12
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2243      	movs	r2, #67	@ 0x43
 8009b3c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009b3e:	4b03      	ldr	r3, [pc, #12]	@ (8009b4c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bc80      	pop	{r7}
 8009b48:	4770      	bx	lr
 8009b4a:	bf00      	nop
 8009b4c:	20000050 	.word	0x20000050

08009b50 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009b50:	b480      	push	{r7}
 8009b52:	b083      	sub	sp, #12
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2243      	movs	r2, #67	@ 0x43
 8009b5c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009b5e:	4b03      	ldr	r3, [pc, #12]	@ (8009b6c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	370c      	adds	r7, #12
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bc80      	pop	{r7}
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	200000d8 	.word	0x200000d8

08009b70 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	220a      	movs	r2, #10
 8009b7c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009b7e:	4b03      	ldr	r3, [pc, #12]	@ (8009b8c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	370c      	adds	r7, #12
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bc80      	pop	{r7}
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	2000000c 	.word	0x2000000c

08009b90 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b085      	sub	sp, #20
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009b9a:	2302      	movs	r3, #2
 8009b9c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d005      	beq.n	8009bb0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	683a      	ldr	r2, [r7, #0]
 8009ba8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8009bac:	2300      	movs	r3, #0
 8009bae:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3714      	adds	r7, #20
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bc80      	pop	{r7}
 8009bba:	4770      	bx	lr

08009bbc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	b087      	sub	sp, #28
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	60f8      	str	r0, [r7, #12]
 8009bc4:	60b9      	str	r1, [r7, #8]
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bd0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	68ba      	ldr	r2, [r7, #8]
 8009bd6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009bda:	88fa      	ldrh	r2, [r7, #6]
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	371c      	adds	r7, #28
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bc80      	pop	{r7}
 8009bec:	4770      	bx	lr

08009bee <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009bee:	b480      	push	{r7}
 8009bf0:	b085      	sub	sp, #20
 8009bf2:	af00      	add	r7, sp, #0
 8009bf4:	6078      	str	r0, [r7, #4]
 8009bf6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bfe:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	683a      	ldr	r2, [r7, #0]
 8009c04:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3714      	adds	r7, #20
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bc80      	pop	{r7}
 8009c12:	4770      	bx	lr

08009c14 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c22:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d01c      	beq.n	8009c68 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d115      	bne.n	8009c64 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2201      	movs	r2, #1
 8009c3c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	2181      	movs	r1, #129	@ 0x81
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f001 fcda 	bl	800b614 <USBD_LL_Transmit>

      return USBD_OK;
 8009c60:	2300      	movs	r3, #0
 8009c62:	e002      	b.n	8009c6a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009c64:	2301      	movs	r3, #1
 8009c66:	e000      	b.n	8009c6a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009c68:	2302      	movs	r3, #2
  }
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}

08009c72 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009c72:	b580      	push	{r7, lr}
 8009c74:	b084      	sub	sp, #16
 8009c76:	af00      	add	r7, sp, #0
 8009c78:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c80:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d017      	beq.n	8009cbc <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	7c1b      	ldrb	r3, [r3, #16]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d109      	bne.n	8009ca8 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009c9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c9e:	2101      	movs	r1, #1
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f001 fcda 	bl	800b65a <USBD_LL_PrepareReceive>
 8009ca6:	e007      	b.n	8009cb8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009cae:	2340      	movs	r3, #64	@ 0x40
 8009cb0:	2101      	movs	r1, #1
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f001 fcd1 	bl	800b65a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	e000      	b.n	8009cbe <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009cbc:	2302      	movs	r3, #2
  }
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b084      	sub	sp, #16
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	60f8      	str	r0, [r7, #12]
 8009cce:	60b9      	str	r1, [r7, #8]
 8009cd0:	4613      	mov	r3, r2
 8009cd2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d101      	bne.n	8009cde <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009cda:	2302      	movs	r3, #2
 8009cdc:	e01a      	b.n	8009d14 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d003      	beq.n	8009cf0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d003      	beq.n	8009cfe <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2201      	movs	r2, #1
 8009d02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	79fa      	ldrb	r2, [r7, #7]
 8009d0a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009d0c:	68f8      	ldr	r0, [r7, #12]
 8009d0e:	f001 fb3f 	bl	800b390 <USBD_LL_Init>

  return USBD_OK;
 8009d12:	2300      	movs	r3, #0
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3710      	adds	r7, #16
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	b085      	sub	sp, #20
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009d26:	2300      	movs	r3, #0
 8009d28:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d006      	beq.n	8009d3e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	683a      	ldr	r2, [r7, #0]
 8009d34:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	73fb      	strb	r3, [r7, #15]
 8009d3c:	e001      	b.n	8009d42 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009d3e:	2302      	movs	r3, #2
 8009d40:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3714      	adds	r7, #20
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bc80      	pop	{r7}
 8009d4c:	4770      	bx	lr

08009d4e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b082      	sub	sp, #8
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f001 fb74 	bl	800b444 <USBD_LL_Start>

  return USBD_OK;
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3708      	adds	r7, #8
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}

08009d66 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
 8009d6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	370c      	adds	r7, #12
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bc80      	pop	{r7}
 8009d78:	4770      	bx	lr

08009d7a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b084      	sub	sp, #16
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
 8009d82:	460b      	mov	r3, r1
 8009d84:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009d86:	2302      	movs	r3, #2
 8009d88:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00c      	beq.n	8009dae <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	78fa      	ldrb	r2, [r7, #3]
 8009d9e:	4611      	mov	r1, r2
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	4798      	blx	r3
 8009da4:	4603      	mov	r3, r0
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d101      	bne.n	8009dae <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009daa:	2300      	movs	r3, #0
 8009dac:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8009db0:	4618      	mov	r0, r3
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	78fa      	ldrb	r2, [r7, #3]
 8009dce:	4611      	mov	r1, r2
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	4798      	blx	r3

  return USBD_OK;
 8009dd4:	2300      	movs	r3, #0
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3708      	adds	r7, #8
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}

08009dde <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009dde:	b580      	push	{r7, lr}
 8009de0:	b082      	sub	sp, #8
 8009de2:	af00      	add	r7, sp, #0
 8009de4:	6078      	str	r0, [r7, #4]
 8009de6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009dee:	6839      	ldr	r1, [r7, #0]
 8009df0:	4618      	mov	r0, r3
 8009df2:	f000 fed8 	bl	800aba6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2201      	movs	r2, #1
 8009dfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009e04:	461a      	mov	r2, r3
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009e12:	f003 031f 	and.w	r3, r3, #31
 8009e16:	2b02      	cmp	r3, #2
 8009e18:	d016      	beq.n	8009e48 <USBD_LL_SetupStage+0x6a>
 8009e1a:	2b02      	cmp	r3, #2
 8009e1c:	d81c      	bhi.n	8009e58 <USBD_LL_SetupStage+0x7a>
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d002      	beq.n	8009e28 <USBD_LL_SetupStage+0x4a>
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d008      	beq.n	8009e38 <USBD_LL_SetupStage+0x5a>
 8009e26:	e017      	b.n	8009e58 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009e2e:	4619      	mov	r1, r3
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 f9cb 	bl	800a1cc <USBD_StdDevReq>
      break;
 8009e36:	e01a      	b.n	8009e6e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009e3e:	4619      	mov	r1, r3
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 fa2d 	bl	800a2a0 <USBD_StdItfReq>
      break;
 8009e46:	e012      	b.n	8009e6e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009e4e:	4619      	mov	r1, r3
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 fa6d 	bl	800a330 <USBD_StdEPReq>
      break;
 8009e56:	e00a      	b.n	8009e6e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009e5e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	4619      	mov	r1, r3
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f001 fb4c 	bl	800b504 <USBD_LL_StallEP>
      break;
 8009e6c:	bf00      	nop
  }

  return USBD_OK;
 8009e6e:	2300      	movs	r3, #0
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3708      	adds	r7, #8
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b086      	sub	sp, #24
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	60f8      	str	r0, [r7, #12]
 8009e80:	460b      	mov	r3, r1
 8009e82:	607a      	str	r2, [r7, #4]
 8009e84:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009e86:	7afb      	ldrb	r3, [r7, #11]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d14b      	bne.n	8009f24 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009e92:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e9a:	2b03      	cmp	r3, #3
 8009e9c:	d134      	bne.n	8009f08 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e9e:	697b      	ldr	r3, [r7, #20]
 8009ea0:	68da      	ldr	r2, [r3, #12]
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	691b      	ldr	r3, [r3, #16]
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d919      	bls.n	8009ede <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009eaa:	697b      	ldr	r3, [r7, #20]
 8009eac:	68da      	ldr	r2, [r3, #12]
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	691b      	ldr	r3, [r3, #16]
 8009eb2:	1ad2      	subs	r2, r2, r3
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	68da      	ldr	r2, [r3, #12]
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d203      	bcs.n	8009ecc <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	e002      	b.n	8009ed2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	6879      	ldr	r1, [r7, #4]
 8009ed6:	68f8      	ldr	r0, [r7, #12]
 8009ed8:	f000 ff54 	bl	800ad84 <USBD_CtlContinueRx>
 8009edc:	e038      	b.n	8009f50 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00a      	beq.n	8009f00 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009ef0:	2b03      	cmp	r3, #3
 8009ef2:	d105      	bne.n	8009f00 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009efa:	691b      	ldr	r3, [r3, #16]
 8009efc:	68f8      	ldr	r0, [r7, #12]
 8009efe:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009f00:	68f8      	ldr	r0, [r7, #12]
 8009f02:	f000 ff51 	bl	800ada8 <USBD_CtlSendStatus>
 8009f06:	e023      	b.n	8009f50 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f0e:	2b05      	cmp	r3, #5
 8009f10:	d11e      	bne.n	8009f50 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009f1a:	2100      	movs	r1, #0
 8009f1c:	68f8      	ldr	r0, [r7, #12]
 8009f1e:	f001 faf1 	bl	800b504 <USBD_LL_StallEP>
 8009f22:	e015      	b.n	8009f50 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f2a:	699b      	ldr	r3, [r3, #24]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d00d      	beq.n	8009f4c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d108      	bne.n	8009f4c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f40:	699b      	ldr	r3, [r3, #24]
 8009f42:	7afa      	ldrb	r2, [r7, #11]
 8009f44:	4611      	mov	r1, r2
 8009f46:	68f8      	ldr	r0, [r7, #12]
 8009f48:	4798      	blx	r3
 8009f4a:	e001      	b.n	8009f50 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	e000      	b.n	8009f52 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009f50:	2300      	movs	r3, #0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3718      	adds	r7, #24
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b086      	sub	sp, #24
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	60f8      	str	r0, [r7, #12]
 8009f62:	460b      	mov	r3, r1
 8009f64:	607a      	str	r2, [r7, #4]
 8009f66:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009f68:	7afb      	ldrb	r3, [r7, #11]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d17f      	bne.n	800a06e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	3314      	adds	r3, #20
 8009f72:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d15c      	bne.n	800a038 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	68da      	ldr	r2, [r3, #12]
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	691b      	ldr	r3, [r3, #16]
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d915      	bls.n	8009fb6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	68da      	ldr	r2, [r3, #12]
 8009f8e:	697b      	ldr	r3, [r7, #20]
 8009f90:	691b      	ldr	r3, [r3, #16]
 8009f92:	1ad2      	subs	r2, r2, r3
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	b29b      	uxth	r3, r3
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	6879      	ldr	r1, [r7, #4]
 8009fa2:	68f8      	ldr	r0, [r7, #12]
 8009fa4:	f000 febe 	bl	800ad24 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009fa8:	2300      	movs	r3, #0
 8009faa:	2200      	movs	r2, #0
 8009fac:	2100      	movs	r1, #0
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f001 fb53 	bl	800b65a <USBD_LL_PrepareReceive>
 8009fb4:	e04e      	b.n	800a054 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009fb6:	697b      	ldr	r3, [r7, #20]
 8009fb8:	689b      	ldr	r3, [r3, #8]
 8009fba:	697a      	ldr	r2, [r7, #20]
 8009fbc:	6912      	ldr	r2, [r2, #16]
 8009fbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8009fc2:	fb01 f202 	mul.w	r2, r1, r2
 8009fc6:	1a9b      	subs	r3, r3, r2
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d11c      	bne.n	800a006 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	689a      	ldr	r2, [r3, #8]
 8009fd0:	697b      	ldr	r3, [r7, #20]
 8009fd2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d316      	bcc.n	800a006 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	689a      	ldr	r2, [r3, #8]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d20f      	bcs.n	800a006 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	2100      	movs	r1, #0
 8009fea:	68f8      	ldr	r0, [r7, #12]
 8009fec:	f000 fe9a 	bl	800ad24 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	2100      	movs	r1, #0
 8009ffe:	68f8      	ldr	r0, [r7, #12]
 800a000:	f001 fb2b 	bl	800b65a <USBD_LL_PrepareReceive>
 800a004:	e026      	b.n	800a054 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a00c:	68db      	ldr	r3, [r3, #12]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00a      	beq.n	800a028 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a018:	2b03      	cmp	r3, #3
 800a01a:	d105      	bne.n	800a028 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	68f8      	ldr	r0, [r7, #12]
 800a026:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a028:	2180      	movs	r1, #128	@ 0x80
 800a02a:	68f8      	ldr	r0, [r7, #12]
 800a02c:	f001 fa6a 	bl	800b504 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a030:	68f8      	ldr	r0, [r7, #12]
 800a032:	f000 fecc 	bl	800adce <USBD_CtlReceiveStatus>
 800a036:	e00d      	b.n	800a054 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a03e:	2b04      	cmp	r3, #4
 800a040:	d004      	beq.n	800a04c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d103      	bne.n	800a054 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a04c:	2180      	movs	r1, #128	@ 0x80
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f001 fa58 	bl	800b504 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d11d      	bne.n	800a09a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f7ff fe81 	bl	8009d66 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	2200      	movs	r2, #0
 800a068:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a06c:	e015      	b.n	800a09a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a074:	695b      	ldr	r3, [r3, #20]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00d      	beq.n	800a096 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a080:	2b03      	cmp	r3, #3
 800a082:	d108      	bne.n	800a096 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a08a:	695b      	ldr	r3, [r3, #20]
 800a08c:	7afa      	ldrb	r2, [r7, #11]
 800a08e:	4611      	mov	r1, r2
 800a090:	68f8      	ldr	r0, [r7, #12]
 800a092:	4798      	blx	r3
 800a094:	e001      	b.n	800a09a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a096:	2302      	movs	r3, #2
 800a098:	e000      	b.n	800a09c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a09a:	2300      	movs	r3, #0
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3718      	adds	r7, #24
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}

0800a0a4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a0ac:	2340      	movs	r3, #64	@ 0x40
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	2100      	movs	r1, #0
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f001 f9e1 	bl	800b47a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2240      	movs	r2, #64	@ 0x40
 800a0c4:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a0c8:	2340      	movs	r3, #64	@ 0x40
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	2180      	movs	r1, #128	@ 0x80
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f001 f9d3 	bl	800b47a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2240      	movs	r2, #64	@ 0x40
 800a0de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a104:	2b00      	cmp	r3, #0
 800a106:	d009      	beq.n	800a11c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	6852      	ldr	r2, [r2, #4]
 800a114:	b2d2      	uxtb	r2, r2
 800a116:	4611      	mov	r1, r2
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	4798      	blx	r3
  }

  return USBD_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3708      	adds	r7, #8
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}

0800a126 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a126:	b480      	push	{r7}
 800a128:	b083      	sub	sp, #12
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
 800a12e:	460b      	mov	r3, r1
 800a130:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	78fa      	ldrb	r2, [r7, #3]
 800a136:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a138:	2300      	movs	r3, #0
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	370c      	adds	r7, #12
 800a13e:	46bd      	mov	sp, r7
 800a140:	bc80      	pop	{r7}
 800a142:	4770      	bx	lr

0800a144 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2204      	movs	r2, #4
 800a15c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	370c      	adds	r7, #12
 800a166:	46bd      	mov	sp, r7
 800a168:	bc80      	pop	{r7}
 800a16a:	4770      	bx	lr

0800a16c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a17a:	2b04      	cmp	r3, #4
 800a17c:	d105      	bne.n	800a18a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a18a:	2300      	movs	r3, #0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	370c      	adds	r7, #12
 800a190:	46bd      	mov	sp, r7
 800a192:	bc80      	pop	{r7}
 800a194:	4770      	bx	lr

0800a196 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a196:	b580      	push	{r7, lr}
 800a198:	b082      	sub	sp, #8
 800a19a:	af00      	add	r7, sp, #0
 800a19c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1a4:	2b03      	cmp	r3, #3
 800a1a6:	d10b      	bne.n	800a1c0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ae:	69db      	ldr	r3, [r3, #28]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d005      	beq.n	800a1c0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1ba:	69db      	ldr	r3, [r3, #28]
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3708      	adds	r7, #8
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
	...

0800a1cc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1e2:	2b40      	cmp	r3, #64	@ 0x40
 800a1e4:	d005      	beq.n	800a1f2 <USBD_StdDevReq+0x26>
 800a1e6:	2b40      	cmp	r3, #64	@ 0x40
 800a1e8:	d84f      	bhi.n	800a28a <USBD_StdDevReq+0xbe>
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d009      	beq.n	800a202 <USBD_StdDevReq+0x36>
 800a1ee:	2b20      	cmp	r3, #32
 800a1f0:	d14b      	bne.n	800a28a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a1f8:	689b      	ldr	r3, [r3, #8]
 800a1fa:	6839      	ldr	r1, [r7, #0]
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	4798      	blx	r3
      break;
 800a200:	e048      	b.n	800a294 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	785b      	ldrb	r3, [r3, #1]
 800a206:	2b09      	cmp	r3, #9
 800a208:	d839      	bhi.n	800a27e <USBD_StdDevReq+0xb2>
 800a20a:	a201      	add	r2, pc, #4	@ (adr r2, 800a210 <USBD_StdDevReq+0x44>)
 800a20c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a210:	0800a261 	.word	0x0800a261
 800a214:	0800a275 	.word	0x0800a275
 800a218:	0800a27f 	.word	0x0800a27f
 800a21c:	0800a26b 	.word	0x0800a26b
 800a220:	0800a27f 	.word	0x0800a27f
 800a224:	0800a243 	.word	0x0800a243
 800a228:	0800a239 	.word	0x0800a239
 800a22c:	0800a27f 	.word	0x0800a27f
 800a230:	0800a257 	.word	0x0800a257
 800a234:	0800a24d 	.word	0x0800a24d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a238:	6839      	ldr	r1, [r7, #0]
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f000 f9dc 	bl	800a5f8 <USBD_GetDescriptor>
          break;
 800a240:	e022      	b.n	800a288 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a242:	6839      	ldr	r1, [r7, #0]
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f000 fb3f 	bl	800a8c8 <USBD_SetAddress>
          break;
 800a24a:	e01d      	b.n	800a288 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a24c:	6839      	ldr	r1, [r7, #0]
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 fb7e 	bl	800a950 <USBD_SetConfig>
          break;
 800a254:	e018      	b.n	800a288 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 fc07 	bl	800aa6c <USBD_GetConfig>
          break;
 800a25e:	e013      	b.n	800a288 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a260:	6839      	ldr	r1, [r7, #0]
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 fc37 	bl	800aad6 <USBD_GetStatus>
          break;
 800a268:	e00e      	b.n	800a288 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a26a:	6839      	ldr	r1, [r7, #0]
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f000 fc65 	bl	800ab3c <USBD_SetFeature>
          break;
 800a272:	e009      	b.n	800a288 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a274:	6839      	ldr	r1, [r7, #0]
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 fc74 	bl	800ab64 <USBD_ClrFeature>
          break;
 800a27c:	e004      	b.n	800a288 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a27e:	6839      	ldr	r1, [r7, #0]
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 fcc9 	bl	800ac18 <USBD_CtlError>
          break;
 800a286:	bf00      	nop
      }
      break;
 800a288:	e004      	b.n	800a294 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a28a:	6839      	ldr	r1, [r7, #0]
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f000 fcc3 	bl	800ac18 <USBD_CtlError>
      break;
 800a292:	bf00      	nop
  }

  return ret;
 800a294:	7bfb      	ldrb	r3, [r7, #15]
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}
 800a29e:	bf00      	nop

0800a2a0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	781b      	ldrb	r3, [r3, #0]
 800a2b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a2b6:	2b40      	cmp	r3, #64	@ 0x40
 800a2b8:	d005      	beq.n	800a2c6 <USBD_StdItfReq+0x26>
 800a2ba:	2b40      	cmp	r3, #64	@ 0x40
 800a2bc:	d82e      	bhi.n	800a31c <USBD_StdItfReq+0x7c>
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d001      	beq.n	800a2c6 <USBD_StdItfReq+0x26>
 800a2c2:	2b20      	cmp	r3, #32
 800a2c4:	d12a      	bne.n	800a31c <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	2b02      	cmp	r3, #2
 800a2d0:	d81d      	bhi.n	800a30e <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	889b      	ldrh	r3, [r3, #4]
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	2b01      	cmp	r3, #1
 800a2da:	d813      	bhi.n	800a304 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a2e2:	689b      	ldr	r3, [r3, #8]
 800a2e4:	6839      	ldr	r1, [r7, #0]
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	4798      	blx	r3
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	88db      	ldrh	r3, [r3, #6]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d110      	bne.n	800a318 <USBD_StdItfReq+0x78>
 800a2f6:	7bfb      	ldrb	r3, [r7, #15]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d10d      	bne.n	800a318 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fd53 	bl	800ada8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a302:	e009      	b.n	800a318 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a304:	6839      	ldr	r1, [r7, #0]
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f000 fc86 	bl	800ac18 <USBD_CtlError>
          break;
 800a30c:	e004      	b.n	800a318 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a30e:	6839      	ldr	r1, [r7, #0]
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f000 fc81 	bl	800ac18 <USBD_CtlError>
          break;
 800a316:	e000      	b.n	800a31a <USBD_StdItfReq+0x7a>
          break;
 800a318:	bf00      	nop
      }
      break;
 800a31a:	e004      	b.n	800a326 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a31c:	6839      	ldr	r1, [r7, #0]
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 fc7a 	bl	800ac18 <USBD_CtlError>
      break;
 800a324:	bf00      	nop
  }

  return USBD_OK;
 800a326:	2300      	movs	r3, #0
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3710      	adds	r7, #16
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a33a:	2300      	movs	r3, #0
 800a33c:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	889b      	ldrh	r3, [r3, #4]
 800a342:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	781b      	ldrb	r3, [r3, #0]
 800a348:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a34c:	2b40      	cmp	r3, #64	@ 0x40
 800a34e:	d007      	beq.n	800a360 <USBD_StdEPReq+0x30>
 800a350:	2b40      	cmp	r3, #64	@ 0x40
 800a352:	f200 8146 	bhi.w	800a5e2 <USBD_StdEPReq+0x2b2>
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00a      	beq.n	800a370 <USBD_StdEPReq+0x40>
 800a35a:	2b20      	cmp	r3, #32
 800a35c:	f040 8141 	bne.w	800a5e2 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	6839      	ldr	r1, [r7, #0]
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	4798      	blx	r3
      break;
 800a36e:	e13d      	b.n	800a5ec <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a378:	2b20      	cmp	r3, #32
 800a37a:	d10a      	bne.n	800a392 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	6839      	ldr	r1, [r7, #0]
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	4798      	blx	r3
 800a38a:	4603      	mov	r3, r0
 800a38c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a38e:	7bfb      	ldrb	r3, [r7, #15]
 800a390:	e12d      	b.n	800a5ee <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	785b      	ldrb	r3, [r3, #1]
 800a396:	2b03      	cmp	r3, #3
 800a398:	d007      	beq.n	800a3aa <USBD_StdEPReq+0x7a>
 800a39a:	2b03      	cmp	r3, #3
 800a39c:	f300 811b 	bgt.w	800a5d6 <USBD_StdEPReq+0x2a6>
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d072      	beq.n	800a48a <USBD_StdEPReq+0x15a>
 800a3a4:	2b01      	cmp	r3, #1
 800a3a6:	d03a      	beq.n	800a41e <USBD_StdEPReq+0xee>
 800a3a8:	e115      	b.n	800a5d6 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d002      	beq.n	800a3ba <USBD_StdEPReq+0x8a>
 800a3b4:	2b03      	cmp	r3, #3
 800a3b6:	d015      	beq.n	800a3e4 <USBD_StdEPReq+0xb4>
 800a3b8:	e02b      	b.n	800a412 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3ba:	7bbb      	ldrb	r3, [r7, #14]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d00c      	beq.n	800a3da <USBD_StdEPReq+0xaa>
 800a3c0:	7bbb      	ldrb	r3, [r7, #14]
 800a3c2:	2b80      	cmp	r3, #128	@ 0x80
 800a3c4:	d009      	beq.n	800a3da <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a3c6:	7bbb      	ldrb	r3, [r7, #14]
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f001 f89a 	bl	800b504 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a3d0:	2180      	movs	r1, #128	@ 0x80
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f001 f896 	bl	800b504 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a3d8:	e020      	b.n	800a41c <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a3da:	6839      	ldr	r1, [r7, #0]
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 fc1b 	bl	800ac18 <USBD_CtlError>
              break;
 800a3e2:	e01b      	b.n	800a41c <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	885b      	ldrh	r3, [r3, #2]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10e      	bne.n	800a40a <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a3ec:	7bbb      	ldrb	r3, [r7, #14]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d00b      	beq.n	800a40a <USBD_StdEPReq+0xda>
 800a3f2:	7bbb      	ldrb	r3, [r7, #14]
 800a3f4:	2b80      	cmp	r3, #128	@ 0x80
 800a3f6:	d008      	beq.n	800a40a <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	88db      	ldrh	r3, [r3, #6]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d104      	bne.n	800a40a <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a400:	7bbb      	ldrb	r3, [r7, #14]
 800a402:	4619      	mov	r1, r3
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f001 f87d 	bl	800b504 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 fccc 	bl	800ada8 <USBD_CtlSendStatus>

              break;
 800a410:	e004      	b.n	800a41c <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a412:	6839      	ldr	r1, [r7, #0]
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f000 fbff 	bl	800ac18 <USBD_CtlError>
              break;
 800a41a:	bf00      	nop
          }
          break;
 800a41c:	e0e0      	b.n	800a5e0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a424:	2b02      	cmp	r3, #2
 800a426:	d002      	beq.n	800a42e <USBD_StdEPReq+0xfe>
 800a428:	2b03      	cmp	r3, #3
 800a42a:	d015      	beq.n	800a458 <USBD_StdEPReq+0x128>
 800a42c:	e026      	b.n	800a47c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a42e:	7bbb      	ldrb	r3, [r7, #14]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d00c      	beq.n	800a44e <USBD_StdEPReq+0x11e>
 800a434:	7bbb      	ldrb	r3, [r7, #14]
 800a436:	2b80      	cmp	r3, #128	@ 0x80
 800a438:	d009      	beq.n	800a44e <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a43a:	7bbb      	ldrb	r3, [r7, #14]
 800a43c:	4619      	mov	r1, r3
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f001 f860 	bl	800b504 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a444:	2180      	movs	r1, #128	@ 0x80
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f001 f85c 	bl	800b504 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a44c:	e01c      	b.n	800a488 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a44e:	6839      	ldr	r1, [r7, #0]
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fbe1 	bl	800ac18 <USBD_CtlError>
              break;
 800a456:	e017      	b.n	800a488 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	885b      	ldrh	r3, [r3, #2]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d112      	bne.n	800a486 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a460:	7bbb      	ldrb	r3, [r7, #14]
 800a462:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a466:	2b00      	cmp	r3, #0
 800a468:	d004      	beq.n	800a474 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a46a:	7bbb      	ldrb	r3, [r7, #14]
 800a46c:	4619      	mov	r1, r3
 800a46e:	6878      	ldr	r0, [r7, #4]
 800a470:	f001 f867 	bl	800b542 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 fc97 	bl	800ada8 <USBD_CtlSendStatus>
              }
              break;
 800a47a:	e004      	b.n	800a486 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a47c:	6839      	ldr	r1, [r7, #0]
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 fbca 	bl	800ac18 <USBD_CtlError>
              break;
 800a484:	e000      	b.n	800a488 <USBD_StdEPReq+0x158>
              break;
 800a486:	bf00      	nop
          }
          break;
 800a488:	e0aa      	b.n	800a5e0 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a490:	2b02      	cmp	r3, #2
 800a492:	d002      	beq.n	800a49a <USBD_StdEPReq+0x16a>
 800a494:	2b03      	cmp	r3, #3
 800a496:	d032      	beq.n	800a4fe <USBD_StdEPReq+0x1ce>
 800a498:	e097      	b.n	800a5ca <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a49a:	7bbb      	ldrb	r3, [r7, #14]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d007      	beq.n	800a4b0 <USBD_StdEPReq+0x180>
 800a4a0:	7bbb      	ldrb	r3, [r7, #14]
 800a4a2:	2b80      	cmp	r3, #128	@ 0x80
 800a4a4:	d004      	beq.n	800a4b0 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a4a6:	6839      	ldr	r1, [r7, #0]
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 fbb5 	bl	800ac18 <USBD_CtlError>
                break;
 800a4ae:	e091      	b.n	800a5d4 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	da0b      	bge.n	800a4d0 <USBD_StdEPReq+0x1a0>
 800a4b8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a4be:	4613      	mov	r3, r2
 800a4c0:	009b      	lsls	r3, r3, #2
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	3310      	adds	r3, #16
 800a4c8:	687a      	ldr	r2, [r7, #4]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	e00b      	b.n	800a4e8 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a4d0:	7bbb      	ldrb	r3, [r7, #14]
 800a4d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a4d6:	4613      	mov	r3, r2
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	4413      	add	r3, r2
 800a4dc:	009b      	lsls	r3, r3, #2
 800a4de:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a4e2:	687a      	ldr	r2, [r7, #4]
 800a4e4:	4413      	add	r3, r2
 800a4e6:	3304      	adds	r3, #4
 800a4e8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	2202      	movs	r2, #2
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fbf8 	bl	800acec <USBD_CtlSendData>
              break;
 800a4fc:	e06a      	b.n	800a5d4 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a4fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a502:	2b00      	cmp	r3, #0
 800a504:	da11      	bge.n	800a52a <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a506:	7bbb      	ldrb	r3, [r7, #14]
 800a508:	f003 020f 	and.w	r2, r3, #15
 800a50c:	6879      	ldr	r1, [r7, #4]
 800a50e:	4613      	mov	r3, r2
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	4413      	add	r3, r2
 800a514:	009b      	lsls	r3, r3, #2
 800a516:	440b      	add	r3, r1
 800a518:	3318      	adds	r3, #24
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d117      	bne.n	800a550 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 fb78 	bl	800ac18 <USBD_CtlError>
                  break;
 800a528:	e054      	b.n	800a5d4 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a52a:	7bbb      	ldrb	r3, [r7, #14]
 800a52c:	f003 020f 	and.w	r2, r3, #15
 800a530:	6879      	ldr	r1, [r7, #4]
 800a532:	4613      	mov	r3, r2
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	4413      	add	r3, r2
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	440b      	add	r3, r1
 800a53c:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d104      	bne.n	800a550 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a546:	6839      	ldr	r1, [r7, #0]
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f000 fb65 	bl	800ac18 <USBD_CtlError>
                  break;
 800a54e:	e041      	b.n	800a5d4 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a550:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a554:	2b00      	cmp	r3, #0
 800a556:	da0b      	bge.n	800a570 <USBD_StdEPReq+0x240>
 800a558:	7bbb      	ldrb	r3, [r7, #14]
 800a55a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a55e:	4613      	mov	r3, r2
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	4413      	add	r3, r2
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	3310      	adds	r3, #16
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	4413      	add	r3, r2
 800a56c:	3304      	adds	r3, #4
 800a56e:	e00b      	b.n	800a588 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a570:	7bbb      	ldrb	r3, [r7, #14]
 800a572:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a576:	4613      	mov	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4413      	add	r3, r2
 800a57c:	009b      	lsls	r3, r3, #2
 800a57e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	4413      	add	r3, r2
 800a586:	3304      	adds	r3, #4
 800a588:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a58a:	7bbb      	ldrb	r3, [r7, #14]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d002      	beq.n	800a596 <USBD_StdEPReq+0x266>
 800a590:	7bbb      	ldrb	r3, [r7, #14]
 800a592:	2b80      	cmp	r3, #128	@ 0x80
 800a594:	d103      	bne.n	800a59e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	2200      	movs	r2, #0
 800a59a:	601a      	str	r2, [r3, #0]
 800a59c:	e00e      	b.n	800a5bc <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a59e:	7bbb      	ldrb	r3, [r7, #14]
 800a5a0:	4619      	mov	r1, r3
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 ffec 	bl	800b580 <USBD_LL_IsStallEP>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d003      	beq.n	800a5b6 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	2201      	movs	r2, #1
 800a5b2:	601a      	str	r2, [r3, #0]
 800a5b4:	e002      	b.n	800a5bc <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	2202      	movs	r2, #2
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f000 fb92 	bl	800acec <USBD_CtlSendData>
              break;
 800a5c8:	e004      	b.n	800a5d4 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a5ca:	6839      	ldr	r1, [r7, #0]
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 fb23 	bl	800ac18 <USBD_CtlError>
              break;
 800a5d2:	bf00      	nop
          }
          break;
 800a5d4:	e004      	b.n	800a5e0 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a5d6:	6839      	ldr	r1, [r7, #0]
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f000 fb1d 	bl	800ac18 <USBD_CtlError>
          break;
 800a5de:	bf00      	nop
      }
      break;
 800a5e0:	e004      	b.n	800a5ec <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a5e2:	6839      	ldr	r1, [r7, #0]
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f000 fb17 	bl	800ac18 <USBD_CtlError>
      break;
 800a5ea:	bf00      	nop
  }

  return ret;
 800a5ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}
	...

0800a5f8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a602:	2300      	movs	r3, #0
 800a604:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a606:	2300      	movs	r3, #0
 800a608:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	885b      	ldrh	r3, [r3, #2]
 800a612:	0a1b      	lsrs	r3, r3, #8
 800a614:	b29b      	uxth	r3, r3
 800a616:	3b01      	subs	r3, #1
 800a618:	2b06      	cmp	r3, #6
 800a61a:	f200 8128 	bhi.w	800a86e <USBD_GetDescriptor+0x276>
 800a61e:	a201      	add	r2, pc, #4	@ (adr r2, 800a624 <USBD_GetDescriptor+0x2c>)
 800a620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a624:	0800a641 	.word	0x0800a641
 800a628:	0800a659 	.word	0x0800a659
 800a62c:	0800a699 	.word	0x0800a699
 800a630:	0800a86f 	.word	0x0800a86f
 800a634:	0800a86f 	.word	0x0800a86f
 800a638:	0800a80f 	.word	0x0800a80f
 800a63c:	0800a83b 	.word	0x0800a83b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	7c12      	ldrb	r2, [r2, #16]
 800a64c:	f107 0108 	add.w	r1, r7, #8
 800a650:	4610      	mov	r0, r2
 800a652:	4798      	blx	r3
 800a654:	60f8      	str	r0, [r7, #12]
      break;
 800a656:	e112      	b.n	800a87e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	7c1b      	ldrb	r3, [r3, #16]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d10d      	bne.n	800a67c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a668:	f107 0208 	add.w	r2, r7, #8
 800a66c:	4610      	mov	r0, r2
 800a66e:	4798      	blx	r3
 800a670:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	3301      	adds	r3, #1
 800a676:	2202      	movs	r2, #2
 800a678:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a67a:	e100      	b.n	800a87e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a684:	f107 0208 	add.w	r2, r7, #8
 800a688:	4610      	mov	r0, r2
 800a68a:	4798      	blx	r3
 800a68c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	3301      	adds	r3, #1
 800a692:	2202      	movs	r2, #2
 800a694:	701a      	strb	r2, [r3, #0]
      break;
 800a696:	e0f2      	b.n	800a87e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	885b      	ldrh	r3, [r3, #2]
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	2b05      	cmp	r3, #5
 800a6a0:	f200 80ac 	bhi.w	800a7fc <USBD_GetDescriptor+0x204>
 800a6a4:	a201      	add	r2, pc, #4	@ (adr r2, 800a6ac <USBD_GetDescriptor+0xb4>)
 800a6a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6aa:	bf00      	nop
 800a6ac:	0800a6c5 	.word	0x0800a6c5
 800a6b0:	0800a6f9 	.word	0x0800a6f9
 800a6b4:	0800a72d 	.word	0x0800a72d
 800a6b8:	0800a761 	.word	0x0800a761
 800a6bc:	0800a795 	.word	0x0800a795
 800a6c0:	0800a7c9 	.word	0x0800a7c9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00b      	beq.n	800a6e8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	7c12      	ldrb	r2, [r2, #16]
 800a6dc:	f107 0108 	add.w	r1, r7, #8
 800a6e0:	4610      	mov	r0, r2
 800a6e2:	4798      	blx	r3
 800a6e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6e6:	e091      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6e8:	6839      	ldr	r1, [r7, #0]
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 fa94 	bl	800ac18 <USBD_CtlError>
            err++;
 800a6f0:	7afb      	ldrb	r3, [r7, #11]
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	72fb      	strb	r3, [r7, #11]
          break;
 800a6f6:	e089      	b.n	800a80c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d00b      	beq.n	800a71c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	7c12      	ldrb	r2, [r2, #16]
 800a710:	f107 0108 	add.w	r1, r7, #8
 800a714:	4610      	mov	r0, r2
 800a716:	4798      	blx	r3
 800a718:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a71a:	e077      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a71c:	6839      	ldr	r1, [r7, #0]
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 fa7a 	bl	800ac18 <USBD_CtlError>
            err++;
 800a724:	7afb      	ldrb	r3, [r7, #11]
 800a726:	3301      	adds	r3, #1
 800a728:	72fb      	strb	r3, [r7, #11]
          break;
 800a72a:	e06f      	b.n	800a80c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a732:	68db      	ldr	r3, [r3, #12]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00b      	beq.n	800a750 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	7c12      	ldrb	r2, [r2, #16]
 800a744:	f107 0108 	add.w	r1, r7, #8
 800a748:	4610      	mov	r0, r2
 800a74a:	4798      	blx	r3
 800a74c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a74e:	e05d      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a750:	6839      	ldr	r1, [r7, #0]
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 fa60 	bl	800ac18 <USBD_CtlError>
            err++;
 800a758:	7afb      	ldrb	r3, [r7, #11]
 800a75a:	3301      	adds	r3, #1
 800a75c:	72fb      	strb	r3, [r7, #11]
          break;
 800a75e:	e055      	b.n	800a80c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a766:	691b      	ldr	r3, [r3, #16]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d00b      	beq.n	800a784 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a772:	691b      	ldr	r3, [r3, #16]
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	7c12      	ldrb	r2, [r2, #16]
 800a778:	f107 0108 	add.w	r1, r7, #8
 800a77c:	4610      	mov	r0, r2
 800a77e:	4798      	blx	r3
 800a780:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a782:	e043      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a784:	6839      	ldr	r1, [r7, #0]
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 fa46 	bl	800ac18 <USBD_CtlError>
            err++;
 800a78c:	7afb      	ldrb	r3, [r7, #11]
 800a78e:	3301      	adds	r3, #1
 800a790:	72fb      	strb	r3, [r7, #11]
          break;
 800a792:	e03b      	b.n	800a80c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a79a:	695b      	ldr	r3, [r3, #20]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00b      	beq.n	800a7b8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7a6:	695b      	ldr	r3, [r3, #20]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	7c12      	ldrb	r2, [r2, #16]
 800a7ac:	f107 0108 	add.w	r1, r7, #8
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	4798      	blx	r3
 800a7b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7b6:	e029      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7b8:	6839      	ldr	r1, [r7, #0]
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fa2c 	bl	800ac18 <USBD_CtlError>
            err++;
 800a7c0:	7afb      	ldrb	r3, [r7, #11]
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a7c6:	e021      	b.n	800a80c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7ce:	699b      	ldr	r3, [r3, #24]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d00b      	beq.n	800a7ec <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a7da:	699b      	ldr	r3, [r3, #24]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	7c12      	ldrb	r2, [r2, #16]
 800a7e0:	f107 0108 	add.w	r1, r7, #8
 800a7e4:	4610      	mov	r0, r2
 800a7e6:	4798      	blx	r3
 800a7e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a7ea:	e00f      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 fa12 	bl	800ac18 <USBD_CtlError>
            err++;
 800a7f4:	7afb      	ldrb	r3, [r7, #11]
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a7fa:	e007      	b.n	800a80c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a7fc:	6839      	ldr	r1, [r7, #0]
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa0a 	bl	800ac18 <USBD_CtlError>
          err++;
 800a804:	7afb      	ldrb	r3, [r7, #11]
 800a806:	3301      	adds	r3, #1
 800a808:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a80a:	e038      	b.n	800a87e <USBD_GetDescriptor+0x286>
 800a80c:	e037      	b.n	800a87e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	7c1b      	ldrb	r3, [r3, #16]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d109      	bne.n	800a82a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a81c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a81e:	f107 0208 	add.w	r2, r7, #8
 800a822:	4610      	mov	r0, r2
 800a824:	4798      	blx	r3
 800a826:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a828:	e029      	b.n	800a87e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a82a:	6839      	ldr	r1, [r7, #0]
 800a82c:	6878      	ldr	r0, [r7, #4]
 800a82e:	f000 f9f3 	bl	800ac18 <USBD_CtlError>
        err++;
 800a832:	7afb      	ldrb	r3, [r7, #11]
 800a834:	3301      	adds	r3, #1
 800a836:	72fb      	strb	r3, [r7, #11]
      break;
 800a838:	e021      	b.n	800a87e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	7c1b      	ldrb	r3, [r3, #16]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d10d      	bne.n	800a85e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a84a:	f107 0208 	add.w	r2, r7, #8
 800a84e:	4610      	mov	r0, r2
 800a850:	4798      	blx	r3
 800a852:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	3301      	adds	r3, #1
 800a858:	2207      	movs	r2, #7
 800a85a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a85c:	e00f      	b.n	800a87e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a85e:	6839      	ldr	r1, [r7, #0]
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f9d9 	bl	800ac18 <USBD_CtlError>
        err++;
 800a866:	7afb      	ldrb	r3, [r7, #11]
 800a868:	3301      	adds	r3, #1
 800a86a:	72fb      	strb	r3, [r7, #11]
      break;
 800a86c:	e007      	b.n	800a87e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a86e:	6839      	ldr	r1, [r7, #0]
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 f9d1 	bl	800ac18 <USBD_CtlError>
      err++;
 800a876:	7afb      	ldrb	r3, [r7, #11]
 800a878:	3301      	adds	r3, #1
 800a87a:	72fb      	strb	r3, [r7, #11]
      break;
 800a87c:	bf00      	nop
  }

  if (err != 0U)
 800a87e:	7afb      	ldrb	r3, [r7, #11]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d11c      	bne.n	800a8be <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a884:	893b      	ldrh	r3, [r7, #8]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d011      	beq.n	800a8ae <USBD_GetDescriptor+0x2b6>
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	88db      	ldrh	r3, [r3, #6]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d00d      	beq.n	800a8ae <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	88da      	ldrh	r2, [r3, #6]
 800a896:	893b      	ldrh	r3, [r7, #8]
 800a898:	4293      	cmp	r3, r2
 800a89a:	bf28      	it	cs
 800a89c:	4613      	movcs	r3, r2
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a8a2:	893b      	ldrh	r3, [r7, #8]
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	68f9      	ldr	r1, [r7, #12]
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 fa1f 	bl	800acec <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	88db      	ldrh	r3, [r3, #6]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d104      	bne.n	800a8c0 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 fa76 	bl	800ada8 <USBD_CtlSendStatus>
 800a8bc:	e000      	b.n	800a8c0 <USBD_GetDescriptor+0x2c8>
    return;
 800a8be:	bf00      	nop
    }
  }
}
 800a8c0:	3710      	adds	r7, #16
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}
 800a8c6:	bf00      	nop

0800a8c8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	889b      	ldrh	r3, [r3, #4]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d130      	bne.n	800a93c <USBD_SetAddress+0x74>
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	88db      	ldrh	r3, [r3, #6]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d12c      	bne.n	800a93c <USBD_SetAddress+0x74>
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	885b      	ldrh	r3, [r3, #2]
 800a8e6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a8e8:	d828      	bhi.n	800a93c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	885b      	ldrh	r3, [r3, #2]
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a8f4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8fc:	2b03      	cmp	r3, #3
 800a8fe:	d104      	bne.n	800a90a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a900:	6839      	ldr	r1, [r7, #0]
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 f988 	bl	800ac18 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a908:	e01d      	b.n	800a946 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	7bfa      	ldrb	r2, [r7, #15]
 800a90e:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a912:	7bfb      	ldrb	r3, [r7, #15]
 800a914:	4619      	mov	r1, r3
 800a916:	6878      	ldr	r0, [r7, #4]
 800a918:	f000 fe5d 	bl	800b5d6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 fa43 	bl	800ada8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a922:	7bfb      	ldrb	r3, [r7, #15]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d004      	beq.n	800a932 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2202      	movs	r2, #2
 800a92c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a930:	e009      	b.n	800a946 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2201      	movs	r2, #1
 800a936:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a93a:	e004      	b.n	800a946 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a93c:	6839      	ldr	r1, [r7, #0]
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 f96a 	bl	800ac18 <USBD_CtlError>
  }
}
 800a944:	bf00      	nop
 800a946:	bf00      	nop
 800a948:	3710      	adds	r7, #16
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
	...

0800a950 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	885b      	ldrh	r3, [r3, #2]
 800a95e:	b2da      	uxtb	r2, r3
 800a960:	4b41      	ldr	r3, [pc, #260]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a962:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a964:	4b40      	ldr	r3, [pc, #256]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	2b01      	cmp	r3, #1
 800a96a:	d904      	bls.n	800a976 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a96c:	6839      	ldr	r1, [r7, #0]
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f000 f952 	bl	800ac18 <USBD_CtlError>
 800a974:	e075      	b.n	800aa62 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a97c:	2b02      	cmp	r3, #2
 800a97e:	d002      	beq.n	800a986 <USBD_SetConfig+0x36>
 800a980:	2b03      	cmp	r3, #3
 800a982:	d023      	beq.n	800a9cc <USBD_SetConfig+0x7c>
 800a984:	e062      	b.n	800aa4c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a986:	4b38      	ldr	r3, [pc, #224]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d01a      	beq.n	800a9c4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a98e:	4b36      	ldr	r3, [pc, #216]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	461a      	mov	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2203      	movs	r2, #3
 800a99c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a9a0:	4b31      	ldr	r3, [pc, #196]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f7ff f9e7 	bl	8009d7a <USBD_SetClassConfig>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b02      	cmp	r3, #2
 800a9b0:	d104      	bne.n	800a9bc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a9b2:	6839      	ldr	r1, [r7, #0]
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 f92f 	bl	800ac18 <USBD_CtlError>
            return;
 800a9ba:	e052      	b.n	800aa62 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f000 f9f3 	bl	800ada8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a9c2:	e04e      	b.n	800aa62 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 f9ef 	bl	800ada8 <USBD_CtlSendStatus>
        break;
 800a9ca:	e04a      	b.n	800aa62 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a9cc:	4b26      	ldr	r3, [pc, #152]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a9ce:	781b      	ldrb	r3, [r3, #0]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d112      	bne.n	800a9fa <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2202      	movs	r2, #2
 800a9d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a9dc:	4b22      	ldr	r3, [pc, #136]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a9de:	781b      	ldrb	r3, [r3, #0]
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a9e6:	4b20      	ldr	r3, [pc, #128]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	4619      	mov	r1, r3
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f7ff f9e3 	bl	8009db8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f9d8 	bl	800ada8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a9f8:	e033      	b.n	800aa62 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a9fa:	4b1b      	ldr	r3, [pc, #108]	@ (800aa68 <USBD_SetConfig+0x118>)
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d01d      	beq.n	800aa44 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	685b      	ldr	r3, [r3, #4]
 800aa0c:	b2db      	uxtb	r3, r3
 800aa0e:	4619      	mov	r1, r3
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	f7ff f9d1 	bl	8009db8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800aa16:	4b14      	ldr	r3, [pc, #80]	@ (800aa68 <USBD_SetConfig+0x118>)
 800aa18:	781b      	ldrb	r3, [r3, #0]
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800aa20:	4b11      	ldr	r3, [pc, #68]	@ (800aa68 <USBD_SetConfig+0x118>)
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	4619      	mov	r1, r3
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f7ff f9a7 	bl	8009d7a <USBD_SetClassConfig>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b02      	cmp	r3, #2
 800aa30:	d104      	bne.n	800aa3c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800aa32:	6839      	ldr	r1, [r7, #0]
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f8ef 	bl	800ac18 <USBD_CtlError>
            return;
 800aa3a:	e012      	b.n	800aa62 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f000 f9b3 	bl	800ada8 <USBD_CtlSendStatus>
        break;
 800aa42:	e00e      	b.n	800aa62 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 f9af 	bl	800ada8 <USBD_CtlSendStatus>
        break;
 800aa4a:	e00a      	b.n	800aa62 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800aa4c:	6839      	ldr	r1, [r7, #0]
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 f8e2 	bl	800ac18 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800aa54:	4b04      	ldr	r3, [pc, #16]	@ (800aa68 <USBD_SetConfig+0x118>)
 800aa56:	781b      	ldrb	r3, [r3, #0]
 800aa58:	4619      	mov	r1, r3
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f7ff f9ac 	bl	8009db8 <USBD_ClrClassConfig>
        break;
 800aa60:	bf00      	nop
    }
  }
}
 800aa62:	3708      	adds	r7, #8
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}
 800aa68:	20000458 	.word	0x20000458

0800aa6c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	88db      	ldrh	r3, [r3, #6]
 800aa7a:	2b01      	cmp	r3, #1
 800aa7c:	d004      	beq.n	800aa88 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800aa7e:	6839      	ldr	r1, [r7, #0]
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f000 f8c9 	bl	800ac18 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aa86:	e022      	b.n	800aace <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aa8e:	2b02      	cmp	r3, #2
 800aa90:	dc02      	bgt.n	800aa98 <USBD_GetConfig+0x2c>
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	dc03      	bgt.n	800aa9e <USBD_GetConfig+0x32>
 800aa96:	e015      	b.n	800aac4 <USBD_GetConfig+0x58>
 800aa98:	2b03      	cmp	r3, #3
 800aa9a:	d00b      	beq.n	800aab4 <USBD_GetConfig+0x48>
 800aa9c:	e012      	b.n	800aac4 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	3308      	adds	r3, #8
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	4619      	mov	r1, r3
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f000 f91d 	bl	800acec <USBD_CtlSendData>
        break;
 800aab2:	e00c      	b.n	800aace <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3304      	adds	r3, #4
 800aab8:	2201      	movs	r2, #1
 800aaba:	4619      	mov	r1, r3
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 f915 	bl	800acec <USBD_CtlSendData>
        break;
 800aac2:	e004      	b.n	800aace <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800aac4:	6839      	ldr	r1, [r7, #0]
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f000 f8a6 	bl	800ac18 <USBD_CtlError>
        break;
 800aacc:	bf00      	nop
}
 800aace:	bf00      	nop
 800aad0:	3708      	adds	r7, #8
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}

0800aad6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aad6:	b580      	push	{r7, lr}
 800aad8:	b082      	sub	sp, #8
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
 800aade:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aae6:	3b01      	subs	r3, #1
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	d81e      	bhi.n	800ab2a <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	88db      	ldrh	r3, [r3, #6]
 800aaf0:	2b02      	cmp	r3, #2
 800aaf2:	d004      	beq.n	800aafe <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800aaf4:	6839      	ldr	r1, [r7, #0]
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 f88e 	bl	800ac18 <USBD_CtlError>
        break;
 800aafc:	e01a      	b.n	800ab34 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2201      	movs	r2, #1
 800ab02:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d005      	beq.n	800ab1a <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f043 0202 	orr.w	r2, r3, #2
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	330c      	adds	r3, #12
 800ab1e:	2202      	movs	r2, #2
 800ab20:	4619      	mov	r1, r3
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f000 f8e2 	bl	800acec <USBD_CtlSendData>
      break;
 800ab28:	e004      	b.n	800ab34 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800ab2a:	6839      	ldr	r1, [r7, #0]
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 f873 	bl	800ac18 <USBD_CtlError>
      break;
 800ab32:	bf00      	nop
  }
}
 800ab34:	bf00      	nop
 800ab36:	3708      	adds	r7, #8
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	885b      	ldrh	r3, [r3, #2]
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d106      	bne.n	800ab5c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2201      	movs	r2, #1
 800ab52:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f000 f926 	bl	800ada8 <USBD_CtlSendStatus>
  }
}
 800ab5c:	bf00      	nop
 800ab5e:	3708      	adds	r7, #8
 800ab60:	46bd      	mov	sp, r7
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab74:	3b01      	subs	r3, #1
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d80b      	bhi.n	800ab92 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	885b      	ldrh	r3, [r3, #2]
 800ab7e:	2b01      	cmp	r3, #1
 800ab80:	d10c      	bne.n	800ab9c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2200      	movs	r2, #0
 800ab86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f90c 	bl	800ada8 <USBD_CtlSendStatus>
      }
      break;
 800ab90:	e004      	b.n	800ab9c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ab92:	6839      	ldr	r1, [r7, #0]
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	f000 f83f 	bl	800ac18 <USBD_CtlError>
      break;
 800ab9a:	e000      	b.n	800ab9e <USBD_ClrFeature+0x3a>
      break;
 800ab9c:	bf00      	nop
  }
}
 800ab9e:	bf00      	nop
 800aba0:	3708      	adds	r7, #8
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}

0800aba6 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aba6:	b480      	push	{r7}
 800aba8:	b083      	sub	sp, #12
 800abaa:	af00      	add	r7, sp, #0
 800abac:	6078      	str	r0, [r7, #4]
 800abae:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	781a      	ldrb	r2, [r3, #0]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	785a      	ldrb	r2, [r3, #1]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	3302      	adds	r3, #2
 800abc4:	781b      	ldrb	r3, [r3, #0]
 800abc6:	461a      	mov	r2, r3
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	3303      	adds	r3, #3
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	021b      	lsls	r3, r3, #8
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	4413      	add	r3, r2
 800abd4:	b29a      	uxth	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	3304      	adds	r3, #4
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	461a      	mov	r2, r3
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	3305      	adds	r3, #5
 800abe6:	781b      	ldrb	r3, [r3, #0]
 800abe8:	021b      	lsls	r3, r3, #8
 800abea:	b29b      	uxth	r3, r3
 800abec:	4413      	add	r3, r2
 800abee:	b29a      	uxth	r2, r3
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	3306      	adds	r3, #6
 800abf8:	781b      	ldrb	r3, [r3, #0]
 800abfa:	461a      	mov	r2, r3
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	3307      	adds	r3, #7
 800ac00:	781b      	ldrb	r3, [r3, #0]
 800ac02:	021b      	lsls	r3, r3, #8
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	4413      	add	r3, r2
 800ac08:	b29a      	uxth	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	80da      	strh	r2, [r3, #6]

}
 800ac0e:	bf00      	nop
 800ac10:	370c      	adds	r7, #12
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bc80      	pop	{r7}
 800ac16:	4770      	bx	lr

0800ac18 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ac22:	2180      	movs	r1, #128	@ 0x80
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 fc6d 	bl	800b504 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ac2a:	2100      	movs	r1, #0
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f000 fc69 	bl	800b504 <USBD_LL_StallEP>
}
 800ac32:	bf00      	nop
 800ac34:	3708      	adds	r7, #8
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bd80      	pop	{r7, pc}

0800ac3a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ac3a:	b580      	push	{r7, lr}
 800ac3c:	b086      	sub	sp, #24
 800ac3e:	af00      	add	r7, sp, #0
 800ac40:	60f8      	str	r0, [r7, #12]
 800ac42:	60b9      	str	r1, [r7, #8]
 800ac44:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ac46:	2300      	movs	r3, #0
 800ac48:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d032      	beq.n	800acb6 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ac50:	68f8      	ldr	r0, [r7, #12]
 800ac52:	f000 f834 	bl	800acbe <USBD_GetLen>
 800ac56:	4603      	mov	r3, r0
 800ac58:	3301      	adds	r3, #1
 800ac5a:	b29b      	uxth	r3, r3
 800ac5c:	005b      	lsls	r3, r3, #1
 800ac5e:	b29a      	uxth	r2, r3
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ac64:	7dfb      	ldrb	r3, [r7, #23]
 800ac66:	1c5a      	adds	r2, r3, #1
 800ac68:	75fa      	strb	r2, [r7, #23]
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	4413      	add	r3, r2
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	7812      	ldrb	r2, [r2, #0]
 800ac74:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ac76:	7dfb      	ldrb	r3, [r7, #23]
 800ac78:	1c5a      	adds	r2, r3, #1
 800ac7a:	75fa      	strb	r2, [r7, #23]
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	4413      	add	r3, r2
 800ac82:	2203      	movs	r2, #3
 800ac84:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ac86:	e012      	b.n	800acae <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	1c5a      	adds	r2, r3, #1
 800ac8c:	60fa      	str	r2, [r7, #12]
 800ac8e:	7dfa      	ldrb	r2, [r7, #23]
 800ac90:	1c51      	adds	r1, r2, #1
 800ac92:	75f9      	strb	r1, [r7, #23]
 800ac94:	4611      	mov	r1, r2
 800ac96:	68ba      	ldr	r2, [r7, #8]
 800ac98:	440a      	add	r2, r1
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800ac9e:	7dfb      	ldrb	r3, [r7, #23]
 800aca0:	1c5a      	adds	r2, r3, #1
 800aca2:	75fa      	strb	r2, [r7, #23]
 800aca4:	461a      	mov	r2, r3
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	4413      	add	r3, r2
 800acaa:	2200      	movs	r2, #0
 800acac:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d1e8      	bne.n	800ac88 <USBD_GetString+0x4e>
    }
  }
}
 800acb6:	bf00      	nop
 800acb8:	3718      	adds	r7, #24
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}

0800acbe <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800acbe:	b480      	push	{r7}
 800acc0:	b085      	sub	sp, #20
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800acc6:	2300      	movs	r3, #0
 800acc8:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800acca:	e005      	b.n	800acd8 <USBD_GetLen+0x1a>
  {
    len++;
 800accc:	7bfb      	ldrb	r3, [r7, #15]
 800acce:	3301      	adds	r3, #1
 800acd0:	73fb      	strb	r3, [r7, #15]
    buf++;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	3301      	adds	r3, #1
 800acd6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	781b      	ldrb	r3, [r3, #0]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d1f5      	bne.n	800accc <USBD_GetLen+0xe>
  }

  return len;
 800ace0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3714      	adds	r7, #20
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bc80      	pop	{r7}
 800acea:	4770      	bx	lr

0800acec <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	60b9      	str	r1, [r7, #8]
 800acf6:	4613      	mov	r3, r2
 800acf8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	2202      	movs	r2, #2
 800acfe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ad02:	88fa      	ldrh	r2, [r7, #6]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ad08:	88fa      	ldrh	r2, [r7, #6]
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad0e:	88fb      	ldrh	r3, [r7, #6]
 800ad10:	68ba      	ldr	r2, [r7, #8]
 800ad12:	2100      	movs	r1, #0
 800ad14:	68f8      	ldr	r0, [r7, #12]
 800ad16:	f000 fc7d 	bl	800b614 <USBD_LL_Transmit>

  return USBD_OK;
 800ad1a:	2300      	movs	r3, #0
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3710      	adds	r7, #16
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b084      	sub	sp, #16
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	60f8      	str	r0, [r7, #12]
 800ad2c:	60b9      	str	r1, [r7, #8]
 800ad2e:	4613      	mov	r3, r2
 800ad30:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ad32:	88fb      	ldrh	r3, [r7, #6]
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	2100      	movs	r1, #0
 800ad38:	68f8      	ldr	r0, [r7, #12]
 800ad3a:	f000 fc6b 	bl	800b614 <USBD_LL_Transmit>

  return USBD_OK;
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3710      	adds	r7, #16
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	4613      	mov	r3, r2
 800ad54:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2203      	movs	r2, #3
 800ad5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ad5e:	88fa      	ldrh	r2, [r7, #6]
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ad66:	88fa      	ldrh	r2, [r7, #6]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad6e:	88fb      	ldrh	r3, [r7, #6]
 800ad70:	68ba      	ldr	r2, [r7, #8]
 800ad72:	2100      	movs	r1, #0
 800ad74:	68f8      	ldr	r0, [r7, #12]
 800ad76:	f000 fc70 	bl	800b65a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3710      	adds	r7, #16
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b084      	sub	sp, #16
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	60b9      	str	r1, [r7, #8]
 800ad8e:	4613      	mov	r3, r2
 800ad90:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ad92:	88fb      	ldrh	r3, [r7, #6]
 800ad94:	68ba      	ldr	r2, [r7, #8]
 800ad96:	2100      	movs	r1, #0
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f000 fc5e 	bl	800b65a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ad9e:	2300      	movs	r3, #0
}
 800ada0:	4618      	mov	r0, r3
 800ada2:	3710      	adds	r7, #16
 800ada4:	46bd      	mov	sp, r7
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b082      	sub	sp, #8
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2204      	movs	r2, #4
 800adb4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800adb8:	2300      	movs	r3, #0
 800adba:	2200      	movs	r2, #0
 800adbc:	2100      	movs	r1, #0
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fc28 	bl	800b614 <USBD_LL_Transmit>

  return USBD_OK;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3708      	adds	r7, #8
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800adce:	b580      	push	{r7, lr}
 800add0:	b082      	sub	sp, #8
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2205      	movs	r2, #5
 800adda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800adde:	2300      	movs	r3, #0
 800ade0:	2200      	movs	r2, #0
 800ade2:	2100      	movs	r1, #0
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 fc38 	bl	800b65a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800adea:	2300      	movs	r3, #0
}
 800adec:	4618      	mov	r0, r3
 800adee:	3708      	adds	r7, #8
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800adf8:	2200      	movs	r2, #0
 800adfa:	4912      	ldr	r1, [pc, #72]	@ (800ae44 <MX_USB_DEVICE_Init+0x50>)
 800adfc:	4812      	ldr	r0, [pc, #72]	@ (800ae48 <MX_USB_DEVICE_Init+0x54>)
 800adfe:	f7fe ff62 	bl	8009cc6 <USBD_Init>
 800ae02:	4603      	mov	r3, r0
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d001      	beq.n	800ae0c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ae08:	f7f6 ff52 	bl	8001cb0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ae0c:	490f      	ldr	r1, [pc, #60]	@ (800ae4c <MX_USB_DEVICE_Init+0x58>)
 800ae0e:	480e      	ldr	r0, [pc, #56]	@ (800ae48 <MX_USB_DEVICE_Init+0x54>)
 800ae10:	f7fe ff84 	bl	8009d1c <USBD_RegisterClass>
 800ae14:	4603      	mov	r3, r0
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d001      	beq.n	800ae1e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ae1a:	f7f6 ff49 	bl	8001cb0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ae1e:	490c      	ldr	r1, [pc, #48]	@ (800ae50 <MX_USB_DEVICE_Init+0x5c>)
 800ae20:	4809      	ldr	r0, [pc, #36]	@ (800ae48 <MX_USB_DEVICE_Init+0x54>)
 800ae22:	f7fe feb5 	bl	8009b90 <USBD_CDC_RegisterInterface>
 800ae26:	4603      	mov	r3, r0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d001      	beq.n	800ae30 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ae2c:	f7f6 ff40 	bl	8001cb0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ae30:	4805      	ldr	r0, [pc, #20]	@ (800ae48 <MX_USB_DEVICE_Init+0x54>)
 800ae32:	f7fe ff8c 	bl	8009d4e <USBD_Start>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d001      	beq.n	800ae40 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ae3c:	f7f6 ff38 	bl	8001cb0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ae40:	bf00      	nop
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	2000012c 	.word	0x2000012c
 800ae48:	2000045c 	.word	0x2000045c
 800ae4c:	20000018 	.word	0x20000018
 800ae50:	2000011c 	.word	0x2000011c

0800ae54 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ae58:	2200      	movs	r2, #0
 800ae5a:	4905      	ldr	r1, [pc, #20]	@ (800ae70 <CDC_Init_FS+0x1c>)
 800ae5c:	4805      	ldr	r0, [pc, #20]	@ (800ae74 <CDC_Init_FS+0x20>)
 800ae5e:	f7fe fead 	bl	8009bbc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ae62:	4905      	ldr	r1, [pc, #20]	@ (800ae78 <CDC_Init_FS+0x24>)
 800ae64:	4803      	ldr	r0, [pc, #12]	@ (800ae74 <CDC_Init_FS+0x20>)
 800ae66:	f7fe fec2 	bl	8009bee <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ae6a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	bd80      	pop	{r7, pc}
 800ae70:	20000ba8 	.word	0x20000ba8
 800ae74:	2000045c 	.word	0x2000045c
 800ae78:	200007a8 	.word	0x200007a8

0800ae7c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ae80:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bc80      	pop	{r7}
 800ae88:	4770      	bx	lr
	...

0800ae8c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	4603      	mov	r3, r0
 800ae94:	6039      	str	r1, [r7, #0]
 800ae96:	71fb      	strb	r3, [r7, #7]
 800ae98:	4613      	mov	r3, r2
 800ae9a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ae9c:	79fb      	ldrb	r3, [r7, #7]
 800ae9e:	2b23      	cmp	r3, #35	@ 0x23
 800aea0:	d84a      	bhi.n	800af38 <CDC_Control_FS+0xac>
 800aea2:	a201      	add	r2, pc, #4	@ (adr r2, 800aea8 <CDC_Control_FS+0x1c>)
 800aea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea8:	0800af39 	.word	0x0800af39
 800aeac:	0800af39 	.word	0x0800af39
 800aeb0:	0800af39 	.word	0x0800af39
 800aeb4:	0800af39 	.word	0x0800af39
 800aeb8:	0800af39 	.word	0x0800af39
 800aebc:	0800af39 	.word	0x0800af39
 800aec0:	0800af39 	.word	0x0800af39
 800aec4:	0800af39 	.word	0x0800af39
 800aec8:	0800af39 	.word	0x0800af39
 800aecc:	0800af39 	.word	0x0800af39
 800aed0:	0800af39 	.word	0x0800af39
 800aed4:	0800af39 	.word	0x0800af39
 800aed8:	0800af39 	.word	0x0800af39
 800aedc:	0800af39 	.word	0x0800af39
 800aee0:	0800af39 	.word	0x0800af39
 800aee4:	0800af39 	.word	0x0800af39
 800aee8:	0800af39 	.word	0x0800af39
 800aeec:	0800af39 	.word	0x0800af39
 800aef0:	0800af39 	.word	0x0800af39
 800aef4:	0800af39 	.word	0x0800af39
 800aef8:	0800af39 	.word	0x0800af39
 800aefc:	0800af39 	.word	0x0800af39
 800af00:	0800af39 	.word	0x0800af39
 800af04:	0800af39 	.word	0x0800af39
 800af08:	0800af39 	.word	0x0800af39
 800af0c:	0800af39 	.word	0x0800af39
 800af10:	0800af39 	.word	0x0800af39
 800af14:	0800af39 	.word	0x0800af39
 800af18:	0800af39 	.word	0x0800af39
 800af1c:	0800af39 	.word	0x0800af39
 800af20:	0800af39 	.word	0x0800af39
 800af24:	0800af39 	.word	0x0800af39
 800af28:	0800af39 	.word	0x0800af39
 800af2c:	0800af39 	.word	0x0800af39
 800af30:	0800af39 	.word	0x0800af39
 800af34:	0800af39 	.word	0x0800af39
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800af38:	bf00      	nop
  }

  return (USBD_OK);
 800af3a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	370c      	adds	r7, #12
 800af40:	46bd      	mov	sp, r7
 800af42:	bc80      	pop	{r7}
 800af44:	4770      	bx	lr
 800af46:	bf00      	nop

0800af48 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
 800af50:	6039      	str	r1, [r7, #0]
    uint32_t len = *Len;
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	60fb      	str	r3, [r7, #12]

    if (len > USB_RX_BUFFER_SIZE)
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	2b80      	cmp	r3, #128	@ 0x80
 800af5c:	d901      	bls.n	800af62 <CDC_Receive_FS+0x1a>
        len = USB_RX_BUFFER_SIZE;   // hard cap
 800af5e:	2380      	movs	r3, #128	@ 0x80
 800af60:	60fb      	str	r3, [r7, #12]

    memcpy(usb_rx_buffer, Buf, len);
 800af62:	68fa      	ldr	r2, [r7, #12]
 800af64:	6879      	ldr	r1, [r7, #4]
 800af66:	480a      	ldr	r0, [pc, #40]	@ (800af90 <CDC_Receive_FS+0x48>)
 800af68:	f001 fa3e 	bl	800c3e8 <memcpy>
    usb_rx_length = len;
 800af6c:	4a09      	ldr	r2, [pc, #36]	@ (800af94 <CDC_Receive_FS+0x4c>)
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	6013      	str	r3, [r2, #0]
    usb_rx_flag = 1;
 800af72:	4b09      	ldr	r3, [pc, #36]	@ (800af98 <CDC_Receive_FS+0x50>)
 800af74:	2201      	movs	r2, #1
 800af76:	701a      	strb	r2, [r3, #0]

    // Re-arm USB reception
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800af78:	4908      	ldr	r1, [pc, #32]	@ (800af9c <CDC_Receive_FS+0x54>)
 800af7a:	4809      	ldr	r0, [pc, #36]	@ (800afa0 <CDC_Receive_FS+0x58>)
 800af7c:	f7fe fe37 	bl	8009bee <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800af80:	4807      	ldr	r0, [pc, #28]	@ (800afa0 <CDC_Receive_FS+0x58>)
 800af82:	f7fe fe76 	bl	8009c72 <USBD_CDC_ReceivePacket>

    return USBD_OK;
 800af86:	2300      	movs	r3, #0
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}
 800af90:	20000720 	.word	0x20000720
 800af94:	200007a0 	.word	0x200007a0
 800af98:	200007a4 	.word	0x200007a4
 800af9c:	200007a8 	.word	0x200007a8
 800afa0:	2000045c 	.word	0x2000045c

0800afa4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	460b      	mov	r3, r1
 800afae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800afb0:	2300      	movs	r3, #0
 800afb2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800afb4:	4b0d      	ldr	r3, [pc, #52]	@ (800afec <CDC_Transmit_FS+0x48>)
 800afb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800afba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d001      	beq.n	800afca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800afc6:	2301      	movs	r3, #1
 800afc8:	e00b      	b.n	800afe2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800afca:	887b      	ldrh	r3, [r7, #2]
 800afcc:	461a      	mov	r2, r3
 800afce:	6879      	ldr	r1, [r7, #4]
 800afd0:	4806      	ldr	r0, [pc, #24]	@ (800afec <CDC_Transmit_FS+0x48>)
 800afd2:	f7fe fdf3 	bl	8009bbc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800afd6:	4805      	ldr	r0, [pc, #20]	@ (800afec <CDC_Transmit_FS+0x48>)
 800afd8:	f7fe fe1c 	bl	8009c14 <USBD_CDC_TransmitPacket>
 800afdc:	4603      	mov	r3, r0
 800afde:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800afe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3710      	adds	r7, #16
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	2000045c 	.word	0x2000045c

0800aff0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b083      	sub	sp, #12
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	4603      	mov	r3, r0
 800aff8:	6039      	str	r1, [r7, #0]
 800affa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	2212      	movs	r2, #18
 800b000:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b002:	4b03      	ldr	r3, [pc, #12]	@ (800b010 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b004:	4618      	mov	r0, r3
 800b006:	370c      	adds	r7, #12
 800b008:	46bd      	mov	sp, r7
 800b00a:	bc80      	pop	{r7}
 800b00c:	4770      	bx	lr
 800b00e:	bf00      	nop
 800b010:	20000148 	.word	0x20000148

0800b014 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	4603      	mov	r3, r0
 800b01c:	6039      	str	r1, [r7, #0]
 800b01e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	2204      	movs	r2, #4
 800b024:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b026:	4b03      	ldr	r3, [pc, #12]	@ (800b034 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b028:	4618      	mov	r0, r3
 800b02a:	370c      	adds	r7, #12
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bc80      	pop	{r7}
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	2000015c 	.word	0x2000015c

0800b038 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	4603      	mov	r3, r0
 800b040:	6039      	str	r1, [r7, #0]
 800b042:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b044:	79fb      	ldrb	r3, [r7, #7]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d105      	bne.n	800b056 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b04a:	683a      	ldr	r2, [r7, #0]
 800b04c:	4907      	ldr	r1, [pc, #28]	@ (800b06c <USBD_FS_ProductStrDescriptor+0x34>)
 800b04e:	4808      	ldr	r0, [pc, #32]	@ (800b070 <USBD_FS_ProductStrDescriptor+0x38>)
 800b050:	f7ff fdf3 	bl	800ac3a <USBD_GetString>
 800b054:	e004      	b.n	800b060 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b056:	683a      	ldr	r2, [r7, #0]
 800b058:	4904      	ldr	r1, [pc, #16]	@ (800b06c <USBD_FS_ProductStrDescriptor+0x34>)
 800b05a:	4805      	ldr	r0, [pc, #20]	@ (800b070 <USBD_FS_ProductStrDescriptor+0x38>)
 800b05c:	f7ff fded 	bl	800ac3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800b060:	4b02      	ldr	r3, [pc, #8]	@ (800b06c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b062:	4618      	mov	r0, r3
 800b064:	3708      	adds	r7, #8
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}
 800b06a:	bf00      	nop
 800b06c:	20000fa8 	.word	0x20000fa8
 800b070:	0800e62c 	.word	0x0800e62c

0800b074 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	4603      	mov	r3, r0
 800b07c:	6039      	str	r1, [r7, #0]
 800b07e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b080:	683a      	ldr	r2, [r7, #0]
 800b082:	4904      	ldr	r1, [pc, #16]	@ (800b094 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b084:	4804      	ldr	r0, [pc, #16]	@ (800b098 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b086:	f7ff fdd8 	bl	800ac3a <USBD_GetString>
  return USBD_StrDesc;
 800b08a:	4b02      	ldr	r3, [pc, #8]	@ (800b094 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	3708      	adds	r7, #8
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}
 800b094:	20000fa8 	.word	0x20000fa8
 800b098:	0800e644 	.word	0x0800e644

0800b09c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	b082      	sub	sp, #8
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	6039      	str	r1, [r7, #0]
 800b0a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	221a      	movs	r2, #26
 800b0ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b0ae:	f000 f843 	bl	800b138 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b0b2:	4b02      	ldr	r3, [pc, #8]	@ (800b0bc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3708      	adds	r7, #8
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	20000160 	.word	0x20000160

0800b0c0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b082      	sub	sp, #8
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	4603      	mov	r3, r0
 800b0c8:	6039      	str	r1, [r7, #0]
 800b0ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b0cc:	79fb      	ldrb	r3, [r7, #7]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d105      	bne.n	800b0de <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b0d2:	683a      	ldr	r2, [r7, #0]
 800b0d4:	4907      	ldr	r1, [pc, #28]	@ (800b0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b0d6:	4808      	ldr	r0, [pc, #32]	@ (800b0f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b0d8:	f7ff fdaf 	bl	800ac3a <USBD_GetString>
 800b0dc:	e004      	b.n	800b0e8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b0de:	683a      	ldr	r2, [r7, #0]
 800b0e0:	4904      	ldr	r1, [pc, #16]	@ (800b0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b0e2:	4805      	ldr	r0, [pc, #20]	@ (800b0f8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b0e4:	f7ff fda9 	bl	800ac3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0e8:	4b02      	ldr	r3, [pc, #8]	@ (800b0f4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	3708      	adds	r7, #8
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	20000fa8 	.word	0x20000fa8
 800b0f8:	0800e658 	.word	0x0800e658

0800b0fc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	4603      	mov	r3, r0
 800b104:	6039      	str	r1, [r7, #0]
 800b106:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b108:	79fb      	ldrb	r3, [r7, #7]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d105      	bne.n	800b11a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b10e:	683a      	ldr	r2, [r7, #0]
 800b110:	4907      	ldr	r1, [pc, #28]	@ (800b130 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b112:	4808      	ldr	r0, [pc, #32]	@ (800b134 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b114:	f7ff fd91 	bl	800ac3a <USBD_GetString>
 800b118:	e004      	b.n	800b124 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b11a:	683a      	ldr	r2, [r7, #0]
 800b11c:	4904      	ldr	r1, [pc, #16]	@ (800b130 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b11e:	4805      	ldr	r0, [pc, #20]	@ (800b134 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b120:	f7ff fd8b 	bl	800ac3a <USBD_GetString>
  }
  return USBD_StrDesc;
 800b124:	4b02      	ldr	r3, [pc, #8]	@ (800b130 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b126:	4618      	mov	r0, r3
 800b128:	3708      	adds	r7, #8
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}
 800b12e:	bf00      	nop
 800b130:	20000fa8 	.word	0x20000fa8
 800b134:	0800e664 	.word	0x0800e664

0800b138 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b13e:	4b0f      	ldr	r3, [pc, #60]	@ (800b17c <Get_SerialNum+0x44>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b144:	4b0e      	ldr	r3, [pc, #56]	@ (800b180 <Get_SerialNum+0x48>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b14a:	4b0e      	ldr	r3, [pc, #56]	@ (800b184 <Get_SerialNum+0x4c>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b150:	68fa      	ldr	r2, [r7, #12]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	4413      	add	r3, r2
 800b156:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d009      	beq.n	800b172 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b15e:	2208      	movs	r2, #8
 800b160:	4909      	ldr	r1, [pc, #36]	@ (800b188 <Get_SerialNum+0x50>)
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	f000 f814 	bl	800b190 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b168:	2204      	movs	r2, #4
 800b16a:	4908      	ldr	r1, [pc, #32]	@ (800b18c <Get_SerialNum+0x54>)
 800b16c:	68b8      	ldr	r0, [r7, #8]
 800b16e:	f000 f80f 	bl	800b190 <IntToUnicode>
  }
}
 800b172:	bf00      	nop
 800b174:	3710      	adds	r7, #16
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	1ffff7e8 	.word	0x1ffff7e8
 800b180:	1ffff7ec 	.word	0x1ffff7ec
 800b184:	1ffff7f0 	.word	0x1ffff7f0
 800b188:	20000162 	.word	0x20000162
 800b18c:	20000172 	.word	0x20000172

0800b190 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b190:	b480      	push	{r7}
 800b192:	b087      	sub	sp, #28
 800b194:	af00      	add	r7, sp, #0
 800b196:	60f8      	str	r0, [r7, #12]
 800b198:	60b9      	str	r1, [r7, #8]
 800b19a:	4613      	mov	r3, r2
 800b19c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b19e:	2300      	movs	r3, #0
 800b1a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	75fb      	strb	r3, [r7, #23]
 800b1a6:	e027      	b.n	800b1f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	0f1b      	lsrs	r3, r3, #28
 800b1ac:	2b09      	cmp	r3, #9
 800b1ae:	d80b      	bhi.n	800b1c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	0f1b      	lsrs	r3, r3, #28
 800b1b4:	b2da      	uxtb	r2, r3
 800b1b6:	7dfb      	ldrb	r3, [r7, #23]
 800b1b8:	005b      	lsls	r3, r3, #1
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	440b      	add	r3, r1
 800b1c0:	3230      	adds	r2, #48	@ 0x30
 800b1c2:	b2d2      	uxtb	r2, r2
 800b1c4:	701a      	strb	r2, [r3, #0]
 800b1c6:	e00a      	b.n	800b1de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	0f1b      	lsrs	r3, r3, #28
 800b1cc:	b2da      	uxtb	r2, r3
 800b1ce:	7dfb      	ldrb	r3, [r7, #23]
 800b1d0:	005b      	lsls	r3, r3, #1
 800b1d2:	4619      	mov	r1, r3
 800b1d4:	68bb      	ldr	r3, [r7, #8]
 800b1d6:	440b      	add	r3, r1
 800b1d8:	3237      	adds	r2, #55	@ 0x37
 800b1da:	b2d2      	uxtb	r2, r2
 800b1dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	011b      	lsls	r3, r3, #4
 800b1e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b1e4:	7dfb      	ldrb	r3, [r7, #23]
 800b1e6:	005b      	lsls	r3, r3, #1
 800b1e8:	3301      	adds	r3, #1
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	4413      	add	r3, r2
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b1f2:	7dfb      	ldrb	r3, [r7, #23]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	75fb      	strb	r3, [r7, #23]
 800b1f8:	7dfa      	ldrb	r2, [r7, #23]
 800b1fa:	79fb      	ldrb	r3, [r7, #7]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d3d3      	bcc.n	800b1a8 <IntToUnicode+0x18>
  }
}
 800b200:	bf00      	nop
 800b202:	bf00      	nop
 800b204:	371c      	adds	r7, #28
 800b206:	46bd      	mov	sp, r7
 800b208:	bc80      	pop	{r7}
 800b20a:	4770      	bx	lr

0800b20c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	4a0d      	ldr	r2, [pc, #52]	@ (800b250 <HAL_PCD_MspInit+0x44>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d113      	bne.n	800b246 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b21e:	4b0d      	ldr	r3, [pc, #52]	@ (800b254 <HAL_PCD_MspInit+0x48>)
 800b220:	69db      	ldr	r3, [r3, #28]
 800b222:	4a0c      	ldr	r2, [pc, #48]	@ (800b254 <HAL_PCD_MspInit+0x48>)
 800b224:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b228:	61d3      	str	r3, [r2, #28]
 800b22a:	4b0a      	ldr	r3, [pc, #40]	@ (800b254 <HAL_PCD_MspInit+0x48>)
 800b22c:	69db      	ldr	r3, [r3, #28]
 800b22e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b232:	60fb      	str	r3, [r7, #12]
 800b234:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b236:	2200      	movs	r2, #0
 800b238:	2100      	movs	r1, #0
 800b23a:	2014      	movs	r0, #20
 800b23c:	f7f7 fb2d 	bl	800289a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b240:	2014      	movs	r0, #20
 800b242:	f7f7 fb46 	bl	80028d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b246:	bf00      	nop
 800b248:	3710      	adds	r7, #16
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}
 800b24e:	bf00      	nop
 800b250:	40005c00 	.word	0x40005c00
 800b254:	40021000 	.word	0x40021000

0800b258 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800b26c:	4619      	mov	r1, r3
 800b26e:	4610      	mov	r0, r2
 800b270:	f7fe fdb5 	bl	8009dde <USBD_LL_SetupStage>
}
 800b274:	bf00      	nop
 800b276:	3708      	adds	r7, #8
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	460b      	mov	r3, r1
 800b286:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800b28e:	78fa      	ldrb	r2, [r7, #3]
 800b290:	6879      	ldr	r1, [r7, #4]
 800b292:	4613      	mov	r3, r2
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4413      	add	r3, r2
 800b298:	00db      	lsls	r3, r3, #3
 800b29a:	440b      	add	r3, r1
 800b29c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b2a0:	681a      	ldr	r2, [r3, #0]
 800b2a2:	78fb      	ldrb	r3, [r7, #3]
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	f7fe fde7 	bl	8009e78 <USBD_LL_DataOutStage>
}
 800b2aa:	bf00      	nop
 800b2ac:	3708      	adds	r7, #8
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}

0800b2b2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2b2:	b580      	push	{r7, lr}
 800b2b4:	b082      	sub	sp, #8
 800b2b6:	af00      	add	r7, sp, #0
 800b2b8:	6078      	str	r0, [r7, #4]
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800b2c4:	78fa      	ldrb	r2, [r7, #3]
 800b2c6:	6879      	ldr	r1, [r7, #4]
 800b2c8:	4613      	mov	r3, r2
 800b2ca:	009b      	lsls	r3, r3, #2
 800b2cc:	4413      	add	r3, r2
 800b2ce:	00db      	lsls	r3, r3, #3
 800b2d0:	440b      	add	r3, r1
 800b2d2:	3324      	adds	r3, #36	@ 0x24
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	78fb      	ldrb	r3, [r7, #3]
 800b2d8:	4619      	mov	r1, r3
 800b2da:	f7fe fe3e 	bl	8009f5a <USBD_LL_DataInStage>
}
 800b2de:	bf00      	nop
 800b2e0:	3708      	adds	r7, #8
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}

0800b2e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2e6:	b580      	push	{r7, lr}
 800b2e8:	b082      	sub	sp, #8
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7fe ff4e 	bl	800a196 <USBD_LL_SOF>
}
 800b2fa:	bf00      	nop
 800b2fc:	3708      	adds	r7, #8
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}

0800b302 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b302:	b580      	push	{r7, lr}
 800b304:	b084      	sub	sp, #16
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b30a:	2301      	movs	r3, #1
 800b30c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	799b      	ldrb	r3, [r3, #6]
 800b312:	2b02      	cmp	r3, #2
 800b314:	d001      	beq.n	800b31a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b316:	f7f6 fccb 	bl	8001cb0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b320:	7bfa      	ldrb	r2, [r7, #15]
 800b322:	4611      	mov	r1, r2
 800b324:	4618      	mov	r0, r3
 800b326:	f7fe fefe 	bl	800a126 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b330:	4618      	mov	r0, r3
 800b332:	f7fe feb7 	bl	800a0a4 <USBD_LL_Reset>
}
 800b336:	bf00      	nop
 800b338:	3710      	adds	r7, #16
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}
	...

0800b340 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b082      	sub	sp, #8
 800b344:	af00      	add	r7, sp, #0
 800b346:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b34e:	4618      	mov	r0, r3
 800b350:	f7fe fef8 	bl	800a144 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	7a9b      	ldrb	r3, [r3, #10]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d005      	beq.n	800b368 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b35c:	4b04      	ldr	r3, [pc, #16]	@ (800b370 <HAL_PCD_SuspendCallback+0x30>)
 800b35e:	691b      	ldr	r3, [r3, #16]
 800b360:	4a03      	ldr	r2, [pc, #12]	@ (800b370 <HAL_PCD_SuspendCallback+0x30>)
 800b362:	f043 0306 	orr.w	r3, r3, #6
 800b366:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b368:	bf00      	nop
 800b36a:	3708      	adds	r7, #8
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	e000ed00 	.word	0xe000ed00

0800b374 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b082      	sub	sp, #8
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b382:	4618      	mov	r0, r3
 800b384:	f7fe fef2 	bl	800a16c <USBD_LL_Resume>
}
 800b388:	bf00      	nop
 800b38a:	3708      	adds	r7, #8
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}

0800b390 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b082      	sub	sp, #8
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b398:	4a28      	ldr	r2, [pc, #160]	@ (800b43c <USBD_LL_Init+0xac>)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	4a26      	ldr	r2, [pc, #152]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3a4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b3a8:	4b24      	ldr	r3, [pc, #144]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3aa:	4a25      	ldr	r2, [pc, #148]	@ (800b440 <USBD_LL_Init+0xb0>)
 800b3ac:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b3ae:	4b23      	ldr	r3, [pc, #140]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3b0:	2208      	movs	r2, #8
 800b3b2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b3b4:	4b21      	ldr	r3, [pc, #132]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3b6:	2202      	movs	r2, #2
 800b3b8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b3ba:	4b20      	ldr	r3, [pc, #128]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3bc:	2200      	movs	r2, #0
 800b3be:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b3c0:	4b1e      	ldr	r3, [pc, #120]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b3c6:	4b1d      	ldr	r3, [pc, #116]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b3cc:	481b      	ldr	r0, [pc, #108]	@ (800b43c <USBD_LL_Init+0xac>)
 800b3ce:	f7f8 ff6c 	bl	80042aa <HAL_PCD_Init>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d001      	beq.n	800b3dc <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b3d8:	f7f6 fc6a 	bl	8001cb0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b3e2:	2318      	movs	r3, #24
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	2100      	movs	r1, #0
 800b3e8:	f7fa fc7d 	bl	8005ce6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b3f2:	2358      	movs	r3, #88	@ 0x58
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	2180      	movs	r1, #128	@ 0x80
 800b3f8:	f7fa fc75 	bl	8005ce6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b402:	23c0      	movs	r3, #192	@ 0xc0
 800b404:	2200      	movs	r2, #0
 800b406:	2181      	movs	r1, #129	@ 0x81
 800b408:	f7fa fc6d 	bl	8005ce6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b412:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800b416:	2200      	movs	r2, #0
 800b418:	2101      	movs	r1, #1
 800b41a:	f7fa fc64 	bl	8005ce6 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b424:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b428:	2200      	movs	r2, #0
 800b42a:	2182      	movs	r1, #130	@ 0x82
 800b42c:	f7fa fc5b 	bl	8005ce6 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b430:	2300      	movs	r3, #0
}
 800b432:	4618      	mov	r0, r3
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}
 800b43a:	bf00      	nop
 800b43c:	200011a8 	.word	0x200011a8
 800b440:	40005c00 	.word	0x40005c00

0800b444 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b084      	sub	sp, #16
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b44c:	2300      	movs	r3, #0
 800b44e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b450:	2300      	movs	r3, #0
 800b452:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b45a:	4618      	mov	r0, r3
 800b45c:	f7f9 f81b 	bl	8004496 <HAL_PCD_Start>
 800b460:	4603      	mov	r3, r0
 800b462:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b464:	7bfb      	ldrb	r3, [r7, #15]
 800b466:	4618      	mov	r0, r3
 800b468:	f000 f94e 	bl	800b708 <USBD_Get_USB_Status>
 800b46c:	4603      	mov	r3, r0
 800b46e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b470:	7bbb      	ldrb	r3, [r7, #14]
}
 800b472:	4618      	mov	r0, r3
 800b474:	3710      	adds	r7, #16
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}

0800b47a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b47a:	b580      	push	{r7, lr}
 800b47c:	b084      	sub	sp, #16
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
 800b482:	4608      	mov	r0, r1
 800b484:	4611      	mov	r1, r2
 800b486:	461a      	mov	r2, r3
 800b488:	4603      	mov	r3, r0
 800b48a:	70fb      	strb	r3, [r7, #3]
 800b48c:	460b      	mov	r3, r1
 800b48e:	70bb      	strb	r3, [r7, #2]
 800b490:	4613      	mov	r3, r2
 800b492:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b494:	2300      	movs	r3, #0
 800b496:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b498:	2300      	movs	r3, #0
 800b49a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b4a2:	78bb      	ldrb	r3, [r7, #2]
 800b4a4:	883a      	ldrh	r2, [r7, #0]
 800b4a6:	78f9      	ldrb	r1, [r7, #3]
 800b4a8:	f7f9 f96f 	bl	800478a <HAL_PCD_EP_Open>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4b0:	7bfb      	ldrb	r3, [r7, #15]
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f000 f928 	bl	800b708 <USBD_Get_USB_Status>
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3710      	adds	r7, #16
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}

0800b4c6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4c6:	b580      	push	{r7, lr}
 800b4c8:	b084      	sub	sp, #16
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	6078      	str	r0, [r7, #4]
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b4e0:	78fa      	ldrb	r2, [r7, #3]
 800b4e2:	4611      	mov	r1, r2
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7f9 f9ad 	bl	8004844 <HAL_PCD_EP_Close>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4ee:	7bfb      	ldrb	r3, [r7, #15]
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f000 f909 	bl	800b708 <USBD_Get_USB_Status>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	3710      	adds	r7, #16
 800b500:	46bd      	mov	sp, r7
 800b502:	bd80      	pop	{r7, pc}

0800b504 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b084      	sub	sp, #16
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	460b      	mov	r3, r1
 800b50e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b510:	2300      	movs	r3, #0
 800b512:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b514:	2300      	movs	r3, #0
 800b516:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b51e:	78fa      	ldrb	r2, [r7, #3]
 800b520:	4611      	mov	r1, r2
 800b522:	4618      	mov	r0, r3
 800b524:	f7f9 fa55 	bl	80049d2 <HAL_PCD_EP_SetStall>
 800b528:	4603      	mov	r3, r0
 800b52a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b52c:	7bfb      	ldrb	r3, [r7, #15]
 800b52e:	4618      	mov	r0, r3
 800b530:	f000 f8ea 	bl	800b708 <USBD_Get_USB_Status>
 800b534:	4603      	mov	r3, r0
 800b536:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b538:	7bbb      	ldrb	r3, [r7, #14]
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3710      	adds	r7, #16
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b084      	sub	sp, #16
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	460b      	mov	r3, r1
 800b54c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b54e:	2300      	movs	r3, #0
 800b550:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b552:	2300      	movs	r3, #0
 800b554:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b55c:	78fa      	ldrb	r2, [r7, #3]
 800b55e:	4611      	mov	r1, r2
 800b560:	4618      	mov	r0, r3
 800b562:	f7f9 fa96 	bl	8004a92 <HAL_PCD_EP_ClrStall>
 800b566:	4603      	mov	r3, r0
 800b568:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b56a:	7bfb      	ldrb	r3, [r7, #15]
 800b56c:	4618      	mov	r0, r3
 800b56e:	f000 f8cb 	bl	800b708 <USBD_Get_USB_Status>
 800b572:	4603      	mov	r3, r0
 800b574:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b576:	7bbb      	ldrb	r3, [r7, #14]
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3710      	adds	r7, #16
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}

0800b580 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b580:	b480      	push	{r7}
 800b582:	b085      	sub	sp, #20
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	460b      	mov	r3, r1
 800b58a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b592:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b594:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	da0b      	bge.n	800b5b4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b59c:	78fb      	ldrb	r3, [r7, #3]
 800b59e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b5a2:	68f9      	ldr	r1, [r7, #12]
 800b5a4:	4613      	mov	r3, r2
 800b5a6:	009b      	lsls	r3, r3, #2
 800b5a8:	4413      	add	r3, r2
 800b5aa:	00db      	lsls	r3, r3, #3
 800b5ac:	440b      	add	r3, r1
 800b5ae:	3312      	adds	r3, #18
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	e00b      	b.n	800b5cc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b5b4:	78fb      	ldrb	r3, [r7, #3]
 800b5b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b5ba:	68f9      	ldr	r1, [r7, #12]
 800b5bc:	4613      	mov	r3, r2
 800b5be:	009b      	lsls	r3, r3, #2
 800b5c0:	4413      	add	r3, r2
 800b5c2:	00db      	lsls	r3, r3, #3
 800b5c4:	440b      	add	r3, r1
 800b5c6:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800b5ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3714      	adds	r7, #20
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bc80      	pop	{r7}
 800b5d4:	4770      	bx	lr

0800b5d6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b5d6:	b580      	push	{r7, lr}
 800b5d8:	b084      	sub	sp, #16
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
 800b5de:	460b      	mov	r3, r1
 800b5e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b5f0:	78fa      	ldrb	r2, [r7, #3]
 800b5f2:	4611      	mov	r1, r2
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	f7f9 f8a4 	bl	8004742 <HAL_PCD_SetAddress>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5fe:	7bfb      	ldrb	r3, [r7, #15]
 800b600:	4618      	mov	r0, r3
 800b602:	f000 f881 	bl	800b708 <USBD_Get_USB_Status>
 800b606:	4603      	mov	r3, r0
 800b608:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b60a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3710      	adds	r7, #16
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}

0800b614 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b086      	sub	sp, #24
 800b618:	af00      	add	r7, sp, #0
 800b61a:	60f8      	str	r0, [r7, #12]
 800b61c:	607a      	str	r2, [r7, #4]
 800b61e:	461a      	mov	r2, r3
 800b620:	460b      	mov	r3, r1
 800b622:	72fb      	strb	r3, [r7, #11]
 800b624:	4613      	mov	r3, r2
 800b626:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b628:	2300      	movs	r3, #0
 800b62a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b62c:	2300      	movs	r3, #0
 800b62e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b636:	893b      	ldrh	r3, [r7, #8]
 800b638:	7af9      	ldrb	r1, [r7, #11]
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	f7f9 f992 	bl	8004964 <HAL_PCD_EP_Transmit>
 800b640:	4603      	mov	r3, r0
 800b642:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b644:	7dfb      	ldrb	r3, [r7, #23]
 800b646:	4618      	mov	r0, r3
 800b648:	f000 f85e 	bl	800b708 <USBD_Get_USB_Status>
 800b64c:	4603      	mov	r3, r0
 800b64e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b650:	7dbb      	ldrb	r3, [r7, #22]
}
 800b652:	4618      	mov	r0, r3
 800b654:	3718      	adds	r7, #24
 800b656:	46bd      	mov	sp, r7
 800b658:	bd80      	pop	{r7, pc}

0800b65a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b65a:	b580      	push	{r7, lr}
 800b65c:	b086      	sub	sp, #24
 800b65e:	af00      	add	r7, sp, #0
 800b660:	60f8      	str	r0, [r7, #12]
 800b662:	607a      	str	r2, [r7, #4]
 800b664:	461a      	mov	r2, r3
 800b666:	460b      	mov	r3, r1
 800b668:	72fb      	strb	r3, [r7, #11]
 800b66a:	4613      	mov	r3, r2
 800b66c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b66e:	2300      	movs	r3, #0
 800b670:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b672:	2300      	movs	r3, #0
 800b674:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800b67c:	893b      	ldrh	r3, [r7, #8]
 800b67e:	7af9      	ldrb	r1, [r7, #11]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	f7f9 f927 	bl	80048d4 <HAL_PCD_EP_Receive>
 800b686:	4603      	mov	r3, r0
 800b688:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b68a:	7dfb      	ldrb	r3, [r7, #23]
 800b68c:	4618      	mov	r0, r3
 800b68e:	f000 f83b 	bl	800b708 <USBD_Get_USB_Status>
 800b692:	4603      	mov	r3, r0
 800b694:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b696:	7dbb      	ldrb	r3, [r7, #22]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3718      	adds	r7, #24
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b082      	sub	sp, #8
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800b6b2:	78fa      	ldrb	r2, [r7, #3]
 800b6b4:	4611      	mov	r1, r2
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f7f9 f93d 	bl	8004936 <HAL_PCD_EP_GetRxCount>
 800b6bc:	4603      	mov	r3, r0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3708      	adds	r7, #8
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
	...

0800b6c8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b083      	sub	sp, #12
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b6d0:	4b02      	ldr	r3, [pc, #8]	@ (800b6dc <USBD_static_malloc+0x14>)
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	370c      	adds	r7, #12
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bc80      	pop	{r7}
 800b6da:	4770      	bx	lr
 800b6dc:	20001480 	.word	0x20001480

0800b6e0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b083      	sub	sp, #12
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]

}
 800b6e8:	bf00      	nop
 800b6ea:	370c      	adds	r7, #12
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bc80      	pop	{r7}
 800b6f0:	4770      	bx	lr

0800b6f2 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b083      	sub	sp, #12
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
 800b6fa:	460b      	mov	r3, r1
 800b6fc:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b6fe:	bf00      	nop
 800b700:	370c      	adds	r7, #12
 800b702:	46bd      	mov	sp, r7
 800b704:	bc80      	pop	{r7}
 800b706:	4770      	bx	lr

0800b708 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b708:	b480      	push	{r7}
 800b70a:	b085      	sub	sp, #20
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	4603      	mov	r3, r0
 800b710:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b712:	2300      	movs	r3, #0
 800b714:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b716:	79fb      	ldrb	r3, [r7, #7]
 800b718:	2b03      	cmp	r3, #3
 800b71a:	d817      	bhi.n	800b74c <USBD_Get_USB_Status+0x44>
 800b71c:	a201      	add	r2, pc, #4	@ (adr r2, 800b724 <USBD_Get_USB_Status+0x1c>)
 800b71e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b722:	bf00      	nop
 800b724:	0800b735 	.word	0x0800b735
 800b728:	0800b73b 	.word	0x0800b73b
 800b72c:	0800b741 	.word	0x0800b741
 800b730:	0800b747 	.word	0x0800b747
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b734:	2300      	movs	r3, #0
 800b736:	73fb      	strb	r3, [r7, #15]
    break;
 800b738:	e00b      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b73a:	2302      	movs	r3, #2
 800b73c:	73fb      	strb	r3, [r7, #15]
    break;
 800b73e:	e008      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b740:	2301      	movs	r3, #1
 800b742:	73fb      	strb	r3, [r7, #15]
    break;
 800b744:	e005      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b746:	2302      	movs	r3, #2
 800b748:	73fb      	strb	r3, [r7, #15]
    break;
 800b74a:	e002      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b74c:	2302      	movs	r3, #2
 800b74e:	73fb      	strb	r3, [r7, #15]
    break;
 800b750:	bf00      	nop
  }
  return usb_status;
 800b752:	7bfb      	ldrb	r3, [r7, #15]
}
 800b754:	4618      	mov	r0, r3
 800b756:	3714      	adds	r7, #20
 800b758:	46bd      	mov	sp, r7
 800b75a:	bc80      	pop	{r7}
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop

0800b760 <atoi>:
 800b760:	220a      	movs	r2, #10
 800b762:	2100      	movs	r1, #0
 800b764:	f000 bdd0 	b.w	800c308 <strtol>

0800b768 <__cvt>:
 800b768:	2b00      	cmp	r3, #0
 800b76a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b76e:	461d      	mov	r5, r3
 800b770:	bfbb      	ittet	lt
 800b772:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b776:	461d      	movlt	r5, r3
 800b778:	2300      	movge	r3, #0
 800b77a:	232d      	movlt	r3, #45	@ 0x2d
 800b77c:	b088      	sub	sp, #32
 800b77e:	4614      	mov	r4, r2
 800b780:	bfb8      	it	lt
 800b782:	4614      	movlt	r4, r2
 800b784:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b786:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b788:	7013      	strb	r3, [r2, #0]
 800b78a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b78c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b790:	f023 0820 	bic.w	r8, r3, #32
 800b794:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b798:	d005      	beq.n	800b7a6 <__cvt+0x3e>
 800b79a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b79e:	d100      	bne.n	800b7a2 <__cvt+0x3a>
 800b7a0:	3601      	adds	r6, #1
 800b7a2:	2302      	movs	r3, #2
 800b7a4:	e000      	b.n	800b7a8 <__cvt+0x40>
 800b7a6:	2303      	movs	r3, #3
 800b7a8:	aa07      	add	r2, sp, #28
 800b7aa:	9204      	str	r2, [sp, #16]
 800b7ac:	aa06      	add	r2, sp, #24
 800b7ae:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b7b2:	e9cd 3600 	strd	r3, r6, [sp]
 800b7b6:	4622      	mov	r2, r4
 800b7b8:	462b      	mov	r3, r5
 800b7ba:	f000 fead 	bl	800c518 <_dtoa_r>
 800b7be:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b7c2:	4607      	mov	r7, r0
 800b7c4:	d119      	bne.n	800b7fa <__cvt+0x92>
 800b7c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b7c8:	07db      	lsls	r3, r3, #31
 800b7ca:	d50e      	bpl.n	800b7ea <__cvt+0x82>
 800b7cc:	eb00 0906 	add.w	r9, r0, r6
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	4620      	mov	r0, r4
 800b7d6:	4629      	mov	r1, r5
 800b7d8:	f7f5 f8f0 	bl	80009bc <__aeabi_dcmpeq>
 800b7dc:	b108      	cbz	r0, 800b7e2 <__cvt+0x7a>
 800b7de:	f8cd 901c 	str.w	r9, [sp, #28]
 800b7e2:	2230      	movs	r2, #48	@ 0x30
 800b7e4:	9b07      	ldr	r3, [sp, #28]
 800b7e6:	454b      	cmp	r3, r9
 800b7e8:	d31e      	bcc.n	800b828 <__cvt+0xc0>
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	9b07      	ldr	r3, [sp, #28]
 800b7ee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b7f0:	1bdb      	subs	r3, r3, r7
 800b7f2:	6013      	str	r3, [r2, #0]
 800b7f4:	b008      	add	sp, #32
 800b7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b7fe:	eb00 0906 	add.w	r9, r0, r6
 800b802:	d1e5      	bne.n	800b7d0 <__cvt+0x68>
 800b804:	7803      	ldrb	r3, [r0, #0]
 800b806:	2b30      	cmp	r3, #48	@ 0x30
 800b808:	d10a      	bne.n	800b820 <__cvt+0xb8>
 800b80a:	2200      	movs	r2, #0
 800b80c:	2300      	movs	r3, #0
 800b80e:	4620      	mov	r0, r4
 800b810:	4629      	mov	r1, r5
 800b812:	f7f5 f8d3 	bl	80009bc <__aeabi_dcmpeq>
 800b816:	b918      	cbnz	r0, 800b820 <__cvt+0xb8>
 800b818:	f1c6 0601 	rsb	r6, r6, #1
 800b81c:	f8ca 6000 	str.w	r6, [sl]
 800b820:	f8da 3000 	ldr.w	r3, [sl]
 800b824:	4499      	add	r9, r3
 800b826:	e7d3      	b.n	800b7d0 <__cvt+0x68>
 800b828:	1c59      	adds	r1, r3, #1
 800b82a:	9107      	str	r1, [sp, #28]
 800b82c:	701a      	strb	r2, [r3, #0]
 800b82e:	e7d9      	b.n	800b7e4 <__cvt+0x7c>

0800b830 <__exponent>:
 800b830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b832:	2900      	cmp	r1, #0
 800b834:	bfb6      	itet	lt
 800b836:	232d      	movlt	r3, #45	@ 0x2d
 800b838:	232b      	movge	r3, #43	@ 0x2b
 800b83a:	4249      	neglt	r1, r1
 800b83c:	2909      	cmp	r1, #9
 800b83e:	7002      	strb	r2, [r0, #0]
 800b840:	7043      	strb	r3, [r0, #1]
 800b842:	dd29      	ble.n	800b898 <__exponent+0x68>
 800b844:	f10d 0307 	add.w	r3, sp, #7
 800b848:	461d      	mov	r5, r3
 800b84a:	270a      	movs	r7, #10
 800b84c:	fbb1 f6f7 	udiv	r6, r1, r7
 800b850:	461a      	mov	r2, r3
 800b852:	fb07 1416 	mls	r4, r7, r6, r1
 800b856:	3430      	adds	r4, #48	@ 0x30
 800b858:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b85c:	460c      	mov	r4, r1
 800b85e:	2c63      	cmp	r4, #99	@ 0x63
 800b860:	4631      	mov	r1, r6
 800b862:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b866:	dcf1      	bgt.n	800b84c <__exponent+0x1c>
 800b868:	3130      	adds	r1, #48	@ 0x30
 800b86a:	1e94      	subs	r4, r2, #2
 800b86c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b870:	4623      	mov	r3, r4
 800b872:	1c41      	adds	r1, r0, #1
 800b874:	42ab      	cmp	r3, r5
 800b876:	d30a      	bcc.n	800b88e <__exponent+0x5e>
 800b878:	f10d 0309 	add.w	r3, sp, #9
 800b87c:	1a9b      	subs	r3, r3, r2
 800b87e:	42ac      	cmp	r4, r5
 800b880:	bf88      	it	hi
 800b882:	2300      	movhi	r3, #0
 800b884:	3302      	adds	r3, #2
 800b886:	4403      	add	r3, r0
 800b888:	1a18      	subs	r0, r3, r0
 800b88a:	b003      	add	sp, #12
 800b88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b88e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b892:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b896:	e7ed      	b.n	800b874 <__exponent+0x44>
 800b898:	2330      	movs	r3, #48	@ 0x30
 800b89a:	3130      	adds	r1, #48	@ 0x30
 800b89c:	7083      	strb	r3, [r0, #2]
 800b89e:	70c1      	strb	r1, [r0, #3]
 800b8a0:	1d03      	adds	r3, r0, #4
 800b8a2:	e7f1      	b.n	800b888 <__exponent+0x58>

0800b8a4 <_printf_float>:
 800b8a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a8:	b091      	sub	sp, #68	@ 0x44
 800b8aa:	460c      	mov	r4, r1
 800b8ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b8b0:	4616      	mov	r6, r2
 800b8b2:	461f      	mov	r7, r3
 800b8b4:	4605      	mov	r5, r0
 800b8b6:	f000 fd85 	bl	800c3c4 <_localeconv_r>
 800b8ba:	6803      	ldr	r3, [r0, #0]
 800b8bc:	4618      	mov	r0, r3
 800b8be:	9308      	str	r3, [sp, #32]
 800b8c0:	f7f4 fc50 	bl	8000164 <strlen>
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	930e      	str	r3, [sp, #56]	@ 0x38
 800b8c8:	f8d8 3000 	ldr.w	r3, [r8]
 800b8cc:	9009      	str	r0, [sp, #36]	@ 0x24
 800b8ce:	3307      	adds	r3, #7
 800b8d0:	f023 0307 	bic.w	r3, r3, #7
 800b8d4:	f103 0208 	add.w	r2, r3, #8
 800b8d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b8dc:	f8d4 b000 	ldr.w	fp, [r4]
 800b8e0:	f8c8 2000 	str.w	r2, [r8]
 800b8e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b8e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b8ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b8ee:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b8f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b8f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b8fa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b8fe:	4b9c      	ldr	r3, [pc, #624]	@ (800bb70 <_printf_float+0x2cc>)
 800b900:	f7f5 f88e 	bl	8000a20 <__aeabi_dcmpun>
 800b904:	bb70      	cbnz	r0, 800b964 <_printf_float+0xc0>
 800b906:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b90a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b90e:	4b98      	ldr	r3, [pc, #608]	@ (800bb70 <_printf_float+0x2cc>)
 800b910:	f7f5 f868 	bl	80009e4 <__aeabi_dcmple>
 800b914:	bb30      	cbnz	r0, 800b964 <_printf_float+0xc0>
 800b916:	2200      	movs	r2, #0
 800b918:	2300      	movs	r3, #0
 800b91a:	4640      	mov	r0, r8
 800b91c:	4649      	mov	r1, r9
 800b91e:	f7f5 f857 	bl	80009d0 <__aeabi_dcmplt>
 800b922:	b110      	cbz	r0, 800b92a <_printf_float+0x86>
 800b924:	232d      	movs	r3, #45	@ 0x2d
 800b926:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b92a:	4a92      	ldr	r2, [pc, #584]	@ (800bb74 <_printf_float+0x2d0>)
 800b92c:	4b92      	ldr	r3, [pc, #584]	@ (800bb78 <_printf_float+0x2d4>)
 800b92e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b932:	bf8c      	ite	hi
 800b934:	4690      	movhi	r8, r2
 800b936:	4698      	movls	r8, r3
 800b938:	2303      	movs	r3, #3
 800b93a:	f04f 0900 	mov.w	r9, #0
 800b93e:	6123      	str	r3, [r4, #16]
 800b940:	f02b 0304 	bic.w	r3, fp, #4
 800b944:	6023      	str	r3, [r4, #0]
 800b946:	4633      	mov	r3, r6
 800b948:	4621      	mov	r1, r4
 800b94a:	4628      	mov	r0, r5
 800b94c:	9700      	str	r7, [sp, #0]
 800b94e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800b950:	f000 f9d4 	bl	800bcfc <_printf_common>
 800b954:	3001      	adds	r0, #1
 800b956:	f040 8090 	bne.w	800ba7a <_printf_float+0x1d6>
 800b95a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b95e:	b011      	add	sp, #68	@ 0x44
 800b960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b964:	4642      	mov	r2, r8
 800b966:	464b      	mov	r3, r9
 800b968:	4640      	mov	r0, r8
 800b96a:	4649      	mov	r1, r9
 800b96c:	f7f5 f858 	bl	8000a20 <__aeabi_dcmpun>
 800b970:	b148      	cbz	r0, 800b986 <_printf_float+0xe2>
 800b972:	464b      	mov	r3, r9
 800b974:	2b00      	cmp	r3, #0
 800b976:	bfb8      	it	lt
 800b978:	232d      	movlt	r3, #45	@ 0x2d
 800b97a:	4a80      	ldr	r2, [pc, #512]	@ (800bb7c <_printf_float+0x2d8>)
 800b97c:	bfb8      	it	lt
 800b97e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b982:	4b7f      	ldr	r3, [pc, #508]	@ (800bb80 <_printf_float+0x2dc>)
 800b984:	e7d3      	b.n	800b92e <_printf_float+0x8a>
 800b986:	6863      	ldr	r3, [r4, #4]
 800b988:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800b98c:	1c5a      	adds	r2, r3, #1
 800b98e:	d13f      	bne.n	800ba10 <_printf_float+0x16c>
 800b990:	2306      	movs	r3, #6
 800b992:	6063      	str	r3, [r4, #4]
 800b994:	2200      	movs	r2, #0
 800b996:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800b99a:	6023      	str	r3, [r4, #0]
 800b99c:	9206      	str	r2, [sp, #24]
 800b99e:	aa0e      	add	r2, sp, #56	@ 0x38
 800b9a0:	e9cd a204 	strd	sl, r2, [sp, #16]
 800b9a4:	aa0d      	add	r2, sp, #52	@ 0x34
 800b9a6:	9203      	str	r2, [sp, #12]
 800b9a8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800b9ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b9b0:	6863      	ldr	r3, [r4, #4]
 800b9b2:	4642      	mov	r2, r8
 800b9b4:	9300      	str	r3, [sp, #0]
 800b9b6:	4628      	mov	r0, r5
 800b9b8:	464b      	mov	r3, r9
 800b9ba:	910a      	str	r1, [sp, #40]	@ 0x28
 800b9bc:	f7ff fed4 	bl	800b768 <__cvt>
 800b9c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b9c2:	4680      	mov	r8, r0
 800b9c4:	2947      	cmp	r1, #71	@ 0x47
 800b9c6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b9c8:	d128      	bne.n	800ba1c <_printf_float+0x178>
 800b9ca:	1cc8      	adds	r0, r1, #3
 800b9cc:	db02      	blt.n	800b9d4 <_printf_float+0x130>
 800b9ce:	6863      	ldr	r3, [r4, #4]
 800b9d0:	4299      	cmp	r1, r3
 800b9d2:	dd40      	ble.n	800ba56 <_printf_float+0x1b2>
 800b9d4:	f1aa 0a02 	sub.w	sl, sl, #2
 800b9d8:	fa5f fa8a 	uxtb.w	sl, sl
 800b9dc:	4652      	mov	r2, sl
 800b9de:	3901      	subs	r1, #1
 800b9e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b9e4:	910d      	str	r1, [sp, #52]	@ 0x34
 800b9e6:	f7ff ff23 	bl	800b830 <__exponent>
 800b9ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9ec:	4681      	mov	r9, r0
 800b9ee:	1813      	adds	r3, r2, r0
 800b9f0:	2a01      	cmp	r2, #1
 800b9f2:	6123      	str	r3, [r4, #16]
 800b9f4:	dc02      	bgt.n	800b9fc <_printf_float+0x158>
 800b9f6:	6822      	ldr	r2, [r4, #0]
 800b9f8:	07d2      	lsls	r2, r2, #31
 800b9fa:	d501      	bpl.n	800ba00 <_printf_float+0x15c>
 800b9fc:	3301      	adds	r3, #1
 800b9fe:	6123      	str	r3, [r4, #16]
 800ba00:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d09e      	beq.n	800b946 <_printf_float+0xa2>
 800ba08:	232d      	movs	r3, #45	@ 0x2d
 800ba0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba0e:	e79a      	b.n	800b946 <_printf_float+0xa2>
 800ba10:	2947      	cmp	r1, #71	@ 0x47
 800ba12:	d1bf      	bne.n	800b994 <_printf_float+0xf0>
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d1bd      	bne.n	800b994 <_printf_float+0xf0>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	e7ba      	b.n	800b992 <_printf_float+0xee>
 800ba1c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba20:	d9dc      	bls.n	800b9dc <_printf_float+0x138>
 800ba22:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ba26:	d118      	bne.n	800ba5a <_printf_float+0x1b6>
 800ba28:	2900      	cmp	r1, #0
 800ba2a:	6863      	ldr	r3, [r4, #4]
 800ba2c:	dd0b      	ble.n	800ba46 <_printf_float+0x1a2>
 800ba2e:	6121      	str	r1, [r4, #16]
 800ba30:	b913      	cbnz	r3, 800ba38 <_printf_float+0x194>
 800ba32:	6822      	ldr	r2, [r4, #0]
 800ba34:	07d0      	lsls	r0, r2, #31
 800ba36:	d502      	bpl.n	800ba3e <_printf_float+0x19a>
 800ba38:	3301      	adds	r3, #1
 800ba3a:	440b      	add	r3, r1
 800ba3c:	6123      	str	r3, [r4, #16]
 800ba3e:	f04f 0900 	mov.w	r9, #0
 800ba42:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ba44:	e7dc      	b.n	800ba00 <_printf_float+0x15c>
 800ba46:	b913      	cbnz	r3, 800ba4e <_printf_float+0x1aa>
 800ba48:	6822      	ldr	r2, [r4, #0]
 800ba4a:	07d2      	lsls	r2, r2, #31
 800ba4c:	d501      	bpl.n	800ba52 <_printf_float+0x1ae>
 800ba4e:	3302      	adds	r3, #2
 800ba50:	e7f4      	b.n	800ba3c <_printf_float+0x198>
 800ba52:	2301      	movs	r3, #1
 800ba54:	e7f2      	b.n	800ba3c <_printf_float+0x198>
 800ba56:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ba5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba5c:	4299      	cmp	r1, r3
 800ba5e:	db05      	blt.n	800ba6c <_printf_float+0x1c8>
 800ba60:	6823      	ldr	r3, [r4, #0]
 800ba62:	6121      	str	r1, [r4, #16]
 800ba64:	07d8      	lsls	r0, r3, #31
 800ba66:	d5ea      	bpl.n	800ba3e <_printf_float+0x19a>
 800ba68:	1c4b      	adds	r3, r1, #1
 800ba6a:	e7e7      	b.n	800ba3c <_printf_float+0x198>
 800ba6c:	2900      	cmp	r1, #0
 800ba6e:	bfcc      	ite	gt
 800ba70:	2201      	movgt	r2, #1
 800ba72:	f1c1 0202 	rsble	r2, r1, #2
 800ba76:	4413      	add	r3, r2
 800ba78:	e7e0      	b.n	800ba3c <_printf_float+0x198>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	055a      	lsls	r2, r3, #21
 800ba7e:	d407      	bmi.n	800ba90 <_printf_float+0x1ec>
 800ba80:	6923      	ldr	r3, [r4, #16]
 800ba82:	4642      	mov	r2, r8
 800ba84:	4631      	mov	r1, r6
 800ba86:	4628      	mov	r0, r5
 800ba88:	47b8      	blx	r7
 800ba8a:	3001      	adds	r0, #1
 800ba8c:	d12b      	bne.n	800bae6 <_printf_float+0x242>
 800ba8e:	e764      	b.n	800b95a <_printf_float+0xb6>
 800ba90:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba94:	f240 80dc 	bls.w	800bc50 <_printf_float+0x3ac>
 800ba98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	2300      	movs	r3, #0
 800baa0:	f7f4 ff8c 	bl	80009bc <__aeabi_dcmpeq>
 800baa4:	2800      	cmp	r0, #0
 800baa6:	d033      	beq.n	800bb10 <_printf_float+0x26c>
 800baa8:	2301      	movs	r3, #1
 800baaa:	4631      	mov	r1, r6
 800baac:	4628      	mov	r0, r5
 800baae:	4a35      	ldr	r2, [pc, #212]	@ (800bb84 <_printf_float+0x2e0>)
 800bab0:	47b8      	blx	r7
 800bab2:	3001      	adds	r0, #1
 800bab4:	f43f af51 	beq.w	800b95a <_printf_float+0xb6>
 800bab8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800babc:	4543      	cmp	r3, r8
 800babe:	db02      	blt.n	800bac6 <_printf_float+0x222>
 800bac0:	6823      	ldr	r3, [r4, #0]
 800bac2:	07d8      	lsls	r0, r3, #31
 800bac4:	d50f      	bpl.n	800bae6 <_printf_float+0x242>
 800bac6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800baca:	4631      	mov	r1, r6
 800bacc:	4628      	mov	r0, r5
 800bace:	47b8      	blx	r7
 800bad0:	3001      	adds	r0, #1
 800bad2:	f43f af42 	beq.w	800b95a <_printf_float+0xb6>
 800bad6:	f04f 0900 	mov.w	r9, #0
 800bada:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800bade:	f104 0a1a 	add.w	sl, r4, #26
 800bae2:	45c8      	cmp	r8, r9
 800bae4:	dc09      	bgt.n	800bafa <_printf_float+0x256>
 800bae6:	6823      	ldr	r3, [r4, #0]
 800bae8:	079b      	lsls	r3, r3, #30
 800baea:	f100 8102 	bmi.w	800bcf2 <_printf_float+0x44e>
 800baee:	68e0      	ldr	r0, [r4, #12]
 800baf0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baf2:	4298      	cmp	r0, r3
 800baf4:	bfb8      	it	lt
 800baf6:	4618      	movlt	r0, r3
 800baf8:	e731      	b.n	800b95e <_printf_float+0xba>
 800bafa:	2301      	movs	r3, #1
 800bafc:	4652      	mov	r2, sl
 800bafe:	4631      	mov	r1, r6
 800bb00:	4628      	mov	r0, r5
 800bb02:	47b8      	blx	r7
 800bb04:	3001      	adds	r0, #1
 800bb06:	f43f af28 	beq.w	800b95a <_printf_float+0xb6>
 800bb0a:	f109 0901 	add.w	r9, r9, #1
 800bb0e:	e7e8      	b.n	800bae2 <_printf_float+0x23e>
 800bb10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	dc38      	bgt.n	800bb88 <_printf_float+0x2e4>
 800bb16:	2301      	movs	r3, #1
 800bb18:	4631      	mov	r1, r6
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	4a19      	ldr	r2, [pc, #100]	@ (800bb84 <_printf_float+0x2e0>)
 800bb1e:	47b8      	blx	r7
 800bb20:	3001      	adds	r0, #1
 800bb22:	f43f af1a 	beq.w	800b95a <_printf_float+0xb6>
 800bb26:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800bb2a:	ea59 0303 	orrs.w	r3, r9, r3
 800bb2e:	d102      	bne.n	800bb36 <_printf_float+0x292>
 800bb30:	6823      	ldr	r3, [r4, #0]
 800bb32:	07d9      	lsls	r1, r3, #31
 800bb34:	d5d7      	bpl.n	800bae6 <_printf_float+0x242>
 800bb36:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	4628      	mov	r0, r5
 800bb3e:	47b8      	blx	r7
 800bb40:	3001      	adds	r0, #1
 800bb42:	f43f af0a 	beq.w	800b95a <_printf_float+0xb6>
 800bb46:	f04f 0a00 	mov.w	sl, #0
 800bb4a:	f104 0b1a 	add.w	fp, r4, #26
 800bb4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb50:	425b      	negs	r3, r3
 800bb52:	4553      	cmp	r3, sl
 800bb54:	dc01      	bgt.n	800bb5a <_printf_float+0x2b6>
 800bb56:	464b      	mov	r3, r9
 800bb58:	e793      	b.n	800ba82 <_printf_float+0x1de>
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	465a      	mov	r2, fp
 800bb5e:	4631      	mov	r1, r6
 800bb60:	4628      	mov	r0, r5
 800bb62:	47b8      	blx	r7
 800bb64:	3001      	adds	r0, #1
 800bb66:	f43f aef8 	beq.w	800b95a <_printf_float+0xb6>
 800bb6a:	f10a 0a01 	add.w	sl, sl, #1
 800bb6e:	e7ee      	b.n	800bb4e <_printf_float+0x2aa>
 800bb70:	7fefffff 	.word	0x7fefffff
 800bb74:	0800e6a2 	.word	0x0800e6a2
 800bb78:	0800e69e 	.word	0x0800e69e
 800bb7c:	0800e6aa 	.word	0x0800e6aa
 800bb80:	0800e6a6 	.word	0x0800e6a6
 800bb84:	0800e6ae 	.word	0x0800e6ae
 800bb88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb8a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bb8e:	4553      	cmp	r3, sl
 800bb90:	bfa8      	it	ge
 800bb92:	4653      	movge	r3, sl
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	4699      	mov	r9, r3
 800bb98:	dc36      	bgt.n	800bc08 <_printf_float+0x364>
 800bb9a:	f04f 0b00 	mov.w	fp, #0
 800bb9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bba2:	f104 021a 	add.w	r2, r4, #26
 800bba6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bba8:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbaa:	eba3 0309 	sub.w	r3, r3, r9
 800bbae:	455b      	cmp	r3, fp
 800bbb0:	dc31      	bgt.n	800bc16 <_printf_float+0x372>
 800bbb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbb4:	459a      	cmp	sl, r3
 800bbb6:	dc3a      	bgt.n	800bc2e <_printf_float+0x38a>
 800bbb8:	6823      	ldr	r3, [r4, #0]
 800bbba:	07da      	lsls	r2, r3, #31
 800bbbc:	d437      	bmi.n	800bc2e <_printf_float+0x38a>
 800bbbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbc0:	ebaa 0903 	sub.w	r9, sl, r3
 800bbc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbc6:	ebaa 0303 	sub.w	r3, sl, r3
 800bbca:	4599      	cmp	r9, r3
 800bbcc:	bfa8      	it	ge
 800bbce:	4699      	movge	r9, r3
 800bbd0:	f1b9 0f00 	cmp.w	r9, #0
 800bbd4:	dc33      	bgt.n	800bc3e <_printf_float+0x39a>
 800bbd6:	f04f 0800 	mov.w	r8, #0
 800bbda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bbde:	f104 0b1a 	add.w	fp, r4, #26
 800bbe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbe4:	ebaa 0303 	sub.w	r3, sl, r3
 800bbe8:	eba3 0309 	sub.w	r3, r3, r9
 800bbec:	4543      	cmp	r3, r8
 800bbee:	f77f af7a 	ble.w	800bae6 <_printf_float+0x242>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	465a      	mov	r2, fp
 800bbf6:	4631      	mov	r1, r6
 800bbf8:	4628      	mov	r0, r5
 800bbfa:	47b8      	blx	r7
 800bbfc:	3001      	adds	r0, #1
 800bbfe:	f43f aeac 	beq.w	800b95a <_printf_float+0xb6>
 800bc02:	f108 0801 	add.w	r8, r8, #1
 800bc06:	e7ec      	b.n	800bbe2 <_printf_float+0x33e>
 800bc08:	4642      	mov	r2, r8
 800bc0a:	4631      	mov	r1, r6
 800bc0c:	4628      	mov	r0, r5
 800bc0e:	47b8      	blx	r7
 800bc10:	3001      	adds	r0, #1
 800bc12:	d1c2      	bne.n	800bb9a <_printf_float+0x2f6>
 800bc14:	e6a1      	b.n	800b95a <_printf_float+0xb6>
 800bc16:	2301      	movs	r3, #1
 800bc18:	4631      	mov	r1, r6
 800bc1a:	4628      	mov	r0, r5
 800bc1c:	920a      	str	r2, [sp, #40]	@ 0x28
 800bc1e:	47b8      	blx	r7
 800bc20:	3001      	adds	r0, #1
 800bc22:	f43f ae9a 	beq.w	800b95a <_printf_float+0xb6>
 800bc26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc28:	f10b 0b01 	add.w	fp, fp, #1
 800bc2c:	e7bb      	b.n	800bba6 <_printf_float+0x302>
 800bc2e:	4631      	mov	r1, r6
 800bc30:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bc34:	4628      	mov	r0, r5
 800bc36:	47b8      	blx	r7
 800bc38:	3001      	adds	r0, #1
 800bc3a:	d1c0      	bne.n	800bbbe <_printf_float+0x31a>
 800bc3c:	e68d      	b.n	800b95a <_printf_float+0xb6>
 800bc3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc40:	464b      	mov	r3, r9
 800bc42:	4631      	mov	r1, r6
 800bc44:	4628      	mov	r0, r5
 800bc46:	4442      	add	r2, r8
 800bc48:	47b8      	blx	r7
 800bc4a:	3001      	adds	r0, #1
 800bc4c:	d1c3      	bne.n	800bbd6 <_printf_float+0x332>
 800bc4e:	e684      	b.n	800b95a <_printf_float+0xb6>
 800bc50:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bc54:	f1ba 0f01 	cmp.w	sl, #1
 800bc58:	dc01      	bgt.n	800bc5e <_printf_float+0x3ba>
 800bc5a:	07db      	lsls	r3, r3, #31
 800bc5c:	d536      	bpl.n	800bccc <_printf_float+0x428>
 800bc5e:	2301      	movs	r3, #1
 800bc60:	4642      	mov	r2, r8
 800bc62:	4631      	mov	r1, r6
 800bc64:	4628      	mov	r0, r5
 800bc66:	47b8      	blx	r7
 800bc68:	3001      	adds	r0, #1
 800bc6a:	f43f ae76 	beq.w	800b95a <_printf_float+0xb6>
 800bc6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bc72:	4631      	mov	r1, r6
 800bc74:	4628      	mov	r0, r5
 800bc76:	47b8      	blx	r7
 800bc78:	3001      	adds	r0, #1
 800bc7a:	f43f ae6e 	beq.w	800b95a <_printf_float+0xb6>
 800bc7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc82:	2200      	movs	r2, #0
 800bc84:	2300      	movs	r3, #0
 800bc86:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bc8a:	f7f4 fe97 	bl	80009bc <__aeabi_dcmpeq>
 800bc8e:	b9c0      	cbnz	r0, 800bcc2 <_printf_float+0x41e>
 800bc90:	4653      	mov	r3, sl
 800bc92:	f108 0201 	add.w	r2, r8, #1
 800bc96:	4631      	mov	r1, r6
 800bc98:	4628      	mov	r0, r5
 800bc9a:	47b8      	blx	r7
 800bc9c:	3001      	adds	r0, #1
 800bc9e:	d10c      	bne.n	800bcba <_printf_float+0x416>
 800bca0:	e65b      	b.n	800b95a <_printf_float+0xb6>
 800bca2:	2301      	movs	r3, #1
 800bca4:	465a      	mov	r2, fp
 800bca6:	4631      	mov	r1, r6
 800bca8:	4628      	mov	r0, r5
 800bcaa:	47b8      	blx	r7
 800bcac:	3001      	adds	r0, #1
 800bcae:	f43f ae54 	beq.w	800b95a <_printf_float+0xb6>
 800bcb2:	f108 0801 	add.w	r8, r8, #1
 800bcb6:	45d0      	cmp	r8, sl
 800bcb8:	dbf3      	blt.n	800bca2 <_printf_float+0x3fe>
 800bcba:	464b      	mov	r3, r9
 800bcbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bcc0:	e6e0      	b.n	800ba84 <_printf_float+0x1e0>
 800bcc2:	f04f 0800 	mov.w	r8, #0
 800bcc6:	f104 0b1a 	add.w	fp, r4, #26
 800bcca:	e7f4      	b.n	800bcb6 <_printf_float+0x412>
 800bccc:	2301      	movs	r3, #1
 800bcce:	4642      	mov	r2, r8
 800bcd0:	e7e1      	b.n	800bc96 <_printf_float+0x3f2>
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	464a      	mov	r2, r9
 800bcd6:	4631      	mov	r1, r6
 800bcd8:	4628      	mov	r0, r5
 800bcda:	47b8      	blx	r7
 800bcdc:	3001      	adds	r0, #1
 800bcde:	f43f ae3c 	beq.w	800b95a <_printf_float+0xb6>
 800bce2:	f108 0801 	add.w	r8, r8, #1
 800bce6:	68e3      	ldr	r3, [r4, #12]
 800bce8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bcea:	1a5b      	subs	r3, r3, r1
 800bcec:	4543      	cmp	r3, r8
 800bcee:	dcf0      	bgt.n	800bcd2 <_printf_float+0x42e>
 800bcf0:	e6fd      	b.n	800baee <_printf_float+0x24a>
 800bcf2:	f04f 0800 	mov.w	r8, #0
 800bcf6:	f104 0919 	add.w	r9, r4, #25
 800bcfa:	e7f4      	b.n	800bce6 <_printf_float+0x442>

0800bcfc <_printf_common>:
 800bcfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd00:	4616      	mov	r6, r2
 800bd02:	4698      	mov	r8, r3
 800bd04:	688a      	ldr	r2, [r1, #8]
 800bd06:	690b      	ldr	r3, [r1, #16]
 800bd08:	4607      	mov	r7, r0
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	bfb8      	it	lt
 800bd0e:	4613      	movlt	r3, r2
 800bd10:	6033      	str	r3, [r6, #0]
 800bd12:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd16:	460c      	mov	r4, r1
 800bd18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd1c:	b10a      	cbz	r2, 800bd22 <_printf_common+0x26>
 800bd1e:	3301      	adds	r3, #1
 800bd20:	6033      	str	r3, [r6, #0]
 800bd22:	6823      	ldr	r3, [r4, #0]
 800bd24:	0699      	lsls	r1, r3, #26
 800bd26:	bf42      	ittt	mi
 800bd28:	6833      	ldrmi	r3, [r6, #0]
 800bd2a:	3302      	addmi	r3, #2
 800bd2c:	6033      	strmi	r3, [r6, #0]
 800bd2e:	6825      	ldr	r5, [r4, #0]
 800bd30:	f015 0506 	ands.w	r5, r5, #6
 800bd34:	d106      	bne.n	800bd44 <_printf_common+0x48>
 800bd36:	f104 0a19 	add.w	sl, r4, #25
 800bd3a:	68e3      	ldr	r3, [r4, #12]
 800bd3c:	6832      	ldr	r2, [r6, #0]
 800bd3e:	1a9b      	subs	r3, r3, r2
 800bd40:	42ab      	cmp	r3, r5
 800bd42:	dc2b      	bgt.n	800bd9c <_printf_common+0xa0>
 800bd44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bd48:	6822      	ldr	r2, [r4, #0]
 800bd4a:	3b00      	subs	r3, #0
 800bd4c:	bf18      	it	ne
 800bd4e:	2301      	movne	r3, #1
 800bd50:	0692      	lsls	r2, r2, #26
 800bd52:	d430      	bmi.n	800bdb6 <_printf_common+0xba>
 800bd54:	4641      	mov	r1, r8
 800bd56:	4638      	mov	r0, r7
 800bd58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bd5c:	47c8      	blx	r9
 800bd5e:	3001      	adds	r0, #1
 800bd60:	d023      	beq.n	800bdaa <_printf_common+0xae>
 800bd62:	6823      	ldr	r3, [r4, #0]
 800bd64:	6922      	ldr	r2, [r4, #16]
 800bd66:	f003 0306 	and.w	r3, r3, #6
 800bd6a:	2b04      	cmp	r3, #4
 800bd6c:	bf14      	ite	ne
 800bd6e:	2500      	movne	r5, #0
 800bd70:	6833      	ldreq	r3, [r6, #0]
 800bd72:	f04f 0600 	mov.w	r6, #0
 800bd76:	bf08      	it	eq
 800bd78:	68e5      	ldreq	r5, [r4, #12]
 800bd7a:	f104 041a 	add.w	r4, r4, #26
 800bd7e:	bf08      	it	eq
 800bd80:	1aed      	subeq	r5, r5, r3
 800bd82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800bd86:	bf08      	it	eq
 800bd88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	bfc4      	itt	gt
 800bd90:	1a9b      	subgt	r3, r3, r2
 800bd92:	18ed      	addgt	r5, r5, r3
 800bd94:	42b5      	cmp	r5, r6
 800bd96:	d11a      	bne.n	800bdce <_printf_common+0xd2>
 800bd98:	2000      	movs	r0, #0
 800bd9a:	e008      	b.n	800bdae <_printf_common+0xb2>
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	4652      	mov	r2, sl
 800bda0:	4641      	mov	r1, r8
 800bda2:	4638      	mov	r0, r7
 800bda4:	47c8      	blx	r9
 800bda6:	3001      	adds	r0, #1
 800bda8:	d103      	bne.n	800bdb2 <_printf_common+0xb6>
 800bdaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bdae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdb2:	3501      	adds	r5, #1
 800bdb4:	e7c1      	b.n	800bd3a <_printf_common+0x3e>
 800bdb6:	2030      	movs	r0, #48	@ 0x30
 800bdb8:	18e1      	adds	r1, r4, r3
 800bdba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bdbe:	1c5a      	adds	r2, r3, #1
 800bdc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bdc4:	4422      	add	r2, r4
 800bdc6:	3302      	adds	r3, #2
 800bdc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bdcc:	e7c2      	b.n	800bd54 <_printf_common+0x58>
 800bdce:	2301      	movs	r3, #1
 800bdd0:	4622      	mov	r2, r4
 800bdd2:	4641      	mov	r1, r8
 800bdd4:	4638      	mov	r0, r7
 800bdd6:	47c8      	blx	r9
 800bdd8:	3001      	adds	r0, #1
 800bdda:	d0e6      	beq.n	800bdaa <_printf_common+0xae>
 800bddc:	3601      	adds	r6, #1
 800bdde:	e7d9      	b.n	800bd94 <_printf_common+0x98>

0800bde0 <_printf_i>:
 800bde0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bde4:	7e0f      	ldrb	r7, [r1, #24]
 800bde6:	4691      	mov	r9, r2
 800bde8:	2f78      	cmp	r7, #120	@ 0x78
 800bdea:	4680      	mov	r8, r0
 800bdec:	460c      	mov	r4, r1
 800bdee:	469a      	mov	sl, r3
 800bdf0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bdf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bdf6:	d807      	bhi.n	800be08 <_printf_i+0x28>
 800bdf8:	2f62      	cmp	r7, #98	@ 0x62
 800bdfa:	d80a      	bhi.n	800be12 <_printf_i+0x32>
 800bdfc:	2f00      	cmp	r7, #0
 800bdfe:	f000 80d1 	beq.w	800bfa4 <_printf_i+0x1c4>
 800be02:	2f58      	cmp	r7, #88	@ 0x58
 800be04:	f000 80b8 	beq.w	800bf78 <_printf_i+0x198>
 800be08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be10:	e03a      	b.n	800be88 <_printf_i+0xa8>
 800be12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be16:	2b15      	cmp	r3, #21
 800be18:	d8f6      	bhi.n	800be08 <_printf_i+0x28>
 800be1a:	a101      	add	r1, pc, #4	@ (adr r1, 800be20 <_printf_i+0x40>)
 800be1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be20:	0800be79 	.word	0x0800be79
 800be24:	0800be8d 	.word	0x0800be8d
 800be28:	0800be09 	.word	0x0800be09
 800be2c:	0800be09 	.word	0x0800be09
 800be30:	0800be09 	.word	0x0800be09
 800be34:	0800be09 	.word	0x0800be09
 800be38:	0800be8d 	.word	0x0800be8d
 800be3c:	0800be09 	.word	0x0800be09
 800be40:	0800be09 	.word	0x0800be09
 800be44:	0800be09 	.word	0x0800be09
 800be48:	0800be09 	.word	0x0800be09
 800be4c:	0800bf8b 	.word	0x0800bf8b
 800be50:	0800beb7 	.word	0x0800beb7
 800be54:	0800bf45 	.word	0x0800bf45
 800be58:	0800be09 	.word	0x0800be09
 800be5c:	0800be09 	.word	0x0800be09
 800be60:	0800bfad 	.word	0x0800bfad
 800be64:	0800be09 	.word	0x0800be09
 800be68:	0800beb7 	.word	0x0800beb7
 800be6c:	0800be09 	.word	0x0800be09
 800be70:	0800be09 	.word	0x0800be09
 800be74:	0800bf4d 	.word	0x0800bf4d
 800be78:	6833      	ldr	r3, [r6, #0]
 800be7a:	1d1a      	adds	r2, r3, #4
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	6032      	str	r2, [r6, #0]
 800be80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800be88:	2301      	movs	r3, #1
 800be8a:	e09c      	b.n	800bfc6 <_printf_i+0x1e6>
 800be8c:	6833      	ldr	r3, [r6, #0]
 800be8e:	6820      	ldr	r0, [r4, #0]
 800be90:	1d19      	adds	r1, r3, #4
 800be92:	6031      	str	r1, [r6, #0]
 800be94:	0606      	lsls	r6, r0, #24
 800be96:	d501      	bpl.n	800be9c <_printf_i+0xbc>
 800be98:	681d      	ldr	r5, [r3, #0]
 800be9a:	e003      	b.n	800bea4 <_printf_i+0xc4>
 800be9c:	0645      	lsls	r5, r0, #25
 800be9e:	d5fb      	bpl.n	800be98 <_printf_i+0xb8>
 800bea0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bea4:	2d00      	cmp	r5, #0
 800bea6:	da03      	bge.n	800beb0 <_printf_i+0xd0>
 800bea8:	232d      	movs	r3, #45	@ 0x2d
 800beaa:	426d      	negs	r5, r5
 800beac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800beb0:	230a      	movs	r3, #10
 800beb2:	4858      	ldr	r0, [pc, #352]	@ (800c014 <_printf_i+0x234>)
 800beb4:	e011      	b.n	800beda <_printf_i+0xfa>
 800beb6:	6821      	ldr	r1, [r4, #0]
 800beb8:	6833      	ldr	r3, [r6, #0]
 800beba:	0608      	lsls	r0, r1, #24
 800bebc:	f853 5b04 	ldr.w	r5, [r3], #4
 800bec0:	d402      	bmi.n	800bec8 <_printf_i+0xe8>
 800bec2:	0649      	lsls	r1, r1, #25
 800bec4:	bf48      	it	mi
 800bec6:	b2ad      	uxthmi	r5, r5
 800bec8:	2f6f      	cmp	r7, #111	@ 0x6f
 800beca:	6033      	str	r3, [r6, #0]
 800becc:	bf14      	ite	ne
 800bece:	230a      	movne	r3, #10
 800bed0:	2308      	moveq	r3, #8
 800bed2:	4850      	ldr	r0, [pc, #320]	@ (800c014 <_printf_i+0x234>)
 800bed4:	2100      	movs	r1, #0
 800bed6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800beda:	6866      	ldr	r6, [r4, #4]
 800bedc:	2e00      	cmp	r6, #0
 800bede:	60a6      	str	r6, [r4, #8]
 800bee0:	db05      	blt.n	800beee <_printf_i+0x10e>
 800bee2:	6821      	ldr	r1, [r4, #0]
 800bee4:	432e      	orrs	r6, r5
 800bee6:	f021 0104 	bic.w	r1, r1, #4
 800beea:	6021      	str	r1, [r4, #0]
 800beec:	d04b      	beq.n	800bf86 <_printf_i+0x1a6>
 800beee:	4616      	mov	r6, r2
 800bef0:	fbb5 f1f3 	udiv	r1, r5, r3
 800bef4:	fb03 5711 	mls	r7, r3, r1, r5
 800bef8:	5dc7      	ldrb	r7, [r0, r7]
 800befa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800befe:	462f      	mov	r7, r5
 800bf00:	42bb      	cmp	r3, r7
 800bf02:	460d      	mov	r5, r1
 800bf04:	d9f4      	bls.n	800bef0 <_printf_i+0x110>
 800bf06:	2b08      	cmp	r3, #8
 800bf08:	d10b      	bne.n	800bf22 <_printf_i+0x142>
 800bf0a:	6823      	ldr	r3, [r4, #0]
 800bf0c:	07df      	lsls	r7, r3, #31
 800bf0e:	d508      	bpl.n	800bf22 <_printf_i+0x142>
 800bf10:	6923      	ldr	r3, [r4, #16]
 800bf12:	6861      	ldr	r1, [r4, #4]
 800bf14:	4299      	cmp	r1, r3
 800bf16:	bfde      	ittt	le
 800bf18:	2330      	movle	r3, #48	@ 0x30
 800bf1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf1e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bf22:	1b92      	subs	r2, r2, r6
 800bf24:	6122      	str	r2, [r4, #16]
 800bf26:	464b      	mov	r3, r9
 800bf28:	4621      	mov	r1, r4
 800bf2a:	4640      	mov	r0, r8
 800bf2c:	f8cd a000 	str.w	sl, [sp]
 800bf30:	aa03      	add	r2, sp, #12
 800bf32:	f7ff fee3 	bl	800bcfc <_printf_common>
 800bf36:	3001      	adds	r0, #1
 800bf38:	d14a      	bne.n	800bfd0 <_printf_i+0x1f0>
 800bf3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf3e:	b004      	add	sp, #16
 800bf40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf44:	6823      	ldr	r3, [r4, #0]
 800bf46:	f043 0320 	orr.w	r3, r3, #32
 800bf4a:	6023      	str	r3, [r4, #0]
 800bf4c:	2778      	movs	r7, #120	@ 0x78
 800bf4e:	4832      	ldr	r0, [pc, #200]	@ (800c018 <_printf_i+0x238>)
 800bf50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bf54:	6823      	ldr	r3, [r4, #0]
 800bf56:	6831      	ldr	r1, [r6, #0]
 800bf58:	061f      	lsls	r7, r3, #24
 800bf5a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bf5e:	d402      	bmi.n	800bf66 <_printf_i+0x186>
 800bf60:	065f      	lsls	r7, r3, #25
 800bf62:	bf48      	it	mi
 800bf64:	b2ad      	uxthmi	r5, r5
 800bf66:	6031      	str	r1, [r6, #0]
 800bf68:	07d9      	lsls	r1, r3, #31
 800bf6a:	bf44      	itt	mi
 800bf6c:	f043 0320 	orrmi.w	r3, r3, #32
 800bf70:	6023      	strmi	r3, [r4, #0]
 800bf72:	b11d      	cbz	r5, 800bf7c <_printf_i+0x19c>
 800bf74:	2310      	movs	r3, #16
 800bf76:	e7ad      	b.n	800bed4 <_printf_i+0xf4>
 800bf78:	4826      	ldr	r0, [pc, #152]	@ (800c014 <_printf_i+0x234>)
 800bf7a:	e7e9      	b.n	800bf50 <_printf_i+0x170>
 800bf7c:	6823      	ldr	r3, [r4, #0]
 800bf7e:	f023 0320 	bic.w	r3, r3, #32
 800bf82:	6023      	str	r3, [r4, #0]
 800bf84:	e7f6      	b.n	800bf74 <_printf_i+0x194>
 800bf86:	4616      	mov	r6, r2
 800bf88:	e7bd      	b.n	800bf06 <_printf_i+0x126>
 800bf8a:	6833      	ldr	r3, [r6, #0]
 800bf8c:	6825      	ldr	r5, [r4, #0]
 800bf8e:	1d18      	adds	r0, r3, #4
 800bf90:	6961      	ldr	r1, [r4, #20]
 800bf92:	6030      	str	r0, [r6, #0]
 800bf94:	062e      	lsls	r6, r5, #24
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	d501      	bpl.n	800bf9e <_printf_i+0x1be>
 800bf9a:	6019      	str	r1, [r3, #0]
 800bf9c:	e002      	b.n	800bfa4 <_printf_i+0x1c4>
 800bf9e:	0668      	lsls	r0, r5, #25
 800bfa0:	d5fb      	bpl.n	800bf9a <_printf_i+0x1ba>
 800bfa2:	8019      	strh	r1, [r3, #0]
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	4616      	mov	r6, r2
 800bfa8:	6123      	str	r3, [r4, #16]
 800bfaa:	e7bc      	b.n	800bf26 <_printf_i+0x146>
 800bfac:	6833      	ldr	r3, [r6, #0]
 800bfae:	2100      	movs	r1, #0
 800bfb0:	1d1a      	adds	r2, r3, #4
 800bfb2:	6032      	str	r2, [r6, #0]
 800bfb4:	681e      	ldr	r6, [r3, #0]
 800bfb6:	6862      	ldr	r2, [r4, #4]
 800bfb8:	4630      	mov	r0, r6
 800bfba:	f000 fa07 	bl	800c3cc <memchr>
 800bfbe:	b108      	cbz	r0, 800bfc4 <_printf_i+0x1e4>
 800bfc0:	1b80      	subs	r0, r0, r6
 800bfc2:	6060      	str	r0, [r4, #4]
 800bfc4:	6863      	ldr	r3, [r4, #4]
 800bfc6:	6123      	str	r3, [r4, #16]
 800bfc8:	2300      	movs	r3, #0
 800bfca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfce:	e7aa      	b.n	800bf26 <_printf_i+0x146>
 800bfd0:	4632      	mov	r2, r6
 800bfd2:	4649      	mov	r1, r9
 800bfd4:	4640      	mov	r0, r8
 800bfd6:	6923      	ldr	r3, [r4, #16]
 800bfd8:	47d0      	blx	sl
 800bfda:	3001      	adds	r0, #1
 800bfdc:	d0ad      	beq.n	800bf3a <_printf_i+0x15a>
 800bfde:	6823      	ldr	r3, [r4, #0]
 800bfe0:	079b      	lsls	r3, r3, #30
 800bfe2:	d413      	bmi.n	800c00c <_printf_i+0x22c>
 800bfe4:	68e0      	ldr	r0, [r4, #12]
 800bfe6:	9b03      	ldr	r3, [sp, #12]
 800bfe8:	4298      	cmp	r0, r3
 800bfea:	bfb8      	it	lt
 800bfec:	4618      	movlt	r0, r3
 800bfee:	e7a6      	b.n	800bf3e <_printf_i+0x15e>
 800bff0:	2301      	movs	r3, #1
 800bff2:	4632      	mov	r2, r6
 800bff4:	4649      	mov	r1, r9
 800bff6:	4640      	mov	r0, r8
 800bff8:	47d0      	blx	sl
 800bffa:	3001      	adds	r0, #1
 800bffc:	d09d      	beq.n	800bf3a <_printf_i+0x15a>
 800bffe:	3501      	adds	r5, #1
 800c000:	68e3      	ldr	r3, [r4, #12]
 800c002:	9903      	ldr	r1, [sp, #12]
 800c004:	1a5b      	subs	r3, r3, r1
 800c006:	42ab      	cmp	r3, r5
 800c008:	dcf2      	bgt.n	800bff0 <_printf_i+0x210>
 800c00a:	e7eb      	b.n	800bfe4 <_printf_i+0x204>
 800c00c:	2500      	movs	r5, #0
 800c00e:	f104 0619 	add.w	r6, r4, #25
 800c012:	e7f5      	b.n	800c000 <_printf_i+0x220>
 800c014:	0800e6b0 	.word	0x0800e6b0
 800c018:	0800e6c1 	.word	0x0800e6c1

0800c01c <sniprintf>:
 800c01c:	b40c      	push	{r2, r3}
 800c01e:	b530      	push	{r4, r5, lr}
 800c020:	4b18      	ldr	r3, [pc, #96]	@ (800c084 <sniprintf+0x68>)
 800c022:	1e0c      	subs	r4, r1, #0
 800c024:	681d      	ldr	r5, [r3, #0]
 800c026:	b09d      	sub	sp, #116	@ 0x74
 800c028:	da08      	bge.n	800c03c <sniprintf+0x20>
 800c02a:	238b      	movs	r3, #139	@ 0x8b
 800c02c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c030:	602b      	str	r3, [r5, #0]
 800c032:	b01d      	add	sp, #116	@ 0x74
 800c034:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c038:	b002      	add	sp, #8
 800c03a:	4770      	bx	lr
 800c03c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c040:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c044:	f04f 0300 	mov.w	r3, #0
 800c048:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c04a:	bf0c      	ite	eq
 800c04c:	4623      	moveq	r3, r4
 800c04e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c052:	9304      	str	r3, [sp, #16]
 800c054:	9307      	str	r3, [sp, #28]
 800c056:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c05a:	9002      	str	r0, [sp, #8]
 800c05c:	9006      	str	r0, [sp, #24]
 800c05e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c062:	4628      	mov	r0, r5
 800c064:	ab21      	add	r3, sp, #132	@ 0x84
 800c066:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c068:	a902      	add	r1, sp, #8
 800c06a:	9301      	str	r3, [sp, #4]
 800c06c:	f001 f884 	bl	800d178 <_svfiprintf_r>
 800c070:	1c43      	adds	r3, r0, #1
 800c072:	bfbc      	itt	lt
 800c074:	238b      	movlt	r3, #139	@ 0x8b
 800c076:	602b      	strlt	r3, [r5, #0]
 800c078:	2c00      	cmp	r4, #0
 800c07a:	d0da      	beq.n	800c032 <sniprintf+0x16>
 800c07c:	2200      	movs	r2, #0
 800c07e:	9b02      	ldr	r3, [sp, #8]
 800c080:	701a      	strb	r2, [r3, #0]
 800c082:	e7d6      	b.n	800c032 <sniprintf+0x16>
 800c084:	20000188 	.word	0x20000188

0800c088 <siprintf>:
 800c088:	b40e      	push	{r1, r2, r3}
 800c08a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c08e:	b510      	push	{r4, lr}
 800c090:	2400      	movs	r4, #0
 800c092:	b09d      	sub	sp, #116	@ 0x74
 800c094:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c096:	9002      	str	r0, [sp, #8]
 800c098:	9006      	str	r0, [sp, #24]
 800c09a:	9107      	str	r1, [sp, #28]
 800c09c:	9104      	str	r1, [sp, #16]
 800c09e:	4809      	ldr	r0, [pc, #36]	@ (800c0c4 <siprintf+0x3c>)
 800c0a0:	4909      	ldr	r1, [pc, #36]	@ (800c0c8 <siprintf+0x40>)
 800c0a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0a6:	9105      	str	r1, [sp, #20]
 800c0a8:	6800      	ldr	r0, [r0, #0]
 800c0aa:	a902      	add	r1, sp, #8
 800c0ac:	9301      	str	r3, [sp, #4]
 800c0ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c0b0:	f001 f862 	bl	800d178 <_svfiprintf_r>
 800c0b4:	9b02      	ldr	r3, [sp, #8]
 800c0b6:	701c      	strb	r4, [r3, #0]
 800c0b8:	b01d      	add	sp, #116	@ 0x74
 800c0ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0be:	b003      	add	sp, #12
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	20000188 	.word	0x20000188
 800c0c8:	ffff0208 	.word	0xffff0208

0800c0cc <std>:
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	b510      	push	{r4, lr}
 800c0d0:	4604      	mov	r4, r0
 800c0d2:	e9c0 3300 	strd	r3, r3, [r0]
 800c0d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c0da:	6083      	str	r3, [r0, #8]
 800c0dc:	8181      	strh	r1, [r0, #12]
 800c0de:	6643      	str	r3, [r0, #100]	@ 0x64
 800c0e0:	81c2      	strh	r2, [r0, #14]
 800c0e2:	6183      	str	r3, [r0, #24]
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	2208      	movs	r2, #8
 800c0e8:	305c      	adds	r0, #92	@ 0x5c
 800c0ea:	f000 f935 	bl	800c358 <memset>
 800c0ee:	4b0d      	ldr	r3, [pc, #52]	@ (800c124 <std+0x58>)
 800c0f0:	6224      	str	r4, [r4, #32]
 800c0f2:	6263      	str	r3, [r4, #36]	@ 0x24
 800c0f4:	4b0c      	ldr	r3, [pc, #48]	@ (800c128 <std+0x5c>)
 800c0f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c0f8:	4b0c      	ldr	r3, [pc, #48]	@ (800c12c <std+0x60>)
 800c0fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c0fc:	4b0c      	ldr	r3, [pc, #48]	@ (800c130 <std+0x64>)
 800c0fe:	6323      	str	r3, [r4, #48]	@ 0x30
 800c100:	4b0c      	ldr	r3, [pc, #48]	@ (800c134 <std+0x68>)
 800c102:	429c      	cmp	r4, r3
 800c104:	d006      	beq.n	800c114 <std+0x48>
 800c106:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c10a:	4294      	cmp	r4, r2
 800c10c:	d002      	beq.n	800c114 <std+0x48>
 800c10e:	33d0      	adds	r3, #208	@ 0xd0
 800c110:	429c      	cmp	r4, r3
 800c112:	d105      	bne.n	800c120 <std+0x54>
 800c114:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c11c:	f000 b94e 	b.w	800c3bc <__retarget_lock_init_recursive>
 800c120:	bd10      	pop	{r4, pc}
 800c122:	bf00      	nop
 800c124:	0800dd21 	.word	0x0800dd21
 800c128:	0800dd43 	.word	0x0800dd43
 800c12c:	0800dd7b 	.word	0x0800dd7b
 800c130:	0800dd9f 	.word	0x0800dd9f
 800c134:	200016a0 	.word	0x200016a0

0800c138 <stdio_exit_handler>:
 800c138:	4a02      	ldr	r2, [pc, #8]	@ (800c144 <stdio_exit_handler+0xc>)
 800c13a:	4903      	ldr	r1, [pc, #12]	@ (800c148 <stdio_exit_handler+0x10>)
 800c13c:	4803      	ldr	r0, [pc, #12]	@ (800c14c <stdio_exit_handler+0x14>)
 800c13e:	f000 b8ed 	b.w	800c31c <_fwalk_sglue>
 800c142:	bf00      	nop
 800c144:	2000017c 	.word	0x2000017c
 800c148:	0800d5c5 	.word	0x0800d5c5
 800c14c:	2000018c 	.word	0x2000018c

0800c150 <cleanup_stdio>:
 800c150:	6841      	ldr	r1, [r0, #4]
 800c152:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <cleanup_stdio+0x34>)
 800c154:	b510      	push	{r4, lr}
 800c156:	4299      	cmp	r1, r3
 800c158:	4604      	mov	r4, r0
 800c15a:	d001      	beq.n	800c160 <cleanup_stdio+0x10>
 800c15c:	f001 fa32 	bl	800d5c4 <_fflush_r>
 800c160:	68a1      	ldr	r1, [r4, #8]
 800c162:	4b09      	ldr	r3, [pc, #36]	@ (800c188 <cleanup_stdio+0x38>)
 800c164:	4299      	cmp	r1, r3
 800c166:	d002      	beq.n	800c16e <cleanup_stdio+0x1e>
 800c168:	4620      	mov	r0, r4
 800c16a:	f001 fa2b 	bl	800d5c4 <_fflush_r>
 800c16e:	68e1      	ldr	r1, [r4, #12]
 800c170:	4b06      	ldr	r3, [pc, #24]	@ (800c18c <cleanup_stdio+0x3c>)
 800c172:	4299      	cmp	r1, r3
 800c174:	d004      	beq.n	800c180 <cleanup_stdio+0x30>
 800c176:	4620      	mov	r0, r4
 800c178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c17c:	f001 ba22 	b.w	800d5c4 <_fflush_r>
 800c180:	bd10      	pop	{r4, pc}
 800c182:	bf00      	nop
 800c184:	200016a0 	.word	0x200016a0
 800c188:	20001708 	.word	0x20001708
 800c18c:	20001770 	.word	0x20001770

0800c190 <global_stdio_init.part.0>:
 800c190:	b510      	push	{r4, lr}
 800c192:	4b0b      	ldr	r3, [pc, #44]	@ (800c1c0 <global_stdio_init.part.0+0x30>)
 800c194:	4c0b      	ldr	r4, [pc, #44]	@ (800c1c4 <global_stdio_init.part.0+0x34>)
 800c196:	4a0c      	ldr	r2, [pc, #48]	@ (800c1c8 <global_stdio_init.part.0+0x38>)
 800c198:	4620      	mov	r0, r4
 800c19a:	601a      	str	r2, [r3, #0]
 800c19c:	2104      	movs	r1, #4
 800c19e:	2200      	movs	r2, #0
 800c1a0:	f7ff ff94 	bl	800c0cc <std>
 800c1a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	2109      	movs	r1, #9
 800c1ac:	f7ff ff8e 	bl	800c0cc <std>
 800c1b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c1b4:	2202      	movs	r2, #2
 800c1b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1ba:	2112      	movs	r1, #18
 800c1bc:	f7ff bf86 	b.w	800c0cc <std>
 800c1c0:	200017d8 	.word	0x200017d8
 800c1c4:	200016a0 	.word	0x200016a0
 800c1c8:	0800c139 	.word	0x0800c139

0800c1cc <__sfp_lock_acquire>:
 800c1cc:	4801      	ldr	r0, [pc, #4]	@ (800c1d4 <__sfp_lock_acquire+0x8>)
 800c1ce:	f000 b8f6 	b.w	800c3be <__retarget_lock_acquire_recursive>
 800c1d2:	bf00      	nop
 800c1d4:	200017dd 	.word	0x200017dd

0800c1d8 <__sfp_lock_release>:
 800c1d8:	4801      	ldr	r0, [pc, #4]	@ (800c1e0 <__sfp_lock_release+0x8>)
 800c1da:	f000 b8f1 	b.w	800c3c0 <__retarget_lock_release_recursive>
 800c1de:	bf00      	nop
 800c1e0:	200017dd 	.word	0x200017dd

0800c1e4 <__sinit>:
 800c1e4:	b510      	push	{r4, lr}
 800c1e6:	4604      	mov	r4, r0
 800c1e8:	f7ff fff0 	bl	800c1cc <__sfp_lock_acquire>
 800c1ec:	6a23      	ldr	r3, [r4, #32]
 800c1ee:	b11b      	cbz	r3, 800c1f8 <__sinit+0x14>
 800c1f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1f4:	f7ff bff0 	b.w	800c1d8 <__sfp_lock_release>
 800c1f8:	4b04      	ldr	r3, [pc, #16]	@ (800c20c <__sinit+0x28>)
 800c1fa:	6223      	str	r3, [r4, #32]
 800c1fc:	4b04      	ldr	r3, [pc, #16]	@ (800c210 <__sinit+0x2c>)
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d1f5      	bne.n	800c1f0 <__sinit+0xc>
 800c204:	f7ff ffc4 	bl	800c190 <global_stdio_init.part.0>
 800c208:	e7f2      	b.n	800c1f0 <__sinit+0xc>
 800c20a:	bf00      	nop
 800c20c:	0800c151 	.word	0x0800c151
 800c210:	200017d8 	.word	0x200017d8

0800c214 <_strtol_l.isra.0>:
 800c214:	2b24      	cmp	r3, #36	@ 0x24
 800c216:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c21a:	4686      	mov	lr, r0
 800c21c:	4690      	mov	r8, r2
 800c21e:	d801      	bhi.n	800c224 <_strtol_l.isra.0+0x10>
 800c220:	2b01      	cmp	r3, #1
 800c222:	d106      	bne.n	800c232 <_strtol_l.isra.0+0x1e>
 800c224:	f000 f8a0 	bl	800c368 <__errno>
 800c228:	2316      	movs	r3, #22
 800c22a:	6003      	str	r3, [r0, #0]
 800c22c:	2000      	movs	r0, #0
 800c22e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c232:	460d      	mov	r5, r1
 800c234:	4833      	ldr	r0, [pc, #204]	@ (800c304 <_strtol_l.isra.0+0xf0>)
 800c236:	462a      	mov	r2, r5
 800c238:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c23c:	5d06      	ldrb	r6, [r0, r4]
 800c23e:	f016 0608 	ands.w	r6, r6, #8
 800c242:	d1f8      	bne.n	800c236 <_strtol_l.isra.0+0x22>
 800c244:	2c2d      	cmp	r4, #45	@ 0x2d
 800c246:	d110      	bne.n	800c26a <_strtol_l.isra.0+0x56>
 800c248:	2601      	movs	r6, #1
 800c24a:	782c      	ldrb	r4, [r5, #0]
 800c24c:	1c95      	adds	r5, r2, #2
 800c24e:	f033 0210 	bics.w	r2, r3, #16
 800c252:	d115      	bne.n	800c280 <_strtol_l.isra.0+0x6c>
 800c254:	2c30      	cmp	r4, #48	@ 0x30
 800c256:	d10d      	bne.n	800c274 <_strtol_l.isra.0+0x60>
 800c258:	782a      	ldrb	r2, [r5, #0]
 800c25a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c25e:	2a58      	cmp	r2, #88	@ 0x58
 800c260:	d108      	bne.n	800c274 <_strtol_l.isra.0+0x60>
 800c262:	786c      	ldrb	r4, [r5, #1]
 800c264:	3502      	adds	r5, #2
 800c266:	2310      	movs	r3, #16
 800c268:	e00a      	b.n	800c280 <_strtol_l.isra.0+0x6c>
 800c26a:	2c2b      	cmp	r4, #43	@ 0x2b
 800c26c:	bf04      	itt	eq
 800c26e:	782c      	ldrbeq	r4, [r5, #0]
 800c270:	1c95      	addeq	r5, r2, #2
 800c272:	e7ec      	b.n	800c24e <_strtol_l.isra.0+0x3a>
 800c274:	2b00      	cmp	r3, #0
 800c276:	d1f6      	bne.n	800c266 <_strtol_l.isra.0+0x52>
 800c278:	2c30      	cmp	r4, #48	@ 0x30
 800c27a:	bf14      	ite	ne
 800c27c:	230a      	movne	r3, #10
 800c27e:	2308      	moveq	r3, #8
 800c280:	2200      	movs	r2, #0
 800c282:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c286:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800c28a:	fbbc f9f3 	udiv	r9, ip, r3
 800c28e:	4610      	mov	r0, r2
 800c290:	fb03 ca19 	mls	sl, r3, r9, ip
 800c294:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c298:	2f09      	cmp	r7, #9
 800c29a:	d80f      	bhi.n	800c2bc <_strtol_l.isra.0+0xa8>
 800c29c:	463c      	mov	r4, r7
 800c29e:	42a3      	cmp	r3, r4
 800c2a0:	dd1b      	ble.n	800c2da <_strtol_l.isra.0+0xc6>
 800c2a2:	1c57      	adds	r7, r2, #1
 800c2a4:	d007      	beq.n	800c2b6 <_strtol_l.isra.0+0xa2>
 800c2a6:	4581      	cmp	r9, r0
 800c2a8:	d314      	bcc.n	800c2d4 <_strtol_l.isra.0+0xc0>
 800c2aa:	d101      	bne.n	800c2b0 <_strtol_l.isra.0+0x9c>
 800c2ac:	45a2      	cmp	sl, r4
 800c2ae:	db11      	blt.n	800c2d4 <_strtol_l.isra.0+0xc0>
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	fb00 4003 	mla	r0, r0, r3, r4
 800c2b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c2ba:	e7eb      	b.n	800c294 <_strtol_l.isra.0+0x80>
 800c2bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c2c0:	2f19      	cmp	r7, #25
 800c2c2:	d801      	bhi.n	800c2c8 <_strtol_l.isra.0+0xb4>
 800c2c4:	3c37      	subs	r4, #55	@ 0x37
 800c2c6:	e7ea      	b.n	800c29e <_strtol_l.isra.0+0x8a>
 800c2c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c2cc:	2f19      	cmp	r7, #25
 800c2ce:	d804      	bhi.n	800c2da <_strtol_l.isra.0+0xc6>
 800c2d0:	3c57      	subs	r4, #87	@ 0x57
 800c2d2:	e7e4      	b.n	800c29e <_strtol_l.isra.0+0x8a>
 800c2d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c2d8:	e7ed      	b.n	800c2b6 <_strtol_l.isra.0+0xa2>
 800c2da:	1c53      	adds	r3, r2, #1
 800c2dc:	d108      	bne.n	800c2f0 <_strtol_l.isra.0+0xdc>
 800c2de:	2322      	movs	r3, #34	@ 0x22
 800c2e0:	4660      	mov	r0, ip
 800c2e2:	f8ce 3000 	str.w	r3, [lr]
 800c2e6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ea:	d0a0      	beq.n	800c22e <_strtol_l.isra.0+0x1a>
 800c2ec:	1e69      	subs	r1, r5, #1
 800c2ee:	e006      	b.n	800c2fe <_strtol_l.isra.0+0xea>
 800c2f0:	b106      	cbz	r6, 800c2f4 <_strtol_l.isra.0+0xe0>
 800c2f2:	4240      	negs	r0, r0
 800c2f4:	f1b8 0f00 	cmp.w	r8, #0
 800c2f8:	d099      	beq.n	800c22e <_strtol_l.isra.0+0x1a>
 800c2fa:	2a00      	cmp	r2, #0
 800c2fc:	d1f6      	bne.n	800c2ec <_strtol_l.isra.0+0xd8>
 800c2fe:	f8c8 1000 	str.w	r1, [r8]
 800c302:	e794      	b.n	800c22e <_strtol_l.isra.0+0x1a>
 800c304:	0800e810 	.word	0x0800e810

0800c308 <strtol>:
 800c308:	4613      	mov	r3, r2
 800c30a:	460a      	mov	r2, r1
 800c30c:	4601      	mov	r1, r0
 800c30e:	4802      	ldr	r0, [pc, #8]	@ (800c318 <strtol+0x10>)
 800c310:	6800      	ldr	r0, [r0, #0]
 800c312:	f7ff bf7f 	b.w	800c214 <_strtol_l.isra.0>
 800c316:	bf00      	nop
 800c318:	20000188 	.word	0x20000188

0800c31c <_fwalk_sglue>:
 800c31c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c320:	4607      	mov	r7, r0
 800c322:	4688      	mov	r8, r1
 800c324:	4614      	mov	r4, r2
 800c326:	2600      	movs	r6, #0
 800c328:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c32c:	f1b9 0901 	subs.w	r9, r9, #1
 800c330:	d505      	bpl.n	800c33e <_fwalk_sglue+0x22>
 800c332:	6824      	ldr	r4, [r4, #0]
 800c334:	2c00      	cmp	r4, #0
 800c336:	d1f7      	bne.n	800c328 <_fwalk_sglue+0xc>
 800c338:	4630      	mov	r0, r6
 800c33a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c33e:	89ab      	ldrh	r3, [r5, #12]
 800c340:	2b01      	cmp	r3, #1
 800c342:	d907      	bls.n	800c354 <_fwalk_sglue+0x38>
 800c344:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c348:	3301      	adds	r3, #1
 800c34a:	d003      	beq.n	800c354 <_fwalk_sglue+0x38>
 800c34c:	4629      	mov	r1, r5
 800c34e:	4638      	mov	r0, r7
 800c350:	47c0      	blx	r8
 800c352:	4306      	orrs	r6, r0
 800c354:	3568      	adds	r5, #104	@ 0x68
 800c356:	e7e9      	b.n	800c32c <_fwalk_sglue+0x10>

0800c358 <memset>:
 800c358:	4603      	mov	r3, r0
 800c35a:	4402      	add	r2, r0
 800c35c:	4293      	cmp	r3, r2
 800c35e:	d100      	bne.n	800c362 <memset+0xa>
 800c360:	4770      	bx	lr
 800c362:	f803 1b01 	strb.w	r1, [r3], #1
 800c366:	e7f9      	b.n	800c35c <memset+0x4>

0800c368 <__errno>:
 800c368:	4b01      	ldr	r3, [pc, #4]	@ (800c370 <__errno+0x8>)
 800c36a:	6818      	ldr	r0, [r3, #0]
 800c36c:	4770      	bx	lr
 800c36e:	bf00      	nop
 800c370:	20000188 	.word	0x20000188

0800c374 <__libc_init_array>:
 800c374:	b570      	push	{r4, r5, r6, lr}
 800c376:	2600      	movs	r6, #0
 800c378:	4d0c      	ldr	r5, [pc, #48]	@ (800c3ac <__libc_init_array+0x38>)
 800c37a:	4c0d      	ldr	r4, [pc, #52]	@ (800c3b0 <__libc_init_array+0x3c>)
 800c37c:	1b64      	subs	r4, r4, r5
 800c37e:	10a4      	asrs	r4, r4, #2
 800c380:	42a6      	cmp	r6, r4
 800c382:	d109      	bne.n	800c398 <__libc_init_array+0x24>
 800c384:	f002 f904 	bl	800e590 <_init>
 800c388:	2600      	movs	r6, #0
 800c38a:	4d0a      	ldr	r5, [pc, #40]	@ (800c3b4 <__libc_init_array+0x40>)
 800c38c:	4c0a      	ldr	r4, [pc, #40]	@ (800c3b8 <__libc_init_array+0x44>)
 800c38e:	1b64      	subs	r4, r4, r5
 800c390:	10a4      	asrs	r4, r4, #2
 800c392:	42a6      	cmp	r6, r4
 800c394:	d105      	bne.n	800c3a2 <__libc_init_array+0x2e>
 800c396:	bd70      	pop	{r4, r5, r6, pc}
 800c398:	f855 3b04 	ldr.w	r3, [r5], #4
 800c39c:	4798      	blx	r3
 800c39e:	3601      	adds	r6, #1
 800c3a0:	e7ee      	b.n	800c380 <__libc_init_array+0xc>
 800c3a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3a6:	4798      	blx	r3
 800c3a8:	3601      	adds	r6, #1
 800c3aa:	e7f2      	b.n	800c392 <__libc_init_array+0x1e>
 800c3ac:	0800ea18 	.word	0x0800ea18
 800c3b0:	0800ea18 	.word	0x0800ea18
 800c3b4:	0800ea18 	.word	0x0800ea18
 800c3b8:	0800ea1c 	.word	0x0800ea1c

0800c3bc <__retarget_lock_init_recursive>:
 800c3bc:	4770      	bx	lr

0800c3be <__retarget_lock_acquire_recursive>:
 800c3be:	4770      	bx	lr

0800c3c0 <__retarget_lock_release_recursive>:
 800c3c0:	4770      	bx	lr
	...

0800c3c4 <_localeconv_r>:
 800c3c4:	4800      	ldr	r0, [pc, #0]	@ (800c3c8 <_localeconv_r+0x4>)
 800c3c6:	4770      	bx	lr
 800c3c8:	200002c8 	.word	0x200002c8

0800c3cc <memchr>:
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	b510      	push	{r4, lr}
 800c3d0:	b2c9      	uxtb	r1, r1
 800c3d2:	4402      	add	r2, r0
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	d101      	bne.n	800c3de <memchr+0x12>
 800c3da:	2000      	movs	r0, #0
 800c3dc:	e003      	b.n	800c3e6 <memchr+0x1a>
 800c3de:	7804      	ldrb	r4, [r0, #0]
 800c3e0:	3301      	adds	r3, #1
 800c3e2:	428c      	cmp	r4, r1
 800c3e4:	d1f6      	bne.n	800c3d4 <memchr+0x8>
 800c3e6:	bd10      	pop	{r4, pc}

0800c3e8 <memcpy>:
 800c3e8:	440a      	add	r2, r1
 800c3ea:	4291      	cmp	r1, r2
 800c3ec:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c3f0:	d100      	bne.n	800c3f4 <memcpy+0xc>
 800c3f2:	4770      	bx	lr
 800c3f4:	b510      	push	{r4, lr}
 800c3f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3fa:	4291      	cmp	r1, r2
 800c3fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c400:	d1f9      	bne.n	800c3f6 <memcpy+0xe>
 800c402:	bd10      	pop	{r4, pc}

0800c404 <quorem>:
 800c404:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c408:	6903      	ldr	r3, [r0, #16]
 800c40a:	690c      	ldr	r4, [r1, #16]
 800c40c:	4607      	mov	r7, r0
 800c40e:	42a3      	cmp	r3, r4
 800c410:	db7e      	blt.n	800c510 <quorem+0x10c>
 800c412:	3c01      	subs	r4, #1
 800c414:	00a3      	lsls	r3, r4, #2
 800c416:	f100 0514 	add.w	r5, r0, #20
 800c41a:	f101 0814 	add.w	r8, r1, #20
 800c41e:	9300      	str	r3, [sp, #0]
 800c420:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c424:	9301      	str	r3, [sp, #4]
 800c426:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c42a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c42e:	3301      	adds	r3, #1
 800c430:	429a      	cmp	r2, r3
 800c432:	fbb2 f6f3 	udiv	r6, r2, r3
 800c436:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c43a:	d32e      	bcc.n	800c49a <quorem+0x96>
 800c43c:	f04f 0a00 	mov.w	sl, #0
 800c440:	46c4      	mov	ip, r8
 800c442:	46ae      	mov	lr, r5
 800c444:	46d3      	mov	fp, sl
 800c446:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c44a:	b298      	uxth	r0, r3
 800c44c:	fb06 a000 	mla	r0, r6, r0, sl
 800c450:	0c1b      	lsrs	r3, r3, #16
 800c452:	0c02      	lsrs	r2, r0, #16
 800c454:	fb06 2303 	mla	r3, r6, r3, r2
 800c458:	f8de 2000 	ldr.w	r2, [lr]
 800c45c:	b280      	uxth	r0, r0
 800c45e:	b292      	uxth	r2, r2
 800c460:	1a12      	subs	r2, r2, r0
 800c462:	445a      	add	r2, fp
 800c464:	f8de 0000 	ldr.w	r0, [lr]
 800c468:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c472:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c476:	b292      	uxth	r2, r2
 800c478:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c47c:	45e1      	cmp	r9, ip
 800c47e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c482:	f84e 2b04 	str.w	r2, [lr], #4
 800c486:	d2de      	bcs.n	800c446 <quorem+0x42>
 800c488:	9b00      	ldr	r3, [sp, #0]
 800c48a:	58eb      	ldr	r3, [r5, r3]
 800c48c:	b92b      	cbnz	r3, 800c49a <quorem+0x96>
 800c48e:	9b01      	ldr	r3, [sp, #4]
 800c490:	3b04      	subs	r3, #4
 800c492:	429d      	cmp	r5, r3
 800c494:	461a      	mov	r2, r3
 800c496:	d32f      	bcc.n	800c4f8 <quorem+0xf4>
 800c498:	613c      	str	r4, [r7, #16]
 800c49a:	4638      	mov	r0, r7
 800c49c:	f001 fb38 	bl	800db10 <__mcmp>
 800c4a0:	2800      	cmp	r0, #0
 800c4a2:	db25      	blt.n	800c4f0 <quorem+0xec>
 800c4a4:	4629      	mov	r1, r5
 800c4a6:	2000      	movs	r0, #0
 800c4a8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c4ac:	f8d1 c000 	ldr.w	ip, [r1]
 800c4b0:	fa1f fe82 	uxth.w	lr, r2
 800c4b4:	fa1f f38c 	uxth.w	r3, ip
 800c4b8:	eba3 030e 	sub.w	r3, r3, lr
 800c4bc:	4403      	add	r3, r0
 800c4be:	0c12      	lsrs	r2, r2, #16
 800c4c0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c4c4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c4c8:	b29b      	uxth	r3, r3
 800c4ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4ce:	45c1      	cmp	r9, r8
 800c4d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c4d4:	f841 3b04 	str.w	r3, [r1], #4
 800c4d8:	d2e6      	bcs.n	800c4a8 <quorem+0xa4>
 800c4da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4e2:	b922      	cbnz	r2, 800c4ee <quorem+0xea>
 800c4e4:	3b04      	subs	r3, #4
 800c4e6:	429d      	cmp	r5, r3
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	d30b      	bcc.n	800c504 <quorem+0x100>
 800c4ec:	613c      	str	r4, [r7, #16]
 800c4ee:	3601      	adds	r6, #1
 800c4f0:	4630      	mov	r0, r6
 800c4f2:	b003      	add	sp, #12
 800c4f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4f8:	6812      	ldr	r2, [r2, #0]
 800c4fa:	3b04      	subs	r3, #4
 800c4fc:	2a00      	cmp	r2, #0
 800c4fe:	d1cb      	bne.n	800c498 <quorem+0x94>
 800c500:	3c01      	subs	r4, #1
 800c502:	e7c6      	b.n	800c492 <quorem+0x8e>
 800c504:	6812      	ldr	r2, [r2, #0]
 800c506:	3b04      	subs	r3, #4
 800c508:	2a00      	cmp	r2, #0
 800c50a:	d1ef      	bne.n	800c4ec <quorem+0xe8>
 800c50c:	3c01      	subs	r4, #1
 800c50e:	e7ea      	b.n	800c4e6 <quorem+0xe2>
 800c510:	2000      	movs	r0, #0
 800c512:	e7ee      	b.n	800c4f2 <quorem+0xee>
 800c514:	0000      	movs	r0, r0
	...

0800c518 <_dtoa_r>:
 800c518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c51c:	4614      	mov	r4, r2
 800c51e:	461d      	mov	r5, r3
 800c520:	69c7      	ldr	r7, [r0, #28]
 800c522:	b097      	sub	sp, #92	@ 0x5c
 800c524:	4681      	mov	r9, r0
 800c526:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800c52a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c52c:	b97f      	cbnz	r7, 800c54e <_dtoa_r+0x36>
 800c52e:	2010      	movs	r0, #16
 800c530:	f000 ff1e 	bl	800d370 <malloc>
 800c534:	4602      	mov	r2, r0
 800c536:	f8c9 001c 	str.w	r0, [r9, #28]
 800c53a:	b920      	cbnz	r0, 800c546 <_dtoa_r+0x2e>
 800c53c:	21ef      	movs	r1, #239	@ 0xef
 800c53e:	4bac      	ldr	r3, [pc, #688]	@ (800c7f0 <_dtoa_r+0x2d8>)
 800c540:	48ac      	ldr	r0, [pc, #688]	@ (800c7f4 <_dtoa_r+0x2dc>)
 800c542:	f001 fccf 	bl	800dee4 <__assert_func>
 800c546:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c54a:	6007      	str	r7, [r0, #0]
 800c54c:	60c7      	str	r7, [r0, #12]
 800c54e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c552:	6819      	ldr	r1, [r3, #0]
 800c554:	b159      	cbz	r1, 800c56e <_dtoa_r+0x56>
 800c556:	685a      	ldr	r2, [r3, #4]
 800c558:	2301      	movs	r3, #1
 800c55a:	4093      	lsls	r3, r2
 800c55c:	604a      	str	r2, [r1, #4]
 800c55e:	608b      	str	r3, [r1, #8]
 800c560:	4648      	mov	r0, r9
 800c562:	f001 f8a3 	bl	800d6ac <_Bfree>
 800c566:	2200      	movs	r2, #0
 800c568:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c56c:	601a      	str	r2, [r3, #0]
 800c56e:	1e2b      	subs	r3, r5, #0
 800c570:	bfaf      	iteee	ge
 800c572:	2300      	movge	r3, #0
 800c574:	2201      	movlt	r2, #1
 800c576:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c57a:	9307      	strlt	r3, [sp, #28]
 800c57c:	bfa8      	it	ge
 800c57e:	6033      	strge	r3, [r6, #0]
 800c580:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800c584:	4b9c      	ldr	r3, [pc, #624]	@ (800c7f8 <_dtoa_r+0x2e0>)
 800c586:	bfb8      	it	lt
 800c588:	6032      	strlt	r2, [r6, #0]
 800c58a:	ea33 0308 	bics.w	r3, r3, r8
 800c58e:	d112      	bne.n	800c5b6 <_dtoa_r+0x9e>
 800c590:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c594:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c596:	6013      	str	r3, [r2, #0]
 800c598:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c59c:	4323      	orrs	r3, r4
 800c59e:	f000 855e 	beq.w	800d05e <_dtoa_r+0xb46>
 800c5a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c5a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c7fc <_dtoa_r+0x2e4>
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	f000 8560 	beq.w	800d06e <_dtoa_r+0xb56>
 800c5ae:	f10a 0303 	add.w	r3, sl, #3
 800c5b2:	f000 bd5a 	b.w	800d06a <_dtoa_r+0xb52>
 800c5b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c5ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c5be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	f7f4 f9f9 	bl	80009bc <__aeabi_dcmpeq>
 800c5ca:	4607      	mov	r7, r0
 800c5cc:	b158      	cbz	r0, 800c5e6 <_dtoa_r+0xce>
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c5d2:	6013      	str	r3, [r2, #0]
 800c5d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c5d6:	b113      	cbz	r3, 800c5de <_dtoa_r+0xc6>
 800c5d8:	4b89      	ldr	r3, [pc, #548]	@ (800c800 <_dtoa_r+0x2e8>)
 800c5da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c5dc:	6013      	str	r3, [r2, #0]
 800c5de:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800c804 <_dtoa_r+0x2ec>
 800c5e2:	f000 bd44 	b.w	800d06e <_dtoa_r+0xb56>
 800c5e6:	ab14      	add	r3, sp, #80	@ 0x50
 800c5e8:	9301      	str	r3, [sp, #4]
 800c5ea:	ab15      	add	r3, sp, #84	@ 0x54
 800c5ec:	9300      	str	r3, [sp, #0]
 800c5ee:	4648      	mov	r0, r9
 800c5f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c5f4:	f001 fb3c 	bl	800dc70 <__d2b>
 800c5f8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c5fc:	9003      	str	r0, [sp, #12]
 800c5fe:	2e00      	cmp	r6, #0
 800c600:	d078      	beq.n	800c6f4 <_dtoa_r+0x1dc>
 800c602:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c606:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c608:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c60c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c610:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c614:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c618:	9712      	str	r7, [sp, #72]	@ 0x48
 800c61a:	4619      	mov	r1, r3
 800c61c:	2200      	movs	r2, #0
 800c61e:	4b7a      	ldr	r3, [pc, #488]	@ (800c808 <_dtoa_r+0x2f0>)
 800c620:	f7f3 fdac 	bl	800017c <__aeabi_dsub>
 800c624:	a36c      	add	r3, pc, #432	@ (adr r3, 800c7d8 <_dtoa_r+0x2c0>)
 800c626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62a:	f7f3 ff5f 	bl	80004ec <__aeabi_dmul>
 800c62e:	a36c      	add	r3, pc, #432	@ (adr r3, 800c7e0 <_dtoa_r+0x2c8>)
 800c630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c634:	f7f3 fda4 	bl	8000180 <__adddf3>
 800c638:	4604      	mov	r4, r0
 800c63a:	4630      	mov	r0, r6
 800c63c:	460d      	mov	r5, r1
 800c63e:	f7f3 feeb 	bl	8000418 <__aeabi_i2d>
 800c642:	a369      	add	r3, pc, #420	@ (adr r3, 800c7e8 <_dtoa_r+0x2d0>)
 800c644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c648:	f7f3 ff50 	bl	80004ec <__aeabi_dmul>
 800c64c:	4602      	mov	r2, r0
 800c64e:	460b      	mov	r3, r1
 800c650:	4620      	mov	r0, r4
 800c652:	4629      	mov	r1, r5
 800c654:	f7f3 fd94 	bl	8000180 <__adddf3>
 800c658:	4604      	mov	r4, r0
 800c65a:	460d      	mov	r5, r1
 800c65c:	f7f4 f9f6 	bl	8000a4c <__aeabi_d2iz>
 800c660:	2200      	movs	r2, #0
 800c662:	4607      	mov	r7, r0
 800c664:	2300      	movs	r3, #0
 800c666:	4620      	mov	r0, r4
 800c668:	4629      	mov	r1, r5
 800c66a:	f7f4 f9b1 	bl	80009d0 <__aeabi_dcmplt>
 800c66e:	b140      	cbz	r0, 800c682 <_dtoa_r+0x16a>
 800c670:	4638      	mov	r0, r7
 800c672:	f7f3 fed1 	bl	8000418 <__aeabi_i2d>
 800c676:	4622      	mov	r2, r4
 800c678:	462b      	mov	r3, r5
 800c67a:	f7f4 f99f 	bl	80009bc <__aeabi_dcmpeq>
 800c67e:	b900      	cbnz	r0, 800c682 <_dtoa_r+0x16a>
 800c680:	3f01      	subs	r7, #1
 800c682:	2f16      	cmp	r7, #22
 800c684:	d854      	bhi.n	800c730 <_dtoa_r+0x218>
 800c686:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c68a:	4b60      	ldr	r3, [pc, #384]	@ (800c80c <_dtoa_r+0x2f4>)
 800c68c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c694:	f7f4 f99c 	bl	80009d0 <__aeabi_dcmplt>
 800c698:	2800      	cmp	r0, #0
 800c69a:	d04b      	beq.n	800c734 <_dtoa_r+0x21c>
 800c69c:	2300      	movs	r3, #0
 800c69e:	3f01      	subs	r7, #1
 800c6a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c6a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c6a4:	1b9b      	subs	r3, r3, r6
 800c6a6:	1e5a      	subs	r2, r3, #1
 800c6a8:	bf49      	itett	mi
 800c6aa:	f1c3 0301 	rsbmi	r3, r3, #1
 800c6ae:	2300      	movpl	r3, #0
 800c6b0:	9304      	strmi	r3, [sp, #16]
 800c6b2:	2300      	movmi	r3, #0
 800c6b4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6b6:	bf54      	ite	pl
 800c6b8:	9304      	strpl	r3, [sp, #16]
 800c6ba:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c6bc:	2f00      	cmp	r7, #0
 800c6be:	db3b      	blt.n	800c738 <_dtoa_r+0x220>
 800c6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6c2:	970e      	str	r7, [sp, #56]	@ 0x38
 800c6c4:	443b      	add	r3, r7
 800c6c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c6ce:	2b09      	cmp	r3, #9
 800c6d0:	d865      	bhi.n	800c79e <_dtoa_r+0x286>
 800c6d2:	2b05      	cmp	r3, #5
 800c6d4:	bfc4      	itt	gt
 800c6d6:	3b04      	subgt	r3, #4
 800c6d8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c6da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c6dc:	bfc8      	it	gt
 800c6de:	2400      	movgt	r4, #0
 800c6e0:	f1a3 0302 	sub.w	r3, r3, #2
 800c6e4:	bfd8      	it	le
 800c6e6:	2401      	movle	r4, #1
 800c6e8:	2b03      	cmp	r3, #3
 800c6ea:	d864      	bhi.n	800c7b6 <_dtoa_r+0x29e>
 800c6ec:	e8df f003 	tbb	[pc, r3]
 800c6f0:	2c385553 	.word	0x2c385553
 800c6f4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c6f8:	441e      	add	r6, r3
 800c6fa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c6fe:	2b20      	cmp	r3, #32
 800c700:	bfc1      	itttt	gt
 800c702:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c706:	fa08 f803 	lslgt.w	r8, r8, r3
 800c70a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c70e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c712:	bfd6      	itet	le
 800c714:	f1c3 0320 	rsble	r3, r3, #32
 800c718:	ea48 0003 	orrgt.w	r0, r8, r3
 800c71c:	fa04 f003 	lslle.w	r0, r4, r3
 800c720:	f7f3 fe6a 	bl	80003f8 <__aeabi_ui2d>
 800c724:	2201      	movs	r2, #1
 800c726:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c72a:	3e01      	subs	r6, #1
 800c72c:	9212      	str	r2, [sp, #72]	@ 0x48
 800c72e:	e774      	b.n	800c61a <_dtoa_r+0x102>
 800c730:	2301      	movs	r3, #1
 800c732:	e7b5      	b.n	800c6a0 <_dtoa_r+0x188>
 800c734:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c736:	e7b4      	b.n	800c6a2 <_dtoa_r+0x18a>
 800c738:	9b04      	ldr	r3, [sp, #16]
 800c73a:	1bdb      	subs	r3, r3, r7
 800c73c:	9304      	str	r3, [sp, #16]
 800c73e:	427b      	negs	r3, r7
 800c740:	930a      	str	r3, [sp, #40]	@ 0x28
 800c742:	2300      	movs	r3, #0
 800c744:	930e      	str	r3, [sp, #56]	@ 0x38
 800c746:	e7c1      	b.n	800c6cc <_dtoa_r+0x1b4>
 800c748:	2301      	movs	r3, #1
 800c74a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c74c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c74e:	eb07 0b03 	add.w	fp, r7, r3
 800c752:	f10b 0301 	add.w	r3, fp, #1
 800c756:	2b01      	cmp	r3, #1
 800c758:	9308      	str	r3, [sp, #32]
 800c75a:	bfb8      	it	lt
 800c75c:	2301      	movlt	r3, #1
 800c75e:	e006      	b.n	800c76e <_dtoa_r+0x256>
 800c760:	2301      	movs	r3, #1
 800c762:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c764:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c766:	2b00      	cmp	r3, #0
 800c768:	dd28      	ble.n	800c7bc <_dtoa_r+0x2a4>
 800c76a:	469b      	mov	fp, r3
 800c76c:	9308      	str	r3, [sp, #32]
 800c76e:	2100      	movs	r1, #0
 800c770:	2204      	movs	r2, #4
 800c772:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c776:	f102 0514 	add.w	r5, r2, #20
 800c77a:	429d      	cmp	r5, r3
 800c77c:	d926      	bls.n	800c7cc <_dtoa_r+0x2b4>
 800c77e:	6041      	str	r1, [r0, #4]
 800c780:	4648      	mov	r0, r9
 800c782:	f000 ff53 	bl	800d62c <_Balloc>
 800c786:	4682      	mov	sl, r0
 800c788:	2800      	cmp	r0, #0
 800c78a:	d143      	bne.n	800c814 <_dtoa_r+0x2fc>
 800c78c:	4602      	mov	r2, r0
 800c78e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c792:	4b1f      	ldr	r3, [pc, #124]	@ (800c810 <_dtoa_r+0x2f8>)
 800c794:	e6d4      	b.n	800c540 <_dtoa_r+0x28>
 800c796:	2300      	movs	r3, #0
 800c798:	e7e3      	b.n	800c762 <_dtoa_r+0x24a>
 800c79a:	2300      	movs	r3, #0
 800c79c:	e7d5      	b.n	800c74a <_dtoa_r+0x232>
 800c79e:	2401      	movs	r4, #1
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c7a4:	9320      	str	r3, [sp, #128]	@ 0x80
 800c7a6:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	2312      	movs	r3, #18
 800c7ae:	f8cd b020 	str.w	fp, [sp, #32]
 800c7b2:	9221      	str	r2, [sp, #132]	@ 0x84
 800c7b4:	e7db      	b.n	800c76e <_dtoa_r+0x256>
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7ba:	e7f4      	b.n	800c7a6 <_dtoa_r+0x28e>
 800c7bc:	f04f 0b01 	mov.w	fp, #1
 800c7c0:	465b      	mov	r3, fp
 800c7c2:	f8cd b020 	str.w	fp, [sp, #32]
 800c7c6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800c7ca:	e7d0      	b.n	800c76e <_dtoa_r+0x256>
 800c7cc:	3101      	adds	r1, #1
 800c7ce:	0052      	lsls	r2, r2, #1
 800c7d0:	e7d1      	b.n	800c776 <_dtoa_r+0x25e>
 800c7d2:	bf00      	nop
 800c7d4:	f3af 8000 	nop.w
 800c7d8:	636f4361 	.word	0x636f4361
 800c7dc:	3fd287a7 	.word	0x3fd287a7
 800c7e0:	8b60c8b3 	.word	0x8b60c8b3
 800c7e4:	3fc68a28 	.word	0x3fc68a28
 800c7e8:	509f79fb 	.word	0x509f79fb
 800c7ec:	3fd34413 	.word	0x3fd34413
 800c7f0:	0800e6df 	.word	0x0800e6df
 800c7f4:	0800e6f6 	.word	0x0800e6f6
 800c7f8:	7ff00000 	.word	0x7ff00000
 800c7fc:	0800e6db 	.word	0x0800e6db
 800c800:	0800e6af 	.word	0x0800e6af
 800c804:	0800e6ae 	.word	0x0800e6ae
 800c808:	3ff80000 	.word	0x3ff80000
 800c80c:	0800e948 	.word	0x0800e948
 800c810:	0800e74e 	.word	0x0800e74e
 800c814:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c818:	6018      	str	r0, [r3, #0]
 800c81a:	9b08      	ldr	r3, [sp, #32]
 800c81c:	2b0e      	cmp	r3, #14
 800c81e:	f200 80a1 	bhi.w	800c964 <_dtoa_r+0x44c>
 800c822:	2c00      	cmp	r4, #0
 800c824:	f000 809e 	beq.w	800c964 <_dtoa_r+0x44c>
 800c828:	2f00      	cmp	r7, #0
 800c82a:	dd33      	ble.n	800c894 <_dtoa_r+0x37c>
 800c82c:	4b9c      	ldr	r3, [pc, #624]	@ (800caa0 <_dtoa_r+0x588>)
 800c82e:	f007 020f 	and.w	r2, r7, #15
 800c832:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c836:	05f8      	lsls	r0, r7, #23
 800c838:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c83c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800c840:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c844:	d516      	bpl.n	800c874 <_dtoa_r+0x35c>
 800c846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c84a:	4b96      	ldr	r3, [pc, #600]	@ (800caa4 <_dtoa_r+0x58c>)
 800c84c:	2603      	movs	r6, #3
 800c84e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c852:	f7f3 ff75 	bl	8000740 <__aeabi_ddiv>
 800c856:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c85a:	f004 040f 	and.w	r4, r4, #15
 800c85e:	4d91      	ldr	r5, [pc, #580]	@ (800caa4 <_dtoa_r+0x58c>)
 800c860:	b954      	cbnz	r4, 800c878 <_dtoa_r+0x360>
 800c862:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c866:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c86a:	f7f3 ff69 	bl	8000740 <__aeabi_ddiv>
 800c86e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c872:	e028      	b.n	800c8c6 <_dtoa_r+0x3ae>
 800c874:	2602      	movs	r6, #2
 800c876:	e7f2      	b.n	800c85e <_dtoa_r+0x346>
 800c878:	07e1      	lsls	r1, r4, #31
 800c87a:	d508      	bpl.n	800c88e <_dtoa_r+0x376>
 800c87c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c880:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c884:	f7f3 fe32 	bl	80004ec <__aeabi_dmul>
 800c888:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c88c:	3601      	adds	r6, #1
 800c88e:	1064      	asrs	r4, r4, #1
 800c890:	3508      	adds	r5, #8
 800c892:	e7e5      	b.n	800c860 <_dtoa_r+0x348>
 800c894:	f000 80af 	beq.w	800c9f6 <_dtoa_r+0x4de>
 800c898:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c89c:	427c      	negs	r4, r7
 800c89e:	4b80      	ldr	r3, [pc, #512]	@ (800caa0 <_dtoa_r+0x588>)
 800c8a0:	f004 020f 	and.w	r2, r4, #15
 800c8a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ac:	f7f3 fe1e 	bl	80004ec <__aeabi_dmul>
 800c8b0:	2602      	movs	r6, #2
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c8b8:	4d7a      	ldr	r5, [pc, #488]	@ (800caa4 <_dtoa_r+0x58c>)
 800c8ba:	1124      	asrs	r4, r4, #4
 800c8bc:	2c00      	cmp	r4, #0
 800c8be:	f040 808f 	bne.w	800c9e0 <_dtoa_r+0x4c8>
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d1d3      	bne.n	800c86e <_dtoa_r+0x356>
 800c8c6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800c8ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	f000 8094 	beq.w	800c9fa <_dtoa_r+0x4e2>
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	4620      	mov	r0, r4
 800c8d6:	4629      	mov	r1, r5
 800c8d8:	4b73      	ldr	r3, [pc, #460]	@ (800caa8 <_dtoa_r+0x590>)
 800c8da:	f7f4 f879 	bl	80009d0 <__aeabi_dcmplt>
 800c8de:	2800      	cmp	r0, #0
 800c8e0:	f000 808b 	beq.w	800c9fa <_dtoa_r+0x4e2>
 800c8e4:	9b08      	ldr	r3, [sp, #32]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	f000 8087 	beq.w	800c9fa <_dtoa_r+0x4e2>
 800c8ec:	f1bb 0f00 	cmp.w	fp, #0
 800c8f0:	dd34      	ble.n	800c95c <_dtoa_r+0x444>
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	4629      	mov	r1, r5
 800c8f8:	4b6c      	ldr	r3, [pc, #432]	@ (800caac <_dtoa_r+0x594>)
 800c8fa:	f7f3 fdf7 	bl	80004ec <__aeabi_dmul>
 800c8fe:	465c      	mov	r4, fp
 800c900:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c904:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c908:	3601      	adds	r6, #1
 800c90a:	4630      	mov	r0, r6
 800c90c:	f7f3 fd84 	bl	8000418 <__aeabi_i2d>
 800c910:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c914:	f7f3 fdea 	bl	80004ec <__aeabi_dmul>
 800c918:	2200      	movs	r2, #0
 800c91a:	4b65      	ldr	r3, [pc, #404]	@ (800cab0 <_dtoa_r+0x598>)
 800c91c:	f7f3 fc30 	bl	8000180 <__adddf3>
 800c920:	4605      	mov	r5, r0
 800c922:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c926:	2c00      	cmp	r4, #0
 800c928:	d16a      	bne.n	800ca00 <_dtoa_r+0x4e8>
 800c92a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c92e:	2200      	movs	r2, #0
 800c930:	4b60      	ldr	r3, [pc, #384]	@ (800cab4 <_dtoa_r+0x59c>)
 800c932:	f7f3 fc23 	bl	800017c <__aeabi_dsub>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c93e:	462a      	mov	r2, r5
 800c940:	4633      	mov	r3, r6
 800c942:	f7f4 f863 	bl	8000a0c <__aeabi_dcmpgt>
 800c946:	2800      	cmp	r0, #0
 800c948:	f040 8298 	bne.w	800ce7c <_dtoa_r+0x964>
 800c94c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c950:	462a      	mov	r2, r5
 800c952:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c956:	f7f4 f83b 	bl	80009d0 <__aeabi_dcmplt>
 800c95a:	bb38      	cbnz	r0, 800c9ac <_dtoa_r+0x494>
 800c95c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c960:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c964:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c966:	2b00      	cmp	r3, #0
 800c968:	f2c0 8157 	blt.w	800cc1a <_dtoa_r+0x702>
 800c96c:	2f0e      	cmp	r7, #14
 800c96e:	f300 8154 	bgt.w	800cc1a <_dtoa_r+0x702>
 800c972:	4b4b      	ldr	r3, [pc, #300]	@ (800caa0 <_dtoa_r+0x588>)
 800c974:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c978:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c97c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c980:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c982:	2b00      	cmp	r3, #0
 800c984:	f280 80e5 	bge.w	800cb52 <_dtoa_r+0x63a>
 800c988:	9b08      	ldr	r3, [sp, #32]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	f300 80e1 	bgt.w	800cb52 <_dtoa_r+0x63a>
 800c990:	d10c      	bne.n	800c9ac <_dtoa_r+0x494>
 800c992:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c996:	2200      	movs	r2, #0
 800c998:	4b46      	ldr	r3, [pc, #280]	@ (800cab4 <_dtoa_r+0x59c>)
 800c99a:	f7f3 fda7 	bl	80004ec <__aeabi_dmul>
 800c99e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9a2:	f7f4 f829 	bl	80009f8 <__aeabi_dcmpge>
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	f000 8266 	beq.w	800ce78 <_dtoa_r+0x960>
 800c9ac:	2400      	movs	r4, #0
 800c9ae:	4625      	mov	r5, r4
 800c9b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c9b2:	4656      	mov	r6, sl
 800c9b4:	ea6f 0803 	mvn.w	r8, r3
 800c9b8:	2700      	movs	r7, #0
 800c9ba:	4621      	mov	r1, r4
 800c9bc:	4648      	mov	r0, r9
 800c9be:	f000 fe75 	bl	800d6ac <_Bfree>
 800c9c2:	2d00      	cmp	r5, #0
 800c9c4:	f000 80bd 	beq.w	800cb42 <_dtoa_r+0x62a>
 800c9c8:	b12f      	cbz	r7, 800c9d6 <_dtoa_r+0x4be>
 800c9ca:	42af      	cmp	r7, r5
 800c9cc:	d003      	beq.n	800c9d6 <_dtoa_r+0x4be>
 800c9ce:	4639      	mov	r1, r7
 800c9d0:	4648      	mov	r0, r9
 800c9d2:	f000 fe6b 	bl	800d6ac <_Bfree>
 800c9d6:	4629      	mov	r1, r5
 800c9d8:	4648      	mov	r0, r9
 800c9da:	f000 fe67 	bl	800d6ac <_Bfree>
 800c9de:	e0b0      	b.n	800cb42 <_dtoa_r+0x62a>
 800c9e0:	07e2      	lsls	r2, r4, #31
 800c9e2:	d505      	bpl.n	800c9f0 <_dtoa_r+0x4d8>
 800c9e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c9e8:	f7f3 fd80 	bl	80004ec <__aeabi_dmul>
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	3601      	adds	r6, #1
 800c9f0:	1064      	asrs	r4, r4, #1
 800c9f2:	3508      	adds	r5, #8
 800c9f4:	e762      	b.n	800c8bc <_dtoa_r+0x3a4>
 800c9f6:	2602      	movs	r6, #2
 800c9f8:	e765      	b.n	800c8c6 <_dtoa_r+0x3ae>
 800c9fa:	46b8      	mov	r8, r7
 800c9fc:	9c08      	ldr	r4, [sp, #32]
 800c9fe:	e784      	b.n	800c90a <_dtoa_r+0x3f2>
 800ca00:	4b27      	ldr	r3, [pc, #156]	@ (800caa0 <_dtoa_r+0x588>)
 800ca02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ca04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ca08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ca0c:	4454      	add	r4, sl
 800ca0e:	2900      	cmp	r1, #0
 800ca10:	d054      	beq.n	800cabc <_dtoa_r+0x5a4>
 800ca12:	2000      	movs	r0, #0
 800ca14:	4928      	ldr	r1, [pc, #160]	@ (800cab8 <_dtoa_r+0x5a0>)
 800ca16:	f7f3 fe93 	bl	8000740 <__aeabi_ddiv>
 800ca1a:	4633      	mov	r3, r6
 800ca1c:	462a      	mov	r2, r5
 800ca1e:	f7f3 fbad 	bl	800017c <__aeabi_dsub>
 800ca22:	4656      	mov	r6, sl
 800ca24:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ca28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca2c:	f7f4 f80e 	bl	8000a4c <__aeabi_d2iz>
 800ca30:	4605      	mov	r5, r0
 800ca32:	f7f3 fcf1 	bl	8000418 <__aeabi_i2d>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca3e:	f7f3 fb9d 	bl	800017c <__aeabi_dsub>
 800ca42:	4602      	mov	r2, r0
 800ca44:	460b      	mov	r3, r1
 800ca46:	3530      	adds	r5, #48	@ 0x30
 800ca48:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ca50:	f806 5b01 	strb.w	r5, [r6], #1
 800ca54:	f7f3 ffbc 	bl	80009d0 <__aeabi_dcmplt>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d172      	bne.n	800cb42 <_dtoa_r+0x62a>
 800ca5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca60:	2000      	movs	r0, #0
 800ca62:	4911      	ldr	r1, [pc, #68]	@ (800caa8 <_dtoa_r+0x590>)
 800ca64:	f7f3 fb8a 	bl	800017c <__aeabi_dsub>
 800ca68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ca6c:	f7f3 ffb0 	bl	80009d0 <__aeabi_dcmplt>
 800ca70:	2800      	cmp	r0, #0
 800ca72:	f040 80b4 	bne.w	800cbde <_dtoa_r+0x6c6>
 800ca76:	42a6      	cmp	r6, r4
 800ca78:	f43f af70 	beq.w	800c95c <_dtoa_r+0x444>
 800ca7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ca80:	2200      	movs	r2, #0
 800ca82:	4b0a      	ldr	r3, [pc, #40]	@ (800caac <_dtoa_r+0x594>)
 800ca84:	f7f3 fd32 	bl	80004ec <__aeabi_dmul>
 800ca88:	2200      	movs	r2, #0
 800ca8a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ca8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ca92:	4b06      	ldr	r3, [pc, #24]	@ (800caac <_dtoa_r+0x594>)
 800ca94:	f7f3 fd2a 	bl	80004ec <__aeabi_dmul>
 800ca98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ca9c:	e7c4      	b.n	800ca28 <_dtoa_r+0x510>
 800ca9e:	bf00      	nop
 800caa0:	0800e948 	.word	0x0800e948
 800caa4:	0800e920 	.word	0x0800e920
 800caa8:	3ff00000 	.word	0x3ff00000
 800caac:	40240000 	.word	0x40240000
 800cab0:	401c0000 	.word	0x401c0000
 800cab4:	40140000 	.word	0x40140000
 800cab8:	3fe00000 	.word	0x3fe00000
 800cabc:	4631      	mov	r1, r6
 800cabe:	4628      	mov	r0, r5
 800cac0:	f7f3 fd14 	bl	80004ec <__aeabi_dmul>
 800cac4:	4656      	mov	r6, sl
 800cac6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800caca:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cacc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cad0:	f7f3 ffbc 	bl	8000a4c <__aeabi_d2iz>
 800cad4:	4605      	mov	r5, r0
 800cad6:	f7f3 fc9f 	bl	8000418 <__aeabi_i2d>
 800cada:	4602      	mov	r2, r0
 800cadc:	460b      	mov	r3, r1
 800cade:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cae2:	f7f3 fb4b 	bl	800017c <__aeabi_dsub>
 800cae6:	4602      	mov	r2, r0
 800cae8:	460b      	mov	r3, r1
 800caea:	3530      	adds	r5, #48	@ 0x30
 800caec:	f806 5b01 	strb.w	r5, [r6], #1
 800caf0:	42a6      	cmp	r6, r4
 800caf2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800caf6:	f04f 0200 	mov.w	r2, #0
 800cafa:	d124      	bne.n	800cb46 <_dtoa_r+0x62e>
 800cafc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cb00:	4bae      	ldr	r3, [pc, #696]	@ (800cdbc <_dtoa_r+0x8a4>)
 800cb02:	f7f3 fb3d 	bl	8000180 <__adddf3>
 800cb06:	4602      	mov	r2, r0
 800cb08:	460b      	mov	r3, r1
 800cb0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb0e:	f7f3 ff7d 	bl	8000a0c <__aeabi_dcmpgt>
 800cb12:	2800      	cmp	r0, #0
 800cb14:	d163      	bne.n	800cbde <_dtoa_r+0x6c6>
 800cb16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb1a:	2000      	movs	r0, #0
 800cb1c:	49a7      	ldr	r1, [pc, #668]	@ (800cdbc <_dtoa_r+0x8a4>)
 800cb1e:	f7f3 fb2d 	bl	800017c <__aeabi_dsub>
 800cb22:	4602      	mov	r2, r0
 800cb24:	460b      	mov	r3, r1
 800cb26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb2a:	f7f3 ff51 	bl	80009d0 <__aeabi_dcmplt>
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	f43f af14 	beq.w	800c95c <_dtoa_r+0x444>
 800cb34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cb36:	1e73      	subs	r3, r6, #1
 800cb38:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb3e:	2b30      	cmp	r3, #48	@ 0x30
 800cb40:	d0f8      	beq.n	800cb34 <_dtoa_r+0x61c>
 800cb42:	4647      	mov	r7, r8
 800cb44:	e03b      	b.n	800cbbe <_dtoa_r+0x6a6>
 800cb46:	4b9e      	ldr	r3, [pc, #632]	@ (800cdc0 <_dtoa_r+0x8a8>)
 800cb48:	f7f3 fcd0 	bl	80004ec <__aeabi_dmul>
 800cb4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cb50:	e7bc      	b.n	800cacc <_dtoa_r+0x5b4>
 800cb52:	4656      	mov	r6, sl
 800cb54:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800cb58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	4629      	mov	r1, r5
 800cb60:	f7f3 fdee 	bl	8000740 <__aeabi_ddiv>
 800cb64:	f7f3 ff72 	bl	8000a4c <__aeabi_d2iz>
 800cb68:	4680      	mov	r8, r0
 800cb6a:	f7f3 fc55 	bl	8000418 <__aeabi_i2d>
 800cb6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb72:	f7f3 fcbb 	bl	80004ec <__aeabi_dmul>
 800cb76:	4602      	mov	r2, r0
 800cb78:	460b      	mov	r3, r1
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	4629      	mov	r1, r5
 800cb7e:	f7f3 fafd 	bl	800017c <__aeabi_dsub>
 800cb82:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb86:	9d08      	ldr	r5, [sp, #32]
 800cb88:	f806 4b01 	strb.w	r4, [r6], #1
 800cb8c:	eba6 040a 	sub.w	r4, r6, sl
 800cb90:	42a5      	cmp	r5, r4
 800cb92:	4602      	mov	r2, r0
 800cb94:	460b      	mov	r3, r1
 800cb96:	d133      	bne.n	800cc00 <_dtoa_r+0x6e8>
 800cb98:	f7f3 faf2 	bl	8000180 <__adddf3>
 800cb9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cba0:	4604      	mov	r4, r0
 800cba2:	460d      	mov	r5, r1
 800cba4:	f7f3 ff32 	bl	8000a0c <__aeabi_dcmpgt>
 800cba8:	b9c0      	cbnz	r0, 800cbdc <_dtoa_r+0x6c4>
 800cbaa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbae:	4620      	mov	r0, r4
 800cbb0:	4629      	mov	r1, r5
 800cbb2:	f7f3 ff03 	bl	80009bc <__aeabi_dcmpeq>
 800cbb6:	b110      	cbz	r0, 800cbbe <_dtoa_r+0x6a6>
 800cbb8:	f018 0f01 	tst.w	r8, #1
 800cbbc:	d10e      	bne.n	800cbdc <_dtoa_r+0x6c4>
 800cbbe:	4648      	mov	r0, r9
 800cbc0:	9903      	ldr	r1, [sp, #12]
 800cbc2:	f000 fd73 	bl	800d6ac <_Bfree>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	7033      	strb	r3, [r6, #0]
 800cbca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cbcc:	3701      	adds	r7, #1
 800cbce:	601f      	str	r7, [r3, #0]
 800cbd0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	f000 824b 	beq.w	800d06e <_dtoa_r+0xb56>
 800cbd8:	601e      	str	r6, [r3, #0]
 800cbda:	e248      	b.n	800d06e <_dtoa_r+0xb56>
 800cbdc:	46b8      	mov	r8, r7
 800cbde:	4633      	mov	r3, r6
 800cbe0:	461e      	mov	r6, r3
 800cbe2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbe6:	2a39      	cmp	r2, #57	@ 0x39
 800cbe8:	d106      	bne.n	800cbf8 <_dtoa_r+0x6e0>
 800cbea:	459a      	cmp	sl, r3
 800cbec:	d1f8      	bne.n	800cbe0 <_dtoa_r+0x6c8>
 800cbee:	2230      	movs	r2, #48	@ 0x30
 800cbf0:	f108 0801 	add.w	r8, r8, #1
 800cbf4:	f88a 2000 	strb.w	r2, [sl]
 800cbf8:	781a      	ldrb	r2, [r3, #0]
 800cbfa:	3201      	adds	r2, #1
 800cbfc:	701a      	strb	r2, [r3, #0]
 800cbfe:	e7a0      	b.n	800cb42 <_dtoa_r+0x62a>
 800cc00:	2200      	movs	r2, #0
 800cc02:	4b6f      	ldr	r3, [pc, #444]	@ (800cdc0 <_dtoa_r+0x8a8>)
 800cc04:	f7f3 fc72 	bl	80004ec <__aeabi_dmul>
 800cc08:	2200      	movs	r2, #0
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	4604      	mov	r4, r0
 800cc0e:	460d      	mov	r5, r1
 800cc10:	f7f3 fed4 	bl	80009bc <__aeabi_dcmpeq>
 800cc14:	2800      	cmp	r0, #0
 800cc16:	d09f      	beq.n	800cb58 <_dtoa_r+0x640>
 800cc18:	e7d1      	b.n	800cbbe <_dtoa_r+0x6a6>
 800cc1a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cc1c:	2a00      	cmp	r2, #0
 800cc1e:	f000 80ea 	beq.w	800cdf6 <_dtoa_r+0x8de>
 800cc22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cc24:	2a01      	cmp	r2, #1
 800cc26:	f300 80cd 	bgt.w	800cdc4 <_dtoa_r+0x8ac>
 800cc2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cc2c:	2a00      	cmp	r2, #0
 800cc2e:	f000 80c1 	beq.w	800cdb4 <_dtoa_r+0x89c>
 800cc32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cc36:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cc38:	9e04      	ldr	r6, [sp, #16]
 800cc3a:	9a04      	ldr	r2, [sp, #16]
 800cc3c:	2101      	movs	r1, #1
 800cc3e:	441a      	add	r2, r3
 800cc40:	9204      	str	r2, [sp, #16]
 800cc42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc44:	4648      	mov	r0, r9
 800cc46:	441a      	add	r2, r3
 800cc48:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc4a:	f000 fde3 	bl	800d814 <__i2b>
 800cc4e:	4605      	mov	r5, r0
 800cc50:	b166      	cbz	r6, 800cc6c <_dtoa_r+0x754>
 800cc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	dd09      	ble.n	800cc6c <_dtoa_r+0x754>
 800cc58:	42b3      	cmp	r3, r6
 800cc5a:	bfa8      	it	ge
 800cc5c:	4633      	movge	r3, r6
 800cc5e:	9a04      	ldr	r2, [sp, #16]
 800cc60:	1af6      	subs	r6, r6, r3
 800cc62:	1ad2      	subs	r2, r2, r3
 800cc64:	9204      	str	r2, [sp, #16]
 800cc66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc68:	1ad3      	subs	r3, r2, r3
 800cc6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc6e:	b30b      	cbz	r3, 800ccb4 <_dtoa_r+0x79c>
 800cc70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	f000 80c6 	beq.w	800ce04 <_dtoa_r+0x8ec>
 800cc78:	2c00      	cmp	r4, #0
 800cc7a:	f000 80c0 	beq.w	800cdfe <_dtoa_r+0x8e6>
 800cc7e:	4629      	mov	r1, r5
 800cc80:	4622      	mov	r2, r4
 800cc82:	4648      	mov	r0, r9
 800cc84:	f000 fe7e 	bl	800d984 <__pow5mult>
 800cc88:	9a03      	ldr	r2, [sp, #12]
 800cc8a:	4601      	mov	r1, r0
 800cc8c:	4605      	mov	r5, r0
 800cc8e:	4648      	mov	r0, r9
 800cc90:	f000 fdd6 	bl	800d840 <__multiply>
 800cc94:	9903      	ldr	r1, [sp, #12]
 800cc96:	4680      	mov	r8, r0
 800cc98:	4648      	mov	r0, r9
 800cc9a:	f000 fd07 	bl	800d6ac <_Bfree>
 800cc9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cca0:	1b1b      	subs	r3, r3, r4
 800cca2:	930a      	str	r3, [sp, #40]	@ 0x28
 800cca4:	f000 80b1 	beq.w	800ce0a <_dtoa_r+0x8f2>
 800cca8:	4641      	mov	r1, r8
 800ccaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ccac:	4648      	mov	r0, r9
 800ccae:	f000 fe69 	bl	800d984 <__pow5mult>
 800ccb2:	9003      	str	r0, [sp, #12]
 800ccb4:	2101      	movs	r1, #1
 800ccb6:	4648      	mov	r0, r9
 800ccb8:	f000 fdac 	bl	800d814 <__i2b>
 800ccbc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	f000 81d8 	beq.w	800d076 <_dtoa_r+0xb5e>
 800ccc6:	461a      	mov	r2, r3
 800ccc8:	4601      	mov	r1, r0
 800ccca:	4648      	mov	r0, r9
 800cccc:	f000 fe5a 	bl	800d984 <__pow5mult>
 800ccd0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ccd2:	4604      	mov	r4, r0
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	f300 809f 	bgt.w	800ce18 <_dtoa_r+0x900>
 800ccda:	9b06      	ldr	r3, [sp, #24]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	f040 8097 	bne.w	800ce10 <_dtoa_r+0x8f8>
 800cce2:	9b07      	ldr	r3, [sp, #28]
 800cce4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	f040 8093 	bne.w	800ce14 <_dtoa_r+0x8fc>
 800ccee:	9b07      	ldr	r3, [sp, #28]
 800ccf0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ccf4:	0d1b      	lsrs	r3, r3, #20
 800ccf6:	051b      	lsls	r3, r3, #20
 800ccf8:	b133      	cbz	r3, 800cd08 <_dtoa_r+0x7f0>
 800ccfa:	9b04      	ldr	r3, [sp, #16]
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	9304      	str	r3, [sp, #16]
 800cd00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd02:	3301      	adds	r3, #1
 800cd04:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd06:	2301      	movs	r3, #1
 800cd08:	930a      	str	r3, [sp, #40]	@ 0x28
 800cd0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	f000 81b8 	beq.w	800d082 <_dtoa_r+0xb6a>
 800cd12:	6923      	ldr	r3, [r4, #16]
 800cd14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd18:	6918      	ldr	r0, [r3, #16]
 800cd1a:	f000 fd2f 	bl	800d77c <__hi0bits>
 800cd1e:	f1c0 0020 	rsb	r0, r0, #32
 800cd22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd24:	4418      	add	r0, r3
 800cd26:	f010 001f 	ands.w	r0, r0, #31
 800cd2a:	f000 8082 	beq.w	800ce32 <_dtoa_r+0x91a>
 800cd2e:	f1c0 0320 	rsb	r3, r0, #32
 800cd32:	2b04      	cmp	r3, #4
 800cd34:	dd73      	ble.n	800ce1e <_dtoa_r+0x906>
 800cd36:	9b04      	ldr	r3, [sp, #16]
 800cd38:	f1c0 001c 	rsb	r0, r0, #28
 800cd3c:	4403      	add	r3, r0
 800cd3e:	9304      	str	r3, [sp, #16]
 800cd40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd42:	4406      	add	r6, r0
 800cd44:	4403      	add	r3, r0
 800cd46:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd48:	9b04      	ldr	r3, [sp, #16]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	dd05      	ble.n	800cd5a <_dtoa_r+0x842>
 800cd4e:	461a      	mov	r2, r3
 800cd50:	4648      	mov	r0, r9
 800cd52:	9903      	ldr	r1, [sp, #12]
 800cd54:	f000 fe70 	bl	800da38 <__lshift>
 800cd58:	9003      	str	r0, [sp, #12]
 800cd5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	dd05      	ble.n	800cd6c <_dtoa_r+0x854>
 800cd60:	4621      	mov	r1, r4
 800cd62:	461a      	mov	r2, r3
 800cd64:	4648      	mov	r0, r9
 800cd66:	f000 fe67 	bl	800da38 <__lshift>
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d061      	beq.n	800ce36 <_dtoa_r+0x91e>
 800cd72:	4621      	mov	r1, r4
 800cd74:	9803      	ldr	r0, [sp, #12]
 800cd76:	f000 fecb 	bl	800db10 <__mcmp>
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	da5b      	bge.n	800ce36 <_dtoa_r+0x91e>
 800cd7e:	2300      	movs	r3, #0
 800cd80:	220a      	movs	r2, #10
 800cd82:	4648      	mov	r0, r9
 800cd84:	9903      	ldr	r1, [sp, #12]
 800cd86:	f000 fcb3 	bl	800d6f0 <__multadd>
 800cd8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd8c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800cd90:	9003      	str	r0, [sp, #12]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	f000 8177 	beq.w	800d086 <_dtoa_r+0xb6e>
 800cd98:	4629      	mov	r1, r5
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	220a      	movs	r2, #10
 800cd9e:	4648      	mov	r0, r9
 800cda0:	f000 fca6 	bl	800d6f0 <__multadd>
 800cda4:	f1bb 0f00 	cmp.w	fp, #0
 800cda8:	4605      	mov	r5, r0
 800cdaa:	dc6f      	bgt.n	800ce8c <_dtoa_r+0x974>
 800cdac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cdae:	2b02      	cmp	r3, #2
 800cdb0:	dc49      	bgt.n	800ce46 <_dtoa_r+0x92e>
 800cdb2:	e06b      	b.n	800ce8c <_dtoa_r+0x974>
 800cdb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cdb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cdba:	e73c      	b.n	800cc36 <_dtoa_r+0x71e>
 800cdbc:	3fe00000 	.word	0x3fe00000
 800cdc0:	40240000 	.word	0x40240000
 800cdc4:	9b08      	ldr	r3, [sp, #32]
 800cdc6:	1e5c      	subs	r4, r3, #1
 800cdc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cdca:	42a3      	cmp	r3, r4
 800cdcc:	db09      	blt.n	800cde2 <_dtoa_r+0x8ca>
 800cdce:	1b1c      	subs	r4, r3, r4
 800cdd0:	9b08      	ldr	r3, [sp, #32]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	f6bf af30 	bge.w	800cc38 <_dtoa_r+0x720>
 800cdd8:	9b04      	ldr	r3, [sp, #16]
 800cdda:	9a08      	ldr	r2, [sp, #32]
 800cddc:	1a9e      	subs	r6, r3, r2
 800cdde:	2300      	movs	r3, #0
 800cde0:	e72b      	b.n	800cc3a <_dtoa_r+0x722>
 800cde2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cde4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cde6:	1ae3      	subs	r3, r4, r3
 800cde8:	441a      	add	r2, r3
 800cdea:	940a      	str	r4, [sp, #40]	@ 0x28
 800cdec:	9e04      	ldr	r6, [sp, #16]
 800cdee:	2400      	movs	r4, #0
 800cdf0:	9b08      	ldr	r3, [sp, #32]
 800cdf2:	920e      	str	r2, [sp, #56]	@ 0x38
 800cdf4:	e721      	b.n	800cc3a <_dtoa_r+0x722>
 800cdf6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cdf8:	9e04      	ldr	r6, [sp, #16]
 800cdfa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cdfc:	e728      	b.n	800cc50 <_dtoa_r+0x738>
 800cdfe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ce02:	e751      	b.n	800cca8 <_dtoa_r+0x790>
 800ce04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce06:	9903      	ldr	r1, [sp, #12]
 800ce08:	e750      	b.n	800ccac <_dtoa_r+0x794>
 800ce0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce0e:	e751      	b.n	800ccb4 <_dtoa_r+0x79c>
 800ce10:	2300      	movs	r3, #0
 800ce12:	e779      	b.n	800cd08 <_dtoa_r+0x7f0>
 800ce14:	9b06      	ldr	r3, [sp, #24]
 800ce16:	e777      	b.n	800cd08 <_dtoa_r+0x7f0>
 800ce18:	2300      	movs	r3, #0
 800ce1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce1c:	e779      	b.n	800cd12 <_dtoa_r+0x7fa>
 800ce1e:	d093      	beq.n	800cd48 <_dtoa_r+0x830>
 800ce20:	9a04      	ldr	r2, [sp, #16]
 800ce22:	331c      	adds	r3, #28
 800ce24:	441a      	add	r2, r3
 800ce26:	9204      	str	r2, [sp, #16]
 800ce28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce2a:	441e      	add	r6, r3
 800ce2c:	441a      	add	r2, r3
 800ce2e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce30:	e78a      	b.n	800cd48 <_dtoa_r+0x830>
 800ce32:	4603      	mov	r3, r0
 800ce34:	e7f4      	b.n	800ce20 <_dtoa_r+0x908>
 800ce36:	9b08      	ldr	r3, [sp, #32]
 800ce38:	46b8      	mov	r8, r7
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	dc20      	bgt.n	800ce80 <_dtoa_r+0x968>
 800ce3e:	469b      	mov	fp, r3
 800ce40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce42:	2b02      	cmp	r3, #2
 800ce44:	dd1e      	ble.n	800ce84 <_dtoa_r+0x96c>
 800ce46:	f1bb 0f00 	cmp.w	fp, #0
 800ce4a:	f47f adb1 	bne.w	800c9b0 <_dtoa_r+0x498>
 800ce4e:	4621      	mov	r1, r4
 800ce50:	465b      	mov	r3, fp
 800ce52:	2205      	movs	r2, #5
 800ce54:	4648      	mov	r0, r9
 800ce56:	f000 fc4b 	bl	800d6f0 <__multadd>
 800ce5a:	4601      	mov	r1, r0
 800ce5c:	4604      	mov	r4, r0
 800ce5e:	9803      	ldr	r0, [sp, #12]
 800ce60:	f000 fe56 	bl	800db10 <__mcmp>
 800ce64:	2800      	cmp	r0, #0
 800ce66:	f77f ada3 	ble.w	800c9b0 <_dtoa_r+0x498>
 800ce6a:	4656      	mov	r6, sl
 800ce6c:	2331      	movs	r3, #49	@ 0x31
 800ce6e:	f108 0801 	add.w	r8, r8, #1
 800ce72:	f806 3b01 	strb.w	r3, [r6], #1
 800ce76:	e59f      	b.n	800c9b8 <_dtoa_r+0x4a0>
 800ce78:	46b8      	mov	r8, r7
 800ce7a:	9c08      	ldr	r4, [sp, #32]
 800ce7c:	4625      	mov	r5, r4
 800ce7e:	e7f4      	b.n	800ce6a <_dtoa_r+0x952>
 800ce80:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ce84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	f000 8101 	beq.w	800d08e <_dtoa_r+0xb76>
 800ce8c:	2e00      	cmp	r6, #0
 800ce8e:	dd05      	ble.n	800ce9c <_dtoa_r+0x984>
 800ce90:	4629      	mov	r1, r5
 800ce92:	4632      	mov	r2, r6
 800ce94:	4648      	mov	r0, r9
 800ce96:	f000 fdcf 	bl	800da38 <__lshift>
 800ce9a:	4605      	mov	r5, r0
 800ce9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d05c      	beq.n	800cf5c <_dtoa_r+0xa44>
 800cea2:	4648      	mov	r0, r9
 800cea4:	6869      	ldr	r1, [r5, #4]
 800cea6:	f000 fbc1 	bl	800d62c <_Balloc>
 800ceaa:	4606      	mov	r6, r0
 800ceac:	b928      	cbnz	r0, 800ceba <_dtoa_r+0x9a2>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ceb4:	4b80      	ldr	r3, [pc, #512]	@ (800d0b8 <_dtoa_r+0xba0>)
 800ceb6:	f7ff bb43 	b.w	800c540 <_dtoa_r+0x28>
 800ceba:	692a      	ldr	r2, [r5, #16]
 800cebc:	f105 010c 	add.w	r1, r5, #12
 800cec0:	3202      	adds	r2, #2
 800cec2:	0092      	lsls	r2, r2, #2
 800cec4:	300c      	adds	r0, #12
 800cec6:	f7ff fa8f 	bl	800c3e8 <memcpy>
 800ceca:	2201      	movs	r2, #1
 800cecc:	4631      	mov	r1, r6
 800cece:	4648      	mov	r0, r9
 800ced0:	f000 fdb2 	bl	800da38 <__lshift>
 800ced4:	462f      	mov	r7, r5
 800ced6:	4605      	mov	r5, r0
 800ced8:	f10a 0301 	add.w	r3, sl, #1
 800cedc:	9304      	str	r3, [sp, #16]
 800cede:	eb0a 030b 	add.w	r3, sl, fp
 800cee2:	930a      	str	r3, [sp, #40]	@ 0x28
 800cee4:	9b06      	ldr	r3, [sp, #24]
 800cee6:	f003 0301 	and.w	r3, r3, #1
 800ceea:	9309      	str	r3, [sp, #36]	@ 0x24
 800ceec:	9b04      	ldr	r3, [sp, #16]
 800ceee:	4621      	mov	r1, r4
 800cef0:	9803      	ldr	r0, [sp, #12]
 800cef2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800cef6:	f7ff fa85 	bl	800c404 <quorem>
 800cefa:	4603      	mov	r3, r0
 800cefc:	4639      	mov	r1, r7
 800cefe:	3330      	adds	r3, #48	@ 0x30
 800cf00:	9006      	str	r0, [sp, #24]
 800cf02:	9803      	ldr	r0, [sp, #12]
 800cf04:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf06:	f000 fe03 	bl	800db10 <__mcmp>
 800cf0a:	462a      	mov	r2, r5
 800cf0c:	9008      	str	r0, [sp, #32]
 800cf0e:	4621      	mov	r1, r4
 800cf10:	4648      	mov	r0, r9
 800cf12:	f000 fe19 	bl	800db48 <__mdiff>
 800cf16:	68c2      	ldr	r2, [r0, #12]
 800cf18:	4606      	mov	r6, r0
 800cf1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf1c:	bb02      	cbnz	r2, 800cf60 <_dtoa_r+0xa48>
 800cf1e:	4601      	mov	r1, r0
 800cf20:	9803      	ldr	r0, [sp, #12]
 800cf22:	f000 fdf5 	bl	800db10 <__mcmp>
 800cf26:	4602      	mov	r2, r0
 800cf28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf2a:	4631      	mov	r1, r6
 800cf2c:	4648      	mov	r0, r9
 800cf2e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800cf32:	f000 fbbb 	bl	800d6ac <_Bfree>
 800cf36:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cf38:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf3a:	9e04      	ldr	r6, [sp, #16]
 800cf3c:	ea42 0103 	orr.w	r1, r2, r3
 800cf40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf42:	4319      	orrs	r1, r3
 800cf44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf46:	d10d      	bne.n	800cf64 <_dtoa_r+0xa4c>
 800cf48:	2b39      	cmp	r3, #57	@ 0x39
 800cf4a:	d027      	beq.n	800cf9c <_dtoa_r+0xa84>
 800cf4c:	9a08      	ldr	r2, [sp, #32]
 800cf4e:	2a00      	cmp	r2, #0
 800cf50:	dd01      	ble.n	800cf56 <_dtoa_r+0xa3e>
 800cf52:	9b06      	ldr	r3, [sp, #24]
 800cf54:	3331      	adds	r3, #49	@ 0x31
 800cf56:	f88b 3000 	strb.w	r3, [fp]
 800cf5a:	e52e      	b.n	800c9ba <_dtoa_r+0x4a2>
 800cf5c:	4628      	mov	r0, r5
 800cf5e:	e7b9      	b.n	800ced4 <_dtoa_r+0x9bc>
 800cf60:	2201      	movs	r2, #1
 800cf62:	e7e2      	b.n	800cf2a <_dtoa_r+0xa12>
 800cf64:	9908      	ldr	r1, [sp, #32]
 800cf66:	2900      	cmp	r1, #0
 800cf68:	db04      	blt.n	800cf74 <_dtoa_r+0xa5c>
 800cf6a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800cf6c:	4301      	orrs	r1, r0
 800cf6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf70:	4301      	orrs	r1, r0
 800cf72:	d120      	bne.n	800cfb6 <_dtoa_r+0xa9e>
 800cf74:	2a00      	cmp	r2, #0
 800cf76:	ddee      	ble.n	800cf56 <_dtoa_r+0xa3e>
 800cf78:	2201      	movs	r2, #1
 800cf7a:	9903      	ldr	r1, [sp, #12]
 800cf7c:	4648      	mov	r0, r9
 800cf7e:	9304      	str	r3, [sp, #16]
 800cf80:	f000 fd5a 	bl	800da38 <__lshift>
 800cf84:	4621      	mov	r1, r4
 800cf86:	9003      	str	r0, [sp, #12]
 800cf88:	f000 fdc2 	bl	800db10 <__mcmp>
 800cf8c:	2800      	cmp	r0, #0
 800cf8e:	9b04      	ldr	r3, [sp, #16]
 800cf90:	dc02      	bgt.n	800cf98 <_dtoa_r+0xa80>
 800cf92:	d1e0      	bne.n	800cf56 <_dtoa_r+0xa3e>
 800cf94:	07da      	lsls	r2, r3, #31
 800cf96:	d5de      	bpl.n	800cf56 <_dtoa_r+0xa3e>
 800cf98:	2b39      	cmp	r3, #57	@ 0x39
 800cf9a:	d1da      	bne.n	800cf52 <_dtoa_r+0xa3a>
 800cf9c:	2339      	movs	r3, #57	@ 0x39
 800cf9e:	f88b 3000 	strb.w	r3, [fp]
 800cfa2:	4633      	mov	r3, r6
 800cfa4:	461e      	mov	r6, r3
 800cfa6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cfaa:	3b01      	subs	r3, #1
 800cfac:	2a39      	cmp	r2, #57	@ 0x39
 800cfae:	d04e      	beq.n	800d04e <_dtoa_r+0xb36>
 800cfb0:	3201      	adds	r2, #1
 800cfb2:	701a      	strb	r2, [r3, #0]
 800cfb4:	e501      	b.n	800c9ba <_dtoa_r+0x4a2>
 800cfb6:	2a00      	cmp	r2, #0
 800cfb8:	dd03      	ble.n	800cfc2 <_dtoa_r+0xaaa>
 800cfba:	2b39      	cmp	r3, #57	@ 0x39
 800cfbc:	d0ee      	beq.n	800cf9c <_dtoa_r+0xa84>
 800cfbe:	3301      	adds	r3, #1
 800cfc0:	e7c9      	b.n	800cf56 <_dtoa_r+0xa3e>
 800cfc2:	9a04      	ldr	r2, [sp, #16]
 800cfc4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cfc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cfca:	428a      	cmp	r2, r1
 800cfcc:	d028      	beq.n	800d020 <_dtoa_r+0xb08>
 800cfce:	2300      	movs	r3, #0
 800cfd0:	220a      	movs	r2, #10
 800cfd2:	9903      	ldr	r1, [sp, #12]
 800cfd4:	4648      	mov	r0, r9
 800cfd6:	f000 fb8b 	bl	800d6f0 <__multadd>
 800cfda:	42af      	cmp	r7, r5
 800cfdc:	9003      	str	r0, [sp, #12]
 800cfde:	f04f 0300 	mov.w	r3, #0
 800cfe2:	f04f 020a 	mov.w	r2, #10
 800cfe6:	4639      	mov	r1, r7
 800cfe8:	4648      	mov	r0, r9
 800cfea:	d107      	bne.n	800cffc <_dtoa_r+0xae4>
 800cfec:	f000 fb80 	bl	800d6f0 <__multadd>
 800cff0:	4607      	mov	r7, r0
 800cff2:	4605      	mov	r5, r0
 800cff4:	9b04      	ldr	r3, [sp, #16]
 800cff6:	3301      	adds	r3, #1
 800cff8:	9304      	str	r3, [sp, #16]
 800cffa:	e777      	b.n	800ceec <_dtoa_r+0x9d4>
 800cffc:	f000 fb78 	bl	800d6f0 <__multadd>
 800d000:	4629      	mov	r1, r5
 800d002:	4607      	mov	r7, r0
 800d004:	2300      	movs	r3, #0
 800d006:	220a      	movs	r2, #10
 800d008:	4648      	mov	r0, r9
 800d00a:	f000 fb71 	bl	800d6f0 <__multadd>
 800d00e:	4605      	mov	r5, r0
 800d010:	e7f0      	b.n	800cff4 <_dtoa_r+0xadc>
 800d012:	f1bb 0f00 	cmp.w	fp, #0
 800d016:	bfcc      	ite	gt
 800d018:	465e      	movgt	r6, fp
 800d01a:	2601      	movle	r6, #1
 800d01c:	2700      	movs	r7, #0
 800d01e:	4456      	add	r6, sl
 800d020:	2201      	movs	r2, #1
 800d022:	9903      	ldr	r1, [sp, #12]
 800d024:	4648      	mov	r0, r9
 800d026:	9304      	str	r3, [sp, #16]
 800d028:	f000 fd06 	bl	800da38 <__lshift>
 800d02c:	4621      	mov	r1, r4
 800d02e:	9003      	str	r0, [sp, #12]
 800d030:	f000 fd6e 	bl	800db10 <__mcmp>
 800d034:	2800      	cmp	r0, #0
 800d036:	dcb4      	bgt.n	800cfa2 <_dtoa_r+0xa8a>
 800d038:	d102      	bne.n	800d040 <_dtoa_r+0xb28>
 800d03a:	9b04      	ldr	r3, [sp, #16]
 800d03c:	07db      	lsls	r3, r3, #31
 800d03e:	d4b0      	bmi.n	800cfa2 <_dtoa_r+0xa8a>
 800d040:	4633      	mov	r3, r6
 800d042:	461e      	mov	r6, r3
 800d044:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d048:	2a30      	cmp	r2, #48	@ 0x30
 800d04a:	d0fa      	beq.n	800d042 <_dtoa_r+0xb2a>
 800d04c:	e4b5      	b.n	800c9ba <_dtoa_r+0x4a2>
 800d04e:	459a      	cmp	sl, r3
 800d050:	d1a8      	bne.n	800cfa4 <_dtoa_r+0xa8c>
 800d052:	2331      	movs	r3, #49	@ 0x31
 800d054:	f108 0801 	add.w	r8, r8, #1
 800d058:	f88a 3000 	strb.w	r3, [sl]
 800d05c:	e4ad      	b.n	800c9ba <_dtoa_r+0x4a2>
 800d05e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d060:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d0bc <_dtoa_r+0xba4>
 800d064:	b11b      	cbz	r3, 800d06e <_dtoa_r+0xb56>
 800d066:	f10a 0308 	add.w	r3, sl, #8
 800d06a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d06c:	6013      	str	r3, [r2, #0]
 800d06e:	4650      	mov	r0, sl
 800d070:	b017      	add	sp, #92	@ 0x5c
 800d072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d076:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d078:	2b01      	cmp	r3, #1
 800d07a:	f77f ae2e 	ble.w	800ccda <_dtoa_r+0x7c2>
 800d07e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d080:	930a      	str	r3, [sp, #40]	@ 0x28
 800d082:	2001      	movs	r0, #1
 800d084:	e64d      	b.n	800cd22 <_dtoa_r+0x80a>
 800d086:	f1bb 0f00 	cmp.w	fp, #0
 800d08a:	f77f aed9 	ble.w	800ce40 <_dtoa_r+0x928>
 800d08e:	4656      	mov	r6, sl
 800d090:	4621      	mov	r1, r4
 800d092:	9803      	ldr	r0, [sp, #12]
 800d094:	f7ff f9b6 	bl	800c404 <quorem>
 800d098:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d09c:	f806 3b01 	strb.w	r3, [r6], #1
 800d0a0:	eba6 020a 	sub.w	r2, r6, sl
 800d0a4:	4593      	cmp	fp, r2
 800d0a6:	ddb4      	ble.n	800d012 <_dtoa_r+0xafa>
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	220a      	movs	r2, #10
 800d0ac:	4648      	mov	r0, r9
 800d0ae:	9903      	ldr	r1, [sp, #12]
 800d0b0:	f000 fb1e 	bl	800d6f0 <__multadd>
 800d0b4:	9003      	str	r0, [sp, #12]
 800d0b6:	e7eb      	b.n	800d090 <_dtoa_r+0xb78>
 800d0b8:	0800e74e 	.word	0x0800e74e
 800d0bc:	0800e6d2 	.word	0x0800e6d2

0800d0c0 <__ssputs_r>:
 800d0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0c4:	461f      	mov	r7, r3
 800d0c6:	688e      	ldr	r6, [r1, #8]
 800d0c8:	4682      	mov	sl, r0
 800d0ca:	42be      	cmp	r6, r7
 800d0cc:	460c      	mov	r4, r1
 800d0ce:	4690      	mov	r8, r2
 800d0d0:	680b      	ldr	r3, [r1, #0]
 800d0d2:	d82d      	bhi.n	800d130 <__ssputs_r+0x70>
 800d0d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d0dc:	d026      	beq.n	800d12c <__ssputs_r+0x6c>
 800d0de:	6965      	ldr	r5, [r4, #20]
 800d0e0:	6909      	ldr	r1, [r1, #16]
 800d0e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0e6:	eba3 0901 	sub.w	r9, r3, r1
 800d0ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0ee:	1c7b      	adds	r3, r7, #1
 800d0f0:	444b      	add	r3, r9
 800d0f2:	106d      	asrs	r5, r5, #1
 800d0f4:	429d      	cmp	r5, r3
 800d0f6:	bf38      	it	cc
 800d0f8:	461d      	movcc	r5, r3
 800d0fa:	0553      	lsls	r3, r2, #21
 800d0fc:	d527      	bpl.n	800d14e <__ssputs_r+0x8e>
 800d0fe:	4629      	mov	r1, r5
 800d100:	f000 f960 	bl	800d3c4 <_malloc_r>
 800d104:	4606      	mov	r6, r0
 800d106:	b360      	cbz	r0, 800d162 <__ssputs_r+0xa2>
 800d108:	464a      	mov	r2, r9
 800d10a:	6921      	ldr	r1, [r4, #16]
 800d10c:	f7ff f96c 	bl	800c3e8 <memcpy>
 800d110:	89a3      	ldrh	r3, [r4, #12]
 800d112:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d11a:	81a3      	strh	r3, [r4, #12]
 800d11c:	6126      	str	r6, [r4, #16]
 800d11e:	444e      	add	r6, r9
 800d120:	6026      	str	r6, [r4, #0]
 800d122:	463e      	mov	r6, r7
 800d124:	6165      	str	r5, [r4, #20]
 800d126:	eba5 0509 	sub.w	r5, r5, r9
 800d12a:	60a5      	str	r5, [r4, #8]
 800d12c:	42be      	cmp	r6, r7
 800d12e:	d900      	bls.n	800d132 <__ssputs_r+0x72>
 800d130:	463e      	mov	r6, r7
 800d132:	4632      	mov	r2, r6
 800d134:	4641      	mov	r1, r8
 800d136:	6820      	ldr	r0, [r4, #0]
 800d138:	f000 fe63 	bl	800de02 <memmove>
 800d13c:	2000      	movs	r0, #0
 800d13e:	68a3      	ldr	r3, [r4, #8]
 800d140:	1b9b      	subs	r3, r3, r6
 800d142:	60a3      	str	r3, [r4, #8]
 800d144:	6823      	ldr	r3, [r4, #0]
 800d146:	4433      	add	r3, r6
 800d148:	6023      	str	r3, [r4, #0]
 800d14a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d14e:	462a      	mov	r2, r5
 800d150:	f000 fe29 	bl	800dda6 <_realloc_r>
 800d154:	4606      	mov	r6, r0
 800d156:	2800      	cmp	r0, #0
 800d158:	d1e0      	bne.n	800d11c <__ssputs_r+0x5c>
 800d15a:	4650      	mov	r0, sl
 800d15c:	6921      	ldr	r1, [r4, #16]
 800d15e:	f000 fef3 	bl	800df48 <_free_r>
 800d162:	230c      	movs	r3, #12
 800d164:	f8ca 3000 	str.w	r3, [sl]
 800d168:	89a3      	ldrh	r3, [r4, #12]
 800d16a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d16e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d172:	81a3      	strh	r3, [r4, #12]
 800d174:	e7e9      	b.n	800d14a <__ssputs_r+0x8a>
	...

0800d178 <_svfiprintf_r>:
 800d178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d17c:	4698      	mov	r8, r3
 800d17e:	898b      	ldrh	r3, [r1, #12]
 800d180:	4607      	mov	r7, r0
 800d182:	061b      	lsls	r3, r3, #24
 800d184:	460d      	mov	r5, r1
 800d186:	4614      	mov	r4, r2
 800d188:	b09d      	sub	sp, #116	@ 0x74
 800d18a:	d510      	bpl.n	800d1ae <_svfiprintf_r+0x36>
 800d18c:	690b      	ldr	r3, [r1, #16]
 800d18e:	b973      	cbnz	r3, 800d1ae <_svfiprintf_r+0x36>
 800d190:	2140      	movs	r1, #64	@ 0x40
 800d192:	f000 f917 	bl	800d3c4 <_malloc_r>
 800d196:	6028      	str	r0, [r5, #0]
 800d198:	6128      	str	r0, [r5, #16]
 800d19a:	b930      	cbnz	r0, 800d1aa <_svfiprintf_r+0x32>
 800d19c:	230c      	movs	r3, #12
 800d19e:	603b      	str	r3, [r7, #0]
 800d1a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d1a4:	b01d      	add	sp, #116	@ 0x74
 800d1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1aa:	2340      	movs	r3, #64	@ 0x40
 800d1ac:	616b      	str	r3, [r5, #20]
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1b2:	2320      	movs	r3, #32
 800d1b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1b8:	2330      	movs	r3, #48	@ 0x30
 800d1ba:	f04f 0901 	mov.w	r9, #1
 800d1be:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1c2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d35c <_svfiprintf_r+0x1e4>
 800d1c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1ca:	4623      	mov	r3, r4
 800d1cc:	469a      	mov	sl, r3
 800d1ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1d2:	b10a      	cbz	r2, 800d1d8 <_svfiprintf_r+0x60>
 800d1d4:	2a25      	cmp	r2, #37	@ 0x25
 800d1d6:	d1f9      	bne.n	800d1cc <_svfiprintf_r+0x54>
 800d1d8:	ebba 0b04 	subs.w	fp, sl, r4
 800d1dc:	d00b      	beq.n	800d1f6 <_svfiprintf_r+0x7e>
 800d1de:	465b      	mov	r3, fp
 800d1e0:	4622      	mov	r2, r4
 800d1e2:	4629      	mov	r1, r5
 800d1e4:	4638      	mov	r0, r7
 800d1e6:	f7ff ff6b 	bl	800d0c0 <__ssputs_r>
 800d1ea:	3001      	adds	r0, #1
 800d1ec:	f000 80a7 	beq.w	800d33e <_svfiprintf_r+0x1c6>
 800d1f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d1f2:	445a      	add	r2, fp
 800d1f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800d1f6:	f89a 3000 	ldrb.w	r3, [sl]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	f000 809f 	beq.w	800d33e <_svfiprintf_r+0x1c6>
 800d200:	2300      	movs	r3, #0
 800d202:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d20a:	f10a 0a01 	add.w	sl, sl, #1
 800d20e:	9304      	str	r3, [sp, #16]
 800d210:	9307      	str	r3, [sp, #28]
 800d212:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d216:	931a      	str	r3, [sp, #104]	@ 0x68
 800d218:	4654      	mov	r4, sl
 800d21a:	2205      	movs	r2, #5
 800d21c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d220:	484e      	ldr	r0, [pc, #312]	@ (800d35c <_svfiprintf_r+0x1e4>)
 800d222:	f7ff f8d3 	bl	800c3cc <memchr>
 800d226:	9a04      	ldr	r2, [sp, #16]
 800d228:	b9d8      	cbnz	r0, 800d262 <_svfiprintf_r+0xea>
 800d22a:	06d0      	lsls	r0, r2, #27
 800d22c:	bf44      	itt	mi
 800d22e:	2320      	movmi	r3, #32
 800d230:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d234:	0711      	lsls	r1, r2, #28
 800d236:	bf44      	itt	mi
 800d238:	232b      	movmi	r3, #43	@ 0x2b
 800d23a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d23e:	f89a 3000 	ldrb.w	r3, [sl]
 800d242:	2b2a      	cmp	r3, #42	@ 0x2a
 800d244:	d015      	beq.n	800d272 <_svfiprintf_r+0xfa>
 800d246:	4654      	mov	r4, sl
 800d248:	2000      	movs	r0, #0
 800d24a:	f04f 0c0a 	mov.w	ip, #10
 800d24e:	9a07      	ldr	r2, [sp, #28]
 800d250:	4621      	mov	r1, r4
 800d252:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d256:	3b30      	subs	r3, #48	@ 0x30
 800d258:	2b09      	cmp	r3, #9
 800d25a:	d94b      	bls.n	800d2f4 <_svfiprintf_r+0x17c>
 800d25c:	b1b0      	cbz	r0, 800d28c <_svfiprintf_r+0x114>
 800d25e:	9207      	str	r2, [sp, #28]
 800d260:	e014      	b.n	800d28c <_svfiprintf_r+0x114>
 800d262:	eba0 0308 	sub.w	r3, r0, r8
 800d266:	fa09 f303 	lsl.w	r3, r9, r3
 800d26a:	4313      	orrs	r3, r2
 800d26c:	46a2      	mov	sl, r4
 800d26e:	9304      	str	r3, [sp, #16]
 800d270:	e7d2      	b.n	800d218 <_svfiprintf_r+0xa0>
 800d272:	9b03      	ldr	r3, [sp, #12]
 800d274:	1d19      	adds	r1, r3, #4
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	9103      	str	r1, [sp, #12]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	bfbb      	ittet	lt
 800d27e:	425b      	neglt	r3, r3
 800d280:	f042 0202 	orrlt.w	r2, r2, #2
 800d284:	9307      	strge	r3, [sp, #28]
 800d286:	9307      	strlt	r3, [sp, #28]
 800d288:	bfb8      	it	lt
 800d28a:	9204      	strlt	r2, [sp, #16]
 800d28c:	7823      	ldrb	r3, [r4, #0]
 800d28e:	2b2e      	cmp	r3, #46	@ 0x2e
 800d290:	d10a      	bne.n	800d2a8 <_svfiprintf_r+0x130>
 800d292:	7863      	ldrb	r3, [r4, #1]
 800d294:	2b2a      	cmp	r3, #42	@ 0x2a
 800d296:	d132      	bne.n	800d2fe <_svfiprintf_r+0x186>
 800d298:	9b03      	ldr	r3, [sp, #12]
 800d29a:	3402      	adds	r4, #2
 800d29c:	1d1a      	adds	r2, r3, #4
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	9203      	str	r2, [sp, #12]
 800d2a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2a6:	9305      	str	r3, [sp, #20]
 800d2a8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d360 <_svfiprintf_r+0x1e8>
 800d2ac:	2203      	movs	r2, #3
 800d2ae:	4650      	mov	r0, sl
 800d2b0:	7821      	ldrb	r1, [r4, #0]
 800d2b2:	f7ff f88b 	bl	800c3cc <memchr>
 800d2b6:	b138      	cbz	r0, 800d2c8 <_svfiprintf_r+0x150>
 800d2b8:	2240      	movs	r2, #64	@ 0x40
 800d2ba:	9b04      	ldr	r3, [sp, #16]
 800d2bc:	eba0 000a 	sub.w	r0, r0, sl
 800d2c0:	4082      	lsls	r2, r0
 800d2c2:	4313      	orrs	r3, r2
 800d2c4:	3401      	adds	r4, #1
 800d2c6:	9304      	str	r3, [sp, #16]
 800d2c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2cc:	2206      	movs	r2, #6
 800d2ce:	4825      	ldr	r0, [pc, #148]	@ (800d364 <_svfiprintf_r+0x1ec>)
 800d2d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2d4:	f7ff f87a 	bl	800c3cc <memchr>
 800d2d8:	2800      	cmp	r0, #0
 800d2da:	d036      	beq.n	800d34a <_svfiprintf_r+0x1d2>
 800d2dc:	4b22      	ldr	r3, [pc, #136]	@ (800d368 <_svfiprintf_r+0x1f0>)
 800d2de:	bb1b      	cbnz	r3, 800d328 <_svfiprintf_r+0x1b0>
 800d2e0:	9b03      	ldr	r3, [sp, #12]
 800d2e2:	3307      	adds	r3, #7
 800d2e4:	f023 0307 	bic.w	r3, r3, #7
 800d2e8:	3308      	adds	r3, #8
 800d2ea:	9303      	str	r3, [sp, #12]
 800d2ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ee:	4433      	add	r3, r6
 800d2f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2f2:	e76a      	b.n	800d1ca <_svfiprintf_r+0x52>
 800d2f4:	460c      	mov	r4, r1
 800d2f6:	2001      	movs	r0, #1
 800d2f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2fc:	e7a8      	b.n	800d250 <_svfiprintf_r+0xd8>
 800d2fe:	2300      	movs	r3, #0
 800d300:	f04f 0c0a 	mov.w	ip, #10
 800d304:	4619      	mov	r1, r3
 800d306:	3401      	adds	r4, #1
 800d308:	9305      	str	r3, [sp, #20]
 800d30a:	4620      	mov	r0, r4
 800d30c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d310:	3a30      	subs	r2, #48	@ 0x30
 800d312:	2a09      	cmp	r2, #9
 800d314:	d903      	bls.n	800d31e <_svfiprintf_r+0x1a6>
 800d316:	2b00      	cmp	r3, #0
 800d318:	d0c6      	beq.n	800d2a8 <_svfiprintf_r+0x130>
 800d31a:	9105      	str	r1, [sp, #20]
 800d31c:	e7c4      	b.n	800d2a8 <_svfiprintf_r+0x130>
 800d31e:	4604      	mov	r4, r0
 800d320:	2301      	movs	r3, #1
 800d322:	fb0c 2101 	mla	r1, ip, r1, r2
 800d326:	e7f0      	b.n	800d30a <_svfiprintf_r+0x192>
 800d328:	ab03      	add	r3, sp, #12
 800d32a:	9300      	str	r3, [sp, #0]
 800d32c:	462a      	mov	r2, r5
 800d32e:	4638      	mov	r0, r7
 800d330:	4b0e      	ldr	r3, [pc, #56]	@ (800d36c <_svfiprintf_r+0x1f4>)
 800d332:	a904      	add	r1, sp, #16
 800d334:	f7fe fab6 	bl	800b8a4 <_printf_float>
 800d338:	1c42      	adds	r2, r0, #1
 800d33a:	4606      	mov	r6, r0
 800d33c:	d1d6      	bne.n	800d2ec <_svfiprintf_r+0x174>
 800d33e:	89ab      	ldrh	r3, [r5, #12]
 800d340:	065b      	lsls	r3, r3, #25
 800d342:	f53f af2d 	bmi.w	800d1a0 <_svfiprintf_r+0x28>
 800d346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d348:	e72c      	b.n	800d1a4 <_svfiprintf_r+0x2c>
 800d34a:	ab03      	add	r3, sp, #12
 800d34c:	9300      	str	r3, [sp, #0]
 800d34e:	462a      	mov	r2, r5
 800d350:	4638      	mov	r0, r7
 800d352:	4b06      	ldr	r3, [pc, #24]	@ (800d36c <_svfiprintf_r+0x1f4>)
 800d354:	a904      	add	r1, sp, #16
 800d356:	f7fe fd43 	bl	800bde0 <_printf_i>
 800d35a:	e7ed      	b.n	800d338 <_svfiprintf_r+0x1c0>
 800d35c:	0800e75f 	.word	0x0800e75f
 800d360:	0800e765 	.word	0x0800e765
 800d364:	0800e769 	.word	0x0800e769
 800d368:	0800b8a5 	.word	0x0800b8a5
 800d36c:	0800d0c1 	.word	0x0800d0c1

0800d370 <malloc>:
 800d370:	4b02      	ldr	r3, [pc, #8]	@ (800d37c <malloc+0xc>)
 800d372:	4601      	mov	r1, r0
 800d374:	6818      	ldr	r0, [r3, #0]
 800d376:	f000 b825 	b.w	800d3c4 <_malloc_r>
 800d37a:	bf00      	nop
 800d37c:	20000188 	.word	0x20000188

0800d380 <sbrk_aligned>:
 800d380:	b570      	push	{r4, r5, r6, lr}
 800d382:	4e0f      	ldr	r6, [pc, #60]	@ (800d3c0 <sbrk_aligned+0x40>)
 800d384:	460c      	mov	r4, r1
 800d386:	6831      	ldr	r1, [r6, #0]
 800d388:	4605      	mov	r5, r0
 800d38a:	b911      	cbnz	r1, 800d392 <sbrk_aligned+0x12>
 800d38c:	f000 fd78 	bl	800de80 <_sbrk_r>
 800d390:	6030      	str	r0, [r6, #0]
 800d392:	4621      	mov	r1, r4
 800d394:	4628      	mov	r0, r5
 800d396:	f000 fd73 	bl	800de80 <_sbrk_r>
 800d39a:	1c43      	adds	r3, r0, #1
 800d39c:	d103      	bne.n	800d3a6 <sbrk_aligned+0x26>
 800d39e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d3a2:	4620      	mov	r0, r4
 800d3a4:	bd70      	pop	{r4, r5, r6, pc}
 800d3a6:	1cc4      	adds	r4, r0, #3
 800d3a8:	f024 0403 	bic.w	r4, r4, #3
 800d3ac:	42a0      	cmp	r0, r4
 800d3ae:	d0f8      	beq.n	800d3a2 <sbrk_aligned+0x22>
 800d3b0:	1a21      	subs	r1, r4, r0
 800d3b2:	4628      	mov	r0, r5
 800d3b4:	f000 fd64 	bl	800de80 <_sbrk_r>
 800d3b8:	3001      	adds	r0, #1
 800d3ba:	d1f2      	bne.n	800d3a2 <sbrk_aligned+0x22>
 800d3bc:	e7ef      	b.n	800d39e <sbrk_aligned+0x1e>
 800d3be:	bf00      	nop
 800d3c0:	200017e0 	.word	0x200017e0

0800d3c4 <_malloc_r>:
 800d3c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3c8:	1ccd      	adds	r5, r1, #3
 800d3ca:	f025 0503 	bic.w	r5, r5, #3
 800d3ce:	3508      	adds	r5, #8
 800d3d0:	2d0c      	cmp	r5, #12
 800d3d2:	bf38      	it	cc
 800d3d4:	250c      	movcc	r5, #12
 800d3d6:	2d00      	cmp	r5, #0
 800d3d8:	4606      	mov	r6, r0
 800d3da:	db01      	blt.n	800d3e0 <_malloc_r+0x1c>
 800d3dc:	42a9      	cmp	r1, r5
 800d3de:	d904      	bls.n	800d3ea <_malloc_r+0x26>
 800d3e0:	230c      	movs	r3, #12
 800d3e2:	6033      	str	r3, [r6, #0]
 800d3e4:	2000      	movs	r0, #0
 800d3e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d4c0 <_malloc_r+0xfc>
 800d3ee:	f000 f911 	bl	800d614 <__malloc_lock>
 800d3f2:	f8d8 3000 	ldr.w	r3, [r8]
 800d3f6:	461c      	mov	r4, r3
 800d3f8:	bb44      	cbnz	r4, 800d44c <_malloc_r+0x88>
 800d3fa:	4629      	mov	r1, r5
 800d3fc:	4630      	mov	r0, r6
 800d3fe:	f7ff ffbf 	bl	800d380 <sbrk_aligned>
 800d402:	1c43      	adds	r3, r0, #1
 800d404:	4604      	mov	r4, r0
 800d406:	d158      	bne.n	800d4ba <_malloc_r+0xf6>
 800d408:	f8d8 4000 	ldr.w	r4, [r8]
 800d40c:	4627      	mov	r7, r4
 800d40e:	2f00      	cmp	r7, #0
 800d410:	d143      	bne.n	800d49a <_malloc_r+0xd6>
 800d412:	2c00      	cmp	r4, #0
 800d414:	d04b      	beq.n	800d4ae <_malloc_r+0xea>
 800d416:	6823      	ldr	r3, [r4, #0]
 800d418:	4639      	mov	r1, r7
 800d41a:	4630      	mov	r0, r6
 800d41c:	eb04 0903 	add.w	r9, r4, r3
 800d420:	f000 fd2e 	bl	800de80 <_sbrk_r>
 800d424:	4581      	cmp	r9, r0
 800d426:	d142      	bne.n	800d4ae <_malloc_r+0xea>
 800d428:	6821      	ldr	r1, [r4, #0]
 800d42a:	4630      	mov	r0, r6
 800d42c:	1a6d      	subs	r5, r5, r1
 800d42e:	4629      	mov	r1, r5
 800d430:	f7ff ffa6 	bl	800d380 <sbrk_aligned>
 800d434:	3001      	adds	r0, #1
 800d436:	d03a      	beq.n	800d4ae <_malloc_r+0xea>
 800d438:	6823      	ldr	r3, [r4, #0]
 800d43a:	442b      	add	r3, r5
 800d43c:	6023      	str	r3, [r4, #0]
 800d43e:	f8d8 3000 	ldr.w	r3, [r8]
 800d442:	685a      	ldr	r2, [r3, #4]
 800d444:	bb62      	cbnz	r2, 800d4a0 <_malloc_r+0xdc>
 800d446:	f8c8 7000 	str.w	r7, [r8]
 800d44a:	e00f      	b.n	800d46c <_malloc_r+0xa8>
 800d44c:	6822      	ldr	r2, [r4, #0]
 800d44e:	1b52      	subs	r2, r2, r5
 800d450:	d420      	bmi.n	800d494 <_malloc_r+0xd0>
 800d452:	2a0b      	cmp	r2, #11
 800d454:	d917      	bls.n	800d486 <_malloc_r+0xc2>
 800d456:	1961      	adds	r1, r4, r5
 800d458:	42a3      	cmp	r3, r4
 800d45a:	6025      	str	r5, [r4, #0]
 800d45c:	bf18      	it	ne
 800d45e:	6059      	strne	r1, [r3, #4]
 800d460:	6863      	ldr	r3, [r4, #4]
 800d462:	bf08      	it	eq
 800d464:	f8c8 1000 	streq.w	r1, [r8]
 800d468:	5162      	str	r2, [r4, r5]
 800d46a:	604b      	str	r3, [r1, #4]
 800d46c:	4630      	mov	r0, r6
 800d46e:	f000 f8d7 	bl	800d620 <__malloc_unlock>
 800d472:	f104 000b 	add.w	r0, r4, #11
 800d476:	1d23      	adds	r3, r4, #4
 800d478:	f020 0007 	bic.w	r0, r0, #7
 800d47c:	1ac2      	subs	r2, r0, r3
 800d47e:	bf1c      	itt	ne
 800d480:	1a1b      	subne	r3, r3, r0
 800d482:	50a3      	strne	r3, [r4, r2]
 800d484:	e7af      	b.n	800d3e6 <_malloc_r+0x22>
 800d486:	6862      	ldr	r2, [r4, #4]
 800d488:	42a3      	cmp	r3, r4
 800d48a:	bf0c      	ite	eq
 800d48c:	f8c8 2000 	streq.w	r2, [r8]
 800d490:	605a      	strne	r2, [r3, #4]
 800d492:	e7eb      	b.n	800d46c <_malloc_r+0xa8>
 800d494:	4623      	mov	r3, r4
 800d496:	6864      	ldr	r4, [r4, #4]
 800d498:	e7ae      	b.n	800d3f8 <_malloc_r+0x34>
 800d49a:	463c      	mov	r4, r7
 800d49c:	687f      	ldr	r7, [r7, #4]
 800d49e:	e7b6      	b.n	800d40e <_malloc_r+0x4a>
 800d4a0:	461a      	mov	r2, r3
 800d4a2:	685b      	ldr	r3, [r3, #4]
 800d4a4:	42a3      	cmp	r3, r4
 800d4a6:	d1fb      	bne.n	800d4a0 <_malloc_r+0xdc>
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	6053      	str	r3, [r2, #4]
 800d4ac:	e7de      	b.n	800d46c <_malloc_r+0xa8>
 800d4ae:	230c      	movs	r3, #12
 800d4b0:	4630      	mov	r0, r6
 800d4b2:	6033      	str	r3, [r6, #0]
 800d4b4:	f000 f8b4 	bl	800d620 <__malloc_unlock>
 800d4b8:	e794      	b.n	800d3e4 <_malloc_r+0x20>
 800d4ba:	6005      	str	r5, [r0, #0]
 800d4bc:	e7d6      	b.n	800d46c <_malloc_r+0xa8>
 800d4be:	bf00      	nop
 800d4c0:	200017e4 	.word	0x200017e4

0800d4c4 <__sflush_r>:
 800d4c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ca:	0716      	lsls	r6, r2, #28
 800d4cc:	4605      	mov	r5, r0
 800d4ce:	460c      	mov	r4, r1
 800d4d0:	d454      	bmi.n	800d57c <__sflush_r+0xb8>
 800d4d2:	684b      	ldr	r3, [r1, #4]
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	dc02      	bgt.n	800d4de <__sflush_r+0x1a>
 800d4d8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	dd48      	ble.n	800d570 <__sflush_r+0xac>
 800d4de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d4e0:	2e00      	cmp	r6, #0
 800d4e2:	d045      	beq.n	800d570 <__sflush_r+0xac>
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d4ea:	682f      	ldr	r7, [r5, #0]
 800d4ec:	6a21      	ldr	r1, [r4, #32]
 800d4ee:	602b      	str	r3, [r5, #0]
 800d4f0:	d030      	beq.n	800d554 <__sflush_r+0x90>
 800d4f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d4f4:	89a3      	ldrh	r3, [r4, #12]
 800d4f6:	0759      	lsls	r1, r3, #29
 800d4f8:	d505      	bpl.n	800d506 <__sflush_r+0x42>
 800d4fa:	6863      	ldr	r3, [r4, #4]
 800d4fc:	1ad2      	subs	r2, r2, r3
 800d4fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d500:	b10b      	cbz	r3, 800d506 <__sflush_r+0x42>
 800d502:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d504:	1ad2      	subs	r2, r2, r3
 800d506:	2300      	movs	r3, #0
 800d508:	4628      	mov	r0, r5
 800d50a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d50c:	6a21      	ldr	r1, [r4, #32]
 800d50e:	47b0      	blx	r6
 800d510:	1c43      	adds	r3, r0, #1
 800d512:	89a3      	ldrh	r3, [r4, #12]
 800d514:	d106      	bne.n	800d524 <__sflush_r+0x60>
 800d516:	6829      	ldr	r1, [r5, #0]
 800d518:	291d      	cmp	r1, #29
 800d51a:	d82b      	bhi.n	800d574 <__sflush_r+0xb0>
 800d51c:	4a28      	ldr	r2, [pc, #160]	@ (800d5c0 <__sflush_r+0xfc>)
 800d51e:	40ca      	lsrs	r2, r1
 800d520:	07d6      	lsls	r6, r2, #31
 800d522:	d527      	bpl.n	800d574 <__sflush_r+0xb0>
 800d524:	2200      	movs	r2, #0
 800d526:	6062      	str	r2, [r4, #4]
 800d528:	6922      	ldr	r2, [r4, #16]
 800d52a:	04d9      	lsls	r1, r3, #19
 800d52c:	6022      	str	r2, [r4, #0]
 800d52e:	d504      	bpl.n	800d53a <__sflush_r+0x76>
 800d530:	1c42      	adds	r2, r0, #1
 800d532:	d101      	bne.n	800d538 <__sflush_r+0x74>
 800d534:	682b      	ldr	r3, [r5, #0]
 800d536:	b903      	cbnz	r3, 800d53a <__sflush_r+0x76>
 800d538:	6560      	str	r0, [r4, #84]	@ 0x54
 800d53a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d53c:	602f      	str	r7, [r5, #0]
 800d53e:	b1b9      	cbz	r1, 800d570 <__sflush_r+0xac>
 800d540:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d544:	4299      	cmp	r1, r3
 800d546:	d002      	beq.n	800d54e <__sflush_r+0x8a>
 800d548:	4628      	mov	r0, r5
 800d54a:	f000 fcfd 	bl	800df48 <_free_r>
 800d54e:	2300      	movs	r3, #0
 800d550:	6363      	str	r3, [r4, #52]	@ 0x34
 800d552:	e00d      	b.n	800d570 <__sflush_r+0xac>
 800d554:	2301      	movs	r3, #1
 800d556:	4628      	mov	r0, r5
 800d558:	47b0      	blx	r6
 800d55a:	4602      	mov	r2, r0
 800d55c:	1c50      	adds	r0, r2, #1
 800d55e:	d1c9      	bne.n	800d4f4 <__sflush_r+0x30>
 800d560:	682b      	ldr	r3, [r5, #0]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d0c6      	beq.n	800d4f4 <__sflush_r+0x30>
 800d566:	2b1d      	cmp	r3, #29
 800d568:	d001      	beq.n	800d56e <__sflush_r+0xaa>
 800d56a:	2b16      	cmp	r3, #22
 800d56c:	d11d      	bne.n	800d5aa <__sflush_r+0xe6>
 800d56e:	602f      	str	r7, [r5, #0]
 800d570:	2000      	movs	r0, #0
 800d572:	e021      	b.n	800d5b8 <__sflush_r+0xf4>
 800d574:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d578:	b21b      	sxth	r3, r3
 800d57a:	e01a      	b.n	800d5b2 <__sflush_r+0xee>
 800d57c:	690f      	ldr	r7, [r1, #16]
 800d57e:	2f00      	cmp	r7, #0
 800d580:	d0f6      	beq.n	800d570 <__sflush_r+0xac>
 800d582:	0793      	lsls	r3, r2, #30
 800d584:	bf18      	it	ne
 800d586:	2300      	movne	r3, #0
 800d588:	680e      	ldr	r6, [r1, #0]
 800d58a:	bf08      	it	eq
 800d58c:	694b      	ldreq	r3, [r1, #20]
 800d58e:	1bf6      	subs	r6, r6, r7
 800d590:	600f      	str	r7, [r1, #0]
 800d592:	608b      	str	r3, [r1, #8]
 800d594:	2e00      	cmp	r6, #0
 800d596:	ddeb      	ble.n	800d570 <__sflush_r+0xac>
 800d598:	4633      	mov	r3, r6
 800d59a:	463a      	mov	r2, r7
 800d59c:	4628      	mov	r0, r5
 800d59e:	6a21      	ldr	r1, [r4, #32]
 800d5a0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d5a4:	47e0      	blx	ip
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	dc07      	bgt.n	800d5ba <__sflush_r+0xf6>
 800d5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5b2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5b6:	81a3      	strh	r3, [r4, #12]
 800d5b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5ba:	4407      	add	r7, r0
 800d5bc:	1a36      	subs	r6, r6, r0
 800d5be:	e7e9      	b.n	800d594 <__sflush_r+0xd0>
 800d5c0:	20400001 	.word	0x20400001

0800d5c4 <_fflush_r>:
 800d5c4:	b538      	push	{r3, r4, r5, lr}
 800d5c6:	690b      	ldr	r3, [r1, #16]
 800d5c8:	4605      	mov	r5, r0
 800d5ca:	460c      	mov	r4, r1
 800d5cc:	b913      	cbnz	r3, 800d5d4 <_fflush_r+0x10>
 800d5ce:	2500      	movs	r5, #0
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	bd38      	pop	{r3, r4, r5, pc}
 800d5d4:	b118      	cbz	r0, 800d5de <_fflush_r+0x1a>
 800d5d6:	6a03      	ldr	r3, [r0, #32]
 800d5d8:	b90b      	cbnz	r3, 800d5de <_fflush_r+0x1a>
 800d5da:	f7fe fe03 	bl	800c1e4 <__sinit>
 800d5de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d0f3      	beq.n	800d5ce <_fflush_r+0xa>
 800d5e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d5e8:	07d0      	lsls	r0, r2, #31
 800d5ea:	d404      	bmi.n	800d5f6 <_fflush_r+0x32>
 800d5ec:	0599      	lsls	r1, r3, #22
 800d5ee:	d402      	bmi.n	800d5f6 <_fflush_r+0x32>
 800d5f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5f2:	f7fe fee4 	bl	800c3be <__retarget_lock_acquire_recursive>
 800d5f6:	4628      	mov	r0, r5
 800d5f8:	4621      	mov	r1, r4
 800d5fa:	f7ff ff63 	bl	800d4c4 <__sflush_r>
 800d5fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d600:	4605      	mov	r5, r0
 800d602:	07da      	lsls	r2, r3, #31
 800d604:	d4e4      	bmi.n	800d5d0 <_fflush_r+0xc>
 800d606:	89a3      	ldrh	r3, [r4, #12]
 800d608:	059b      	lsls	r3, r3, #22
 800d60a:	d4e1      	bmi.n	800d5d0 <_fflush_r+0xc>
 800d60c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d60e:	f7fe fed7 	bl	800c3c0 <__retarget_lock_release_recursive>
 800d612:	e7dd      	b.n	800d5d0 <_fflush_r+0xc>

0800d614 <__malloc_lock>:
 800d614:	4801      	ldr	r0, [pc, #4]	@ (800d61c <__malloc_lock+0x8>)
 800d616:	f7fe bed2 	b.w	800c3be <__retarget_lock_acquire_recursive>
 800d61a:	bf00      	nop
 800d61c:	200017dc 	.word	0x200017dc

0800d620 <__malloc_unlock>:
 800d620:	4801      	ldr	r0, [pc, #4]	@ (800d628 <__malloc_unlock+0x8>)
 800d622:	f7fe becd 	b.w	800c3c0 <__retarget_lock_release_recursive>
 800d626:	bf00      	nop
 800d628:	200017dc 	.word	0x200017dc

0800d62c <_Balloc>:
 800d62c:	b570      	push	{r4, r5, r6, lr}
 800d62e:	69c6      	ldr	r6, [r0, #28]
 800d630:	4604      	mov	r4, r0
 800d632:	460d      	mov	r5, r1
 800d634:	b976      	cbnz	r6, 800d654 <_Balloc+0x28>
 800d636:	2010      	movs	r0, #16
 800d638:	f7ff fe9a 	bl	800d370 <malloc>
 800d63c:	4602      	mov	r2, r0
 800d63e:	61e0      	str	r0, [r4, #28]
 800d640:	b920      	cbnz	r0, 800d64c <_Balloc+0x20>
 800d642:	216b      	movs	r1, #107	@ 0x6b
 800d644:	4b17      	ldr	r3, [pc, #92]	@ (800d6a4 <_Balloc+0x78>)
 800d646:	4818      	ldr	r0, [pc, #96]	@ (800d6a8 <_Balloc+0x7c>)
 800d648:	f000 fc4c 	bl	800dee4 <__assert_func>
 800d64c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d650:	6006      	str	r6, [r0, #0]
 800d652:	60c6      	str	r6, [r0, #12]
 800d654:	69e6      	ldr	r6, [r4, #28]
 800d656:	68f3      	ldr	r3, [r6, #12]
 800d658:	b183      	cbz	r3, 800d67c <_Balloc+0x50>
 800d65a:	69e3      	ldr	r3, [r4, #28]
 800d65c:	68db      	ldr	r3, [r3, #12]
 800d65e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d662:	b9b8      	cbnz	r0, 800d694 <_Balloc+0x68>
 800d664:	2101      	movs	r1, #1
 800d666:	fa01 f605 	lsl.w	r6, r1, r5
 800d66a:	1d72      	adds	r2, r6, #5
 800d66c:	4620      	mov	r0, r4
 800d66e:	0092      	lsls	r2, r2, #2
 800d670:	f000 fc56 	bl	800df20 <_calloc_r>
 800d674:	b160      	cbz	r0, 800d690 <_Balloc+0x64>
 800d676:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d67a:	e00e      	b.n	800d69a <_Balloc+0x6e>
 800d67c:	2221      	movs	r2, #33	@ 0x21
 800d67e:	2104      	movs	r1, #4
 800d680:	4620      	mov	r0, r4
 800d682:	f000 fc4d 	bl	800df20 <_calloc_r>
 800d686:	69e3      	ldr	r3, [r4, #28]
 800d688:	60f0      	str	r0, [r6, #12]
 800d68a:	68db      	ldr	r3, [r3, #12]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d1e4      	bne.n	800d65a <_Balloc+0x2e>
 800d690:	2000      	movs	r0, #0
 800d692:	bd70      	pop	{r4, r5, r6, pc}
 800d694:	6802      	ldr	r2, [r0, #0]
 800d696:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d69a:	2300      	movs	r3, #0
 800d69c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d6a0:	e7f7      	b.n	800d692 <_Balloc+0x66>
 800d6a2:	bf00      	nop
 800d6a4:	0800e6df 	.word	0x0800e6df
 800d6a8:	0800e770 	.word	0x0800e770

0800d6ac <_Bfree>:
 800d6ac:	b570      	push	{r4, r5, r6, lr}
 800d6ae:	69c6      	ldr	r6, [r0, #28]
 800d6b0:	4605      	mov	r5, r0
 800d6b2:	460c      	mov	r4, r1
 800d6b4:	b976      	cbnz	r6, 800d6d4 <_Bfree+0x28>
 800d6b6:	2010      	movs	r0, #16
 800d6b8:	f7ff fe5a 	bl	800d370 <malloc>
 800d6bc:	4602      	mov	r2, r0
 800d6be:	61e8      	str	r0, [r5, #28]
 800d6c0:	b920      	cbnz	r0, 800d6cc <_Bfree+0x20>
 800d6c2:	218f      	movs	r1, #143	@ 0x8f
 800d6c4:	4b08      	ldr	r3, [pc, #32]	@ (800d6e8 <_Bfree+0x3c>)
 800d6c6:	4809      	ldr	r0, [pc, #36]	@ (800d6ec <_Bfree+0x40>)
 800d6c8:	f000 fc0c 	bl	800dee4 <__assert_func>
 800d6cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6d0:	6006      	str	r6, [r0, #0]
 800d6d2:	60c6      	str	r6, [r0, #12]
 800d6d4:	b13c      	cbz	r4, 800d6e6 <_Bfree+0x3a>
 800d6d6:	69eb      	ldr	r3, [r5, #28]
 800d6d8:	6862      	ldr	r2, [r4, #4]
 800d6da:	68db      	ldr	r3, [r3, #12]
 800d6dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d6e0:	6021      	str	r1, [r4, #0]
 800d6e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d6e6:	bd70      	pop	{r4, r5, r6, pc}
 800d6e8:	0800e6df 	.word	0x0800e6df
 800d6ec:	0800e770 	.word	0x0800e770

0800d6f0 <__multadd>:
 800d6f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6f4:	4607      	mov	r7, r0
 800d6f6:	460c      	mov	r4, r1
 800d6f8:	461e      	mov	r6, r3
 800d6fa:	2000      	movs	r0, #0
 800d6fc:	690d      	ldr	r5, [r1, #16]
 800d6fe:	f101 0c14 	add.w	ip, r1, #20
 800d702:	f8dc 3000 	ldr.w	r3, [ip]
 800d706:	3001      	adds	r0, #1
 800d708:	b299      	uxth	r1, r3
 800d70a:	fb02 6101 	mla	r1, r2, r1, r6
 800d70e:	0c1e      	lsrs	r6, r3, #16
 800d710:	0c0b      	lsrs	r3, r1, #16
 800d712:	fb02 3306 	mla	r3, r2, r6, r3
 800d716:	b289      	uxth	r1, r1
 800d718:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d71c:	4285      	cmp	r5, r0
 800d71e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d722:	f84c 1b04 	str.w	r1, [ip], #4
 800d726:	dcec      	bgt.n	800d702 <__multadd+0x12>
 800d728:	b30e      	cbz	r6, 800d76e <__multadd+0x7e>
 800d72a:	68a3      	ldr	r3, [r4, #8]
 800d72c:	42ab      	cmp	r3, r5
 800d72e:	dc19      	bgt.n	800d764 <__multadd+0x74>
 800d730:	6861      	ldr	r1, [r4, #4]
 800d732:	4638      	mov	r0, r7
 800d734:	3101      	adds	r1, #1
 800d736:	f7ff ff79 	bl	800d62c <_Balloc>
 800d73a:	4680      	mov	r8, r0
 800d73c:	b928      	cbnz	r0, 800d74a <__multadd+0x5a>
 800d73e:	4602      	mov	r2, r0
 800d740:	21ba      	movs	r1, #186	@ 0xba
 800d742:	4b0c      	ldr	r3, [pc, #48]	@ (800d774 <__multadd+0x84>)
 800d744:	480c      	ldr	r0, [pc, #48]	@ (800d778 <__multadd+0x88>)
 800d746:	f000 fbcd 	bl	800dee4 <__assert_func>
 800d74a:	6922      	ldr	r2, [r4, #16]
 800d74c:	f104 010c 	add.w	r1, r4, #12
 800d750:	3202      	adds	r2, #2
 800d752:	0092      	lsls	r2, r2, #2
 800d754:	300c      	adds	r0, #12
 800d756:	f7fe fe47 	bl	800c3e8 <memcpy>
 800d75a:	4621      	mov	r1, r4
 800d75c:	4638      	mov	r0, r7
 800d75e:	f7ff ffa5 	bl	800d6ac <_Bfree>
 800d762:	4644      	mov	r4, r8
 800d764:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d768:	3501      	adds	r5, #1
 800d76a:	615e      	str	r6, [r3, #20]
 800d76c:	6125      	str	r5, [r4, #16]
 800d76e:	4620      	mov	r0, r4
 800d770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d774:	0800e74e 	.word	0x0800e74e
 800d778:	0800e770 	.word	0x0800e770

0800d77c <__hi0bits>:
 800d77c:	4603      	mov	r3, r0
 800d77e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d782:	bf3a      	itte	cc
 800d784:	0403      	lslcc	r3, r0, #16
 800d786:	2010      	movcc	r0, #16
 800d788:	2000      	movcs	r0, #0
 800d78a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d78e:	bf3c      	itt	cc
 800d790:	021b      	lslcc	r3, r3, #8
 800d792:	3008      	addcc	r0, #8
 800d794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d798:	bf3c      	itt	cc
 800d79a:	011b      	lslcc	r3, r3, #4
 800d79c:	3004      	addcc	r0, #4
 800d79e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d7a2:	bf3c      	itt	cc
 800d7a4:	009b      	lslcc	r3, r3, #2
 800d7a6:	3002      	addcc	r0, #2
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	db05      	blt.n	800d7b8 <__hi0bits+0x3c>
 800d7ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d7b0:	f100 0001 	add.w	r0, r0, #1
 800d7b4:	bf08      	it	eq
 800d7b6:	2020      	moveq	r0, #32
 800d7b8:	4770      	bx	lr

0800d7ba <__lo0bits>:
 800d7ba:	6803      	ldr	r3, [r0, #0]
 800d7bc:	4602      	mov	r2, r0
 800d7be:	f013 0007 	ands.w	r0, r3, #7
 800d7c2:	d00b      	beq.n	800d7dc <__lo0bits+0x22>
 800d7c4:	07d9      	lsls	r1, r3, #31
 800d7c6:	d421      	bmi.n	800d80c <__lo0bits+0x52>
 800d7c8:	0798      	lsls	r0, r3, #30
 800d7ca:	bf49      	itett	mi
 800d7cc:	085b      	lsrmi	r3, r3, #1
 800d7ce:	089b      	lsrpl	r3, r3, #2
 800d7d0:	2001      	movmi	r0, #1
 800d7d2:	6013      	strmi	r3, [r2, #0]
 800d7d4:	bf5c      	itt	pl
 800d7d6:	2002      	movpl	r0, #2
 800d7d8:	6013      	strpl	r3, [r2, #0]
 800d7da:	4770      	bx	lr
 800d7dc:	b299      	uxth	r1, r3
 800d7de:	b909      	cbnz	r1, 800d7e4 <__lo0bits+0x2a>
 800d7e0:	2010      	movs	r0, #16
 800d7e2:	0c1b      	lsrs	r3, r3, #16
 800d7e4:	b2d9      	uxtb	r1, r3
 800d7e6:	b909      	cbnz	r1, 800d7ec <__lo0bits+0x32>
 800d7e8:	3008      	adds	r0, #8
 800d7ea:	0a1b      	lsrs	r3, r3, #8
 800d7ec:	0719      	lsls	r1, r3, #28
 800d7ee:	bf04      	itt	eq
 800d7f0:	091b      	lsreq	r3, r3, #4
 800d7f2:	3004      	addeq	r0, #4
 800d7f4:	0799      	lsls	r1, r3, #30
 800d7f6:	bf04      	itt	eq
 800d7f8:	089b      	lsreq	r3, r3, #2
 800d7fa:	3002      	addeq	r0, #2
 800d7fc:	07d9      	lsls	r1, r3, #31
 800d7fe:	d403      	bmi.n	800d808 <__lo0bits+0x4e>
 800d800:	085b      	lsrs	r3, r3, #1
 800d802:	f100 0001 	add.w	r0, r0, #1
 800d806:	d003      	beq.n	800d810 <__lo0bits+0x56>
 800d808:	6013      	str	r3, [r2, #0]
 800d80a:	4770      	bx	lr
 800d80c:	2000      	movs	r0, #0
 800d80e:	4770      	bx	lr
 800d810:	2020      	movs	r0, #32
 800d812:	4770      	bx	lr

0800d814 <__i2b>:
 800d814:	b510      	push	{r4, lr}
 800d816:	460c      	mov	r4, r1
 800d818:	2101      	movs	r1, #1
 800d81a:	f7ff ff07 	bl	800d62c <_Balloc>
 800d81e:	4602      	mov	r2, r0
 800d820:	b928      	cbnz	r0, 800d82e <__i2b+0x1a>
 800d822:	f240 1145 	movw	r1, #325	@ 0x145
 800d826:	4b04      	ldr	r3, [pc, #16]	@ (800d838 <__i2b+0x24>)
 800d828:	4804      	ldr	r0, [pc, #16]	@ (800d83c <__i2b+0x28>)
 800d82a:	f000 fb5b 	bl	800dee4 <__assert_func>
 800d82e:	2301      	movs	r3, #1
 800d830:	6144      	str	r4, [r0, #20]
 800d832:	6103      	str	r3, [r0, #16]
 800d834:	bd10      	pop	{r4, pc}
 800d836:	bf00      	nop
 800d838:	0800e74e 	.word	0x0800e74e
 800d83c:	0800e770 	.word	0x0800e770

0800d840 <__multiply>:
 800d840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d844:	4617      	mov	r7, r2
 800d846:	690a      	ldr	r2, [r1, #16]
 800d848:	693b      	ldr	r3, [r7, #16]
 800d84a:	4689      	mov	r9, r1
 800d84c:	429a      	cmp	r2, r3
 800d84e:	bfa2      	ittt	ge
 800d850:	463b      	movge	r3, r7
 800d852:	460f      	movge	r7, r1
 800d854:	4699      	movge	r9, r3
 800d856:	693d      	ldr	r5, [r7, #16]
 800d858:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d85c:	68bb      	ldr	r3, [r7, #8]
 800d85e:	6879      	ldr	r1, [r7, #4]
 800d860:	eb05 060a 	add.w	r6, r5, sl
 800d864:	42b3      	cmp	r3, r6
 800d866:	b085      	sub	sp, #20
 800d868:	bfb8      	it	lt
 800d86a:	3101      	addlt	r1, #1
 800d86c:	f7ff fede 	bl	800d62c <_Balloc>
 800d870:	b930      	cbnz	r0, 800d880 <__multiply+0x40>
 800d872:	4602      	mov	r2, r0
 800d874:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d878:	4b40      	ldr	r3, [pc, #256]	@ (800d97c <__multiply+0x13c>)
 800d87a:	4841      	ldr	r0, [pc, #260]	@ (800d980 <__multiply+0x140>)
 800d87c:	f000 fb32 	bl	800dee4 <__assert_func>
 800d880:	f100 0414 	add.w	r4, r0, #20
 800d884:	4623      	mov	r3, r4
 800d886:	2200      	movs	r2, #0
 800d888:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d88c:	4573      	cmp	r3, lr
 800d88e:	d320      	bcc.n	800d8d2 <__multiply+0x92>
 800d890:	f107 0814 	add.w	r8, r7, #20
 800d894:	f109 0114 	add.w	r1, r9, #20
 800d898:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d89c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d8a0:	9302      	str	r3, [sp, #8]
 800d8a2:	1beb      	subs	r3, r5, r7
 800d8a4:	3b15      	subs	r3, #21
 800d8a6:	f023 0303 	bic.w	r3, r3, #3
 800d8aa:	3304      	adds	r3, #4
 800d8ac:	3715      	adds	r7, #21
 800d8ae:	42bd      	cmp	r5, r7
 800d8b0:	bf38      	it	cc
 800d8b2:	2304      	movcc	r3, #4
 800d8b4:	9301      	str	r3, [sp, #4]
 800d8b6:	9b02      	ldr	r3, [sp, #8]
 800d8b8:	9103      	str	r1, [sp, #12]
 800d8ba:	428b      	cmp	r3, r1
 800d8bc:	d80c      	bhi.n	800d8d8 <__multiply+0x98>
 800d8be:	2e00      	cmp	r6, #0
 800d8c0:	dd03      	ble.n	800d8ca <__multiply+0x8a>
 800d8c2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d055      	beq.n	800d976 <__multiply+0x136>
 800d8ca:	6106      	str	r6, [r0, #16]
 800d8cc:	b005      	add	sp, #20
 800d8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8d2:	f843 2b04 	str.w	r2, [r3], #4
 800d8d6:	e7d9      	b.n	800d88c <__multiply+0x4c>
 800d8d8:	f8b1 a000 	ldrh.w	sl, [r1]
 800d8dc:	f1ba 0f00 	cmp.w	sl, #0
 800d8e0:	d01f      	beq.n	800d922 <__multiply+0xe2>
 800d8e2:	46c4      	mov	ip, r8
 800d8e4:	46a1      	mov	r9, r4
 800d8e6:	2700      	movs	r7, #0
 800d8e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d8ec:	f8d9 3000 	ldr.w	r3, [r9]
 800d8f0:	fa1f fb82 	uxth.w	fp, r2
 800d8f4:	b29b      	uxth	r3, r3
 800d8f6:	fb0a 330b 	mla	r3, sl, fp, r3
 800d8fa:	443b      	add	r3, r7
 800d8fc:	f8d9 7000 	ldr.w	r7, [r9]
 800d900:	0c12      	lsrs	r2, r2, #16
 800d902:	0c3f      	lsrs	r7, r7, #16
 800d904:	fb0a 7202 	mla	r2, sl, r2, r7
 800d908:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d90c:	b29b      	uxth	r3, r3
 800d90e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d912:	4565      	cmp	r5, ip
 800d914:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d918:	f849 3b04 	str.w	r3, [r9], #4
 800d91c:	d8e4      	bhi.n	800d8e8 <__multiply+0xa8>
 800d91e:	9b01      	ldr	r3, [sp, #4]
 800d920:	50e7      	str	r7, [r4, r3]
 800d922:	9b03      	ldr	r3, [sp, #12]
 800d924:	3104      	adds	r1, #4
 800d926:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d92a:	f1b9 0f00 	cmp.w	r9, #0
 800d92e:	d020      	beq.n	800d972 <__multiply+0x132>
 800d930:	4647      	mov	r7, r8
 800d932:	46a4      	mov	ip, r4
 800d934:	f04f 0a00 	mov.w	sl, #0
 800d938:	6823      	ldr	r3, [r4, #0]
 800d93a:	f8b7 b000 	ldrh.w	fp, [r7]
 800d93e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d942:	b29b      	uxth	r3, r3
 800d944:	fb09 220b 	mla	r2, r9, fp, r2
 800d948:	4452      	add	r2, sl
 800d94a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d94e:	f84c 3b04 	str.w	r3, [ip], #4
 800d952:	f857 3b04 	ldr.w	r3, [r7], #4
 800d956:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d95a:	f8bc 3000 	ldrh.w	r3, [ip]
 800d95e:	42bd      	cmp	r5, r7
 800d960:	fb09 330a 	mla	r3, r9, sl, r3
 800d964:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d968:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d96c:	d8e5      	bhi.n	800d93a <__multiply+0xfa>
 800d96e:	9a01      	ldr	r2, [sp, #4]
 800d970:	50a3      	str	r3, [r4, r2]
 800d972:	3404      	adds	r4, #4
 800d974:	e79f      	b.n	800d8b6 <__multiply+0x76>
 800d976:	3e01      	subs	r6, #1
 800d978:	e7a1      	b.n	800d8be <__multiply+0x7e>
 800d97a:	bf00      	nop
 800d97c:	0800e74e 	.word	0x0800e74e
 800d980:	0800e770 	.word	0x0800e770

0800d984 <__pow5mult>:
 800d984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d988:	4615      	mov	r5, r2
 800d98a:	f012 0203 	ands.w	r2, r2, #3
 800d98e:	4607      	mov	r7, r0
 800d990:	460e      	mov	r6, r1
 800d992:	d007      	beq.n	800d9a4 <__pow5mult+0x20>
 800d994:	4c25      	ldr	r4, [pc, #148]	@ (800da2c <__pow5mult+0xa8>)
 800d996:	3a01      	subs	r2, #1
 800d998:	2300      	movs	r3, #0
 800d99a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d99e:	f7ff fea7 	bl	800d6f0 <__multadd>
 800d9a2:	4606      	mov	r6, r0
 800d9a4:	10ad      	asrs	r5, r5, #2
 800d9a6:	d03d      	beq.n	800da24 <__pow5mult+0xa0>
 800d9a8:	69fc      	ldr	r4, [r7, #28]
 800d9aa:	b97c      	cbnz	r4, 800d9cc <__pow5mult+0x48>
 800d9ac:	2010      	movs	r0, #16
 800d9ae:	f7ff fcdf 	bl	800d370 <malloc>
 800d9b2:	4602      	mov	r2, r0
 800d9b4:	61f8      	str	r0, [r7, #28]
 800d9b6:	b928      	cbnz	r0, 800d9c4 <__pow5mult+0x40>
 800d9b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d9bc:	4b1c      	ldr	r3, [pc, #112]	@ (800da30 <__pow5mult+0xac>)
 800d9be:	481d      	ldr	r0, [pc, #116]	@ (800da34 <__pow5mult+0xb0>)
 800d9c0:	f000 fa90 	bl	800dee4 <__assert_func>
 800d9c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d9c8:	6004      	str	r4, [r0, #0]
 800d9ca:	60c4      	str	r4, [r0, #12]
 800d9cc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d9d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d9d4:	b94c      	cbnz	r4, 800d9ea <__pow5mult+0x66>
 800d9d6:	f240 2171 	movw	r1, #625	@ 0x271
 800d9da:	4638      	mov	r0, r7
 800d9dc:	f7ff ff1a 	bl	800d814 <__i2b>
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	4604      	mov	r4, r0
 800d9e4:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9e8:	6003      	str	r3, [r0, #0]
 800d9ea:	f04f 0900 	mov.w	r9, #0
 800d9ee:	07eb      	lsls	r3, r5, #31
 800d9f0:	d50a      	bpl.n	800da08 <__pow5mult+0x84>
 800d9f2:	4631      	mov	r1, r6
 800d9f4:	4622      	mov	r2, r4
 800d9f6:	4638      	mov	r0, r7
 800d9f8:	f7ff ff22 	bl	800d840 <__multiply>
 800d9fc:	4680      	mov	r8, r0
 800d9fe:	4631      	mov	r1, r6
 800da00:	4638      	mov	r0, r7
 800da02:	f7ff fe53 	bl	800d6ac <_Bfree>
 800da06:	4646      	mov	r6, r8
 800da08:	106d      	asrs	r5, r5, #1
 800da0a:	d00b      	beq.n	800da24 <__pow5mult+0xa0>
 800da0c:	6820      	ldr	r0, [r4, #0]
 800da0e:	b938      	cbnz	r0, 800da20 <__pow5mult+0x9c>
 800da10:	4622      	mov	r2, r4
 800da12:	4621      	mov	r1, r4
 800da14:	4638      	mov	r0, r7
 800da16:	f7ff ff13 	bl	800d840 <__multiply>
 800da1a:	6020      	str	r0, [r4, #0]
 800da1c:	f8c0 9000 	str.w	r9, [r0]
 800da20:	4604      	mov	r4, r0
 800da22:	e7e4      	b.n	800d9ee <__pow5mult+0x6a>
 800da24:	4630      	mov	r0, r6
 800da26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da2a:	bf00      	nop
 800da2c:	0800e910 	.word	0x0800e910
 800da30:	0800e6df 	.word	0x0800e6df
 800da34:	0800e770 	.word	0x0800e770

0800da38 <__lshift>:
 800da38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da3c:	460c      	mov	r4, r1
 800da3e:	4607      	mov	r7, r0
 800da40:	4691      	mov	r9, r2
 800da42:	6923      	ldr	r3, [r4, #16]
 800da44:	6849      	ldr	r1, [r1, #4]
 800da46:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da4a:	68a3      	ldr	r3, [r4, #8]
 800da4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da50:	f108 0601 	add.w	r6, r8, #1
 800da54:	42b3      	cmp	r3, r6
 800da56:	db0b      	blt.n	800da70 <__lshift+0x38>
 800da58:	4638      	mov	r0, r7
 800da5a:	f7ff fde7 	bl	800d62c <_Balloc>
 800da5e:	4605      	mov	r5, r0
 800da60:	b948      	cbnz	r0, 800da76 <__lshift+0x3e>
 800da62:	4602      	mov	r2, r0
 800da64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da68:	4b27      	ldr	r3, [pc, #156]	@ (800db08 <__lshift+0xd0>)
 800da6a:	4828      	ldr	r0, [pc, #160]	@ (800db0c <__lshift+0xd4>)
 800da6c:	f000 fa3a 	bl	800dee4 <__assert_func>
 800da70:	3101      	adds	r1, #1
 800da72:	005b      	lsls	r3, r3, #1
 800da74:	e7ee      	b.n	800da54 <__lshift+0x1c>
 800da76:	2300      	movs	r3, #0
 800da78:	f100 0114 	add.w	r1, r0, #20
 800da7c:	f100 0210 	add.w	r2, r0, #16
 800da80:	4618      	mov	r0, r3
 800da82:	4553      	cmp	r3, sl
 800da84:	db33      	blt.n	800daee <__lshift+0xb6>
 800da86:	6920      	ldr	r0, [r4, #16]
 800da88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da8c:	f104 0314 	add.w	r3, r4, #20
 800da90:	f019 091f 	ands.w	r9, r9, #31
 800da94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da98:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800da9c:	d02b      	beq.n	800daf6 <__lshift+0xbe>
 800da9e:	468a      	mov	sl, r1
 800daa0:	2200      	movs	r2, #0
 800daa2:	f1c9 0e20 	rsb	lr, r9, #32
 800daa6:	6818      	ldr	r0, [r3, #0]
 800daa8:	fa00 f009 	lsl.w	r0, r0, r9
 800daac:	4310      	orrs	r0, r2
 800daae:	f84a 0b04 	str.w	r0, [sl], #4
 800dab2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dab6:	459c      	cmp	ip, r3
 800dab8:	fa22 f20e 	lsr.w	r2, r2, lr
 800dabc:	d8f3      	bhi.n	800daa6 <__lshift+0x6e>
 800dabe:	ebac 0304 	sub.w	r3, ip, r4
 800dac2:	3b15      	subs	r3, #21
 800dac4:	f023 0303 	bic.w	r3, r3, #3
 800dac8:	3304      	adds	r3, #4
 800daca:	f104 0015 	add.w	r0, r4, #21
 800dace:	4560      	cmp	r0, ip
 800dad0:	bf88      	it	hi
 800dad2:	2304      	movhi	r3, #4
 800dad4:	50ca      	str	r2, [r1, r3]
 800dad6:	b10a      	cbz	r2, 800dadc <__lshift+0xa4>
 800dad8:	f108 0602 	add.w	r6, r8, #2
 800dadc:	3e01      	subs	r6, #1
 800dade:	4638      	mov	r0, r7
 800dae0:	4621      	mov	r1, r4
 800dae2:	612e      	str	r6, [r5, #16]
 800dae4:	f7ff fde2 	bl	800d6ac <_Bfree>
 800dae8:	4628      	mov	r0, r5
 800daea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800daee:	f842 0f04 	str.w	r0, [r2, #4]!
 800daf2:	3301      	adds	r3, #1
 800daf4:	e7c5      	b.n	800da82 <__lshift+0x4a>
 800daf6:	3904      	subs	r1, #4
 800daf8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dafc:	459c      	cmp	ip, r3
 800dafe:	f841 2f04 	str.w	r2, [r1, #4]!
 800db02:	d8f9      	bhi.n	800daf8 <__lshift+0xc0>
 800db04:	e7ea      	b.n	800dadc <__lshift+0xa4>
 800db06:	bf00      	nop
 800db08:	0800e74e 	.word	0x0800e74e
 800db0c:	0800e770 	.word	0x0800e770

0800db10 <__mcmp>:
 800db10:	4603      	mov	r3, r0
 800db12:	690a      	ldr	r2, [r1, #16]
 800db14:	6900      	ldr	r0, [r0, #16]
 800db16:	b530      	push	{r4, r5, lr}
 800db18:	1a80      	subs	r0, r0, r2
 800db1a:	d10e      	bne.n	800db3a <__mcmp+0x2a>
 800db1c:	3314      	adds	r3, #20
 800db1e:	3114      	adds	r1, #20
 800db20:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800db24:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800db28:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800db2c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800db30:	4295      	cmp	r5, r2
 800db32:	d003      	beq.n	800db3c <__mcmp+0x2c>
 800db34:	d205      	bcs.n	800db42 <__mcmp+0x32>
 800db36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db3a:	bd30      	pop	{r4, r5, pc}
 800db3c:	42a3      	cmp	r3, r4
 800db3e:	d3f3      	bcc.n	800db28 <__mcmp+0x18>
 800db40:	e7fb      	b.n	800db3a <__mcmp+0x2a>
 800db42:	2001      	movs	r0, #1
 800db44:	e7f9      	b.n	800db3a <__mcmp+0x2a>
	...

0800db48 <__mdiff>:
 800db48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db4c:	4689      	mov	r9, r1
 800db4e:	4606      	mov	r6, r0
 800db50:	4611      	mov	r1, r2
 800db52:	4648      	mov	r0, r9
 800db54:	4614      	mov	r4, r2
 800db56:	f7ff ffdb 	bl	800db10 <__mcmp>
 800db5a:	1e05      	subs	r5, r0, #0
 800db5c:	d112      	bne.n	800db84 <__mdiff+0x3c>
 800db5e:	4629      	mov	r1, r5
 800db60:	4630      	mov	r0, r6
 800db62:	f7ff fd63 	bl	800d62c <_Balloc>
 800db66:	4602      	mov	r2, r0
 800db68:	b928      	cbnz	r0, 800db76 <__mdiff+0x2e>
 800db6a:	f240 2137 	movw	r1, #567	@ 0x237
 800db6e:	4b3e      	ldr	r3, [pc, #248]	@ (800dc68 <__mdiff+0x120>)
 800db70:	483e      	ldr	r0, [pc, #248]	@ (800dc6c <__mdiff+0x124>)
 800db72:	f000 f9b7 	bl	800dee4 <__assert_func>
 800db76:	2301      	movs	r3, #1
 800db78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db7c:	4610      	mov	r0, r2
 800db7e:	b003      	add	sp, #12
 800db80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db84:	bfbc      	itt	lt
 800db86:	464b      	movlt	r3, r9
 800db88:	46a1      	movlt	r9, r4
 800db8a:	4630      	mov	r0, r6
 800db8c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800db90:	bfba      	itte	lt
 800db92:	461c      	movlt	r4, r3
 800db94:	2501      	movlt	r5, #1
 800db96:	2500      	movge	r5, #0
 800db98:	f7ff fd48 	bl	800d62c <_Balloc>
 800db9c:	4602      	mov	r2, r0
 800db9e:	b918      	cbnz	r0, 800dba8 <__mdiff+0x60>
 800dba0:	f240 2145 	movw	r1, #581	@ 0x245
 800dba4:	4b30      	ldr	r3, [pc, #192]	@ (800dc68 <__mdiff+0x120>)
 800dba6:	e7e3      	b.n	800db70 <__mdiff+0x28>
 800dba8:	f100 0b14 	add.w	fp, r0, #20
 800dbac:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dbb0:	f109 0310 	add.w	r3, r9, #16
 800dbb4:	60c5      	str	r5, [r0, #12]
 800dbb6:	f04f 0c00 	mov.w	ip, #0
 800dbba:	f109 0514 	add.w	r5, r9, #20
 800dbbe:	46d9      	mov	r9, fp
 800dbc0:	6926      	ldr	r6, [r4, #16]
 800dbc2:	f104 0e14 	add.w	lr, r4, #20
 800dbc6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800dbca:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800dbce:	9301      	str	r3, [sp, #4]
 800dbd0:	9b01      	ldr	r3, [sp, #4]
 800dbd2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800dbd6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dbda:	b281      	uxth	r1, r0
 800dbdc:	9301      	str	r3, [sp, #4]
 800dbde:	fa1f f38a 	uxth.w	r3, sl
 800dbe2:	1a5b      	subs	r3, r3, r1
 800dbe4:	0c00      	lsrs	r0, r0, #16
 800dbe6:	4463      	add	r3, ip
 800dbe8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dbec:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dbf6:	4576      	cmp	r6, lr
 800dbf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dbfc:	f849 3b04 	str.w	r3, [r9], #4
 800dc00:	d8e6      	bhi.n	800dbd0 <__mdiff+0x88>
 800dc02:	1b33      	subs	r3, r6, r4
 800dc04:	3b15      	subs	r3, #21
 800dc06:	f023 0303 	bic.w	r3, r3, #3
 800dc0a:	3415      	adds	r4, #21
 800dc0c:	3304      	adds	r3, #4
 800dc0e:	42a6      	cmp	r6, r4
 800dc10:	bf38      	it	cc
 800dc12:	2304      	movcc	r3, #4
 800dc14:	441d      	add	r5, r3
 800dc16:	445b      	add	r3, fp
 800dc18:	461e      	mov	r6, r3
 800dc1a:	462c      	mov	r4, r5
 800dc1c:	4544      	cmp	r4, r8
 800dc1e:	d30e      	bcc.n	800dc3e <__mdiff+0xf6>
 800dc20:	f108 0103 	add.w	r1, r8, #3
 800dc24:	1b49      	subs	r1, r1, r5
 800dc26:	f021 0103 	bic.w	r1, r1, #3
 800dc2a:	3d03      	subs	r5, #3
 800dc2c:	45a8      	cmp	r8, r5
 800dc2e:	bf38      	it	cc
 800dc30:	2100      	movcc	r1, #0
 800dc32:	440b      	add	r3, r1
 800dc34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc38:	b199      	cbz	r1, 800dc62 <__mdiff+0x11a>
 800dc3a:	6117      	str	r7, [r2, #16]
 800dc3c:	e79e      	b.n	800db7c <__mdiff+0x34>
 800dc3e:	46e6      	mov	lr, ip
 800dc40:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc44:	fa1f fc81 	uxth.w	ip, r1
 800dc48:	44f4      	add	ip, lr
 800dc4a:	0c08      	lsrs	r0, r1, #16
 800dc4c:	4471      	add	r1, lr
 800dc4e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc52:	b289      	uxth	r1, r1
 800dc54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc5c:	f846 1b04 	str.w	r1, [r6], #4
 800dc60:	e7dc      	b.n	800dc1c <__mdiff+0xd4>
 800dc62:	3f01      	subs	r7, #1
 800dc64:	e7e6      	b.n	800dc34 <__mdiff+0xec>
 800dc66:	bf00      	nop
 800dc68:	0800e74e 	.word	0x0800e74e
 800dc6c:	0800e770 	.word	0x0800e770

0800dc70 <__d2b>:
 800dc70:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800dc74:	2101      	movs	r1, #1
 800dc76:	4690      	mov	r8, r2
 800dc78:	4699      	mov	r9, r3
 800dc7a:	9e08      	ldr	r6, [sp, #32]
 800dc7c:	f7ff fcd6 	bl	800d62c <_Balloc>
 800dc80:	4604      	mov	r4, r0
 800dc82:	b930      	cbnz	r0, 800dc92 <__d2b+0x22>
 800dc84:	4602      	mov	r2, r0
 800dc86:	f240 310f 	movw	r1, #783	@ 0x30f
 800dc8a:	4b23      	ldr	r3, [pc, #140]	@ (800dd18 <__d2b+0xa8>)
 800dc8c:	4823      	ldr	r0, [pc, #140]	@ (800dd1c <__d2b+0xac>)
 800dc8e:	f000 f929 	bl	800dee4 <__assert_func>
 800dc92:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc9a:	b10d      	cbz	r5, 800dca0 <__d2b+0x30>
 800dc9c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dca0:	9301      	str	r3, [sp, #4]
 800dca2:	f1b8 0300 	subs.w	r3, r8, #0
 800dca6:	d024      	beq.n	800dcf2 <__d2b+0x82>
 800dca8:	4668      	mov	r0, sp
 800dcaa:	9300      	str	r3, [sp, #0]
 800dcac:	f7ff fd85 	bl	800d7ba <__lo0bits>
 800dcb0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dcb4:	b1d8      	cbz	r0, 800dcee <__d2b+0x7e>
 800dcb6:	f1c0 0320 	rsb	r3, r0, #32
 800dcba:	fa02 f303 	lsl.w	r3, r2, r3
 800dcbe:	430b      	orrs	r3, r1
 800dcc0:	40c2      	lsrs	r2, r0
 800dcc2:	6163      	str	r3, [r4, #20]
 800dcc4:	9201      	str	r2, [sp, #4]
 800dcc6:	9b01      	ldr	r3, [sp, #4]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	bf0c      	ite	eq
 800dccc:	2201      	moveq	r2, #1
 800dcce:	2202      	movne	r2, #2
 800dcd0:	61a3      	str	r3, [r4, #24]
 800dcd2:	6122      	str	r2, [r4, #16]
 800dcd4:	b1ad      	cbz	r5, 800dd02 <__d2b+0x92>
 800dcd6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dcda:	4405      	add	r5, r0
 800dcdc:	6035      	str	r5, [r6, #0]
 800dcde:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dce4:	6018      	str	r0, [r3, #0]
 800dce6:	4620      	mov	r0, r4
 800dce8:	b002      	add	sp, #8
 800dcea:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800dcee:	6161      	str	r1, [r4, #20]
 800dcf0:	e7e9      	b.n	800dcc6 <__d2b+0x56>
 800dcf2:	a801      	add	r0, sp, #4
 800dcf4:	f7ff fd61 	bl	800d7ba <__lo0bits>
 800dcf8:	9b01      	ldr	r3, [sp, #4]
 800dcfa:	2201      	movs	r2, #1
 800dcfc:	6163      	str	r3, [r4, #20]
 800dcfe:	3020      	adds	r0, #32
 800dd00:	e7e7      	b.n	800dcd2 <__d2b+0x62>
 800dd02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dd06:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dd0a:	6030      	str	r0, [r6, #0]
 800dd0c:	6918      	ldr	r0, [r3, #16]
 800dd0e:	f7ff fd35 	bl	800d77c <__hi0bits>
 800dd12:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dd16:	e7e4      	b.n	800dce2 <__d2b+0x72>
 800dd18:	0800e74e 	.word	0x0800e74e
 800dd1c:	0800e770 	.word	0x0800e770

0800dd20 <__sread>:
 800dd20:	b510      	push	{r4, lr}
 800dd22:	460c      	mov	r4, r1
 800dd24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd28:	f000 f898 	bl	800de5c <_read_r>
 800dd2c:	2800      	cmp	r0, #0
 800dd2e:	bfab      	itete	ge
 800dd30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dd32:	89a3      	ldrhlt	r3, [r4, #12]
 800dd34:	181b      	addge	r3, r3, r0
 800dd36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dd3a:	bfac      	ite	ge
 800dd3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dd3e:	81a3      	strhlt	r3, [r4, #12]
 800dd40:	bd10      	pop	{r4, pc}

0800dd42 <__swrite>:
 800dd42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd46:	461f      	mov	r7, r3
 800dd48:	898b      	ldrh	r3, [r1, #12]
 800dd4a:	4605      	mov	r5, r0
 800dd4c:	05db      	lsls	r3, r3, #23
 800dd4e:	460c      	mov	r4, r1
 800dd50:	4616      	mov	r6, r2
 800dd52:	d505      	bpl.n	800dd60 <__swrite+0x1e>
 800dd54:	2302      	movs	r3, #2
 800dd56:	2200      	movs	r2, #0
 800dd58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd5c:	f000 f86c 	bl	800de38 <_lseek_r>
 800dd60:	89a3      	ldrh	r3, [r4, #12]
 800dd62:	4632      	mov	r2, r6
 800dd64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd68:	81a3      	strh	r3, [r4, #12]
 800dd6a:	4628      	mov	r0, r5
 800dd6c:	463b      	mov	r3, r7
 800dd6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd76:	f000 b893 	b.w	800dea0 <_write_r>

0800dd7a <__sseek>:
 800dd7a:	b510      	push	{r4, lr}
 800dd7c:	460c      	mov	r4, r1
 800dd7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd82:	f000 f859 	bl	800de38 <_lseek_r>
 800dd86:	1c43      	adds	r3, r0, #1
 800dd88:	89a3      	ldrh	r3, [r4, #12]
 800dd8a:	bf15      	itete	ne
 800dd8c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dd8e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dd92:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dd96:	81a3      	strheq	r3, [r4, #12]
 800dd98:	bf18      	it	ne
 800dd9a:	81a3      	strhne	r3, [r4, #12]
 800dd9c:	bd10      	pop	{r4, pc}

0800dd9e <__sclose>:
 800dd9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dda2:	f000 b88f 	b.w	800dec4 <_close_r>

0800dda6 <_realloc_r>:
 800dda6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddaa:	4607      	mov	r7, r0
 800ddac:	4614      	mov	r4, r2
 800ddae:	460d      	mov	r5, r1
 800ddb0:	b921      	cbnz	r1, 800ddbc <_realloc_r+0x16>
 800ddb2:	4611      	mov	r1, r2
 800ddb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddb8:	f7ff bb04 	b.w	800d3c4 <_malloc_r>
 800ddbc:	b92a      	cbnz	r2, 800ddca <_realloc_r+0x24>
 800ddbe:	f000 f8c3 	bl	800df48 <_free_r>
 800ddc2:	4625      	mov	r5, r4
 800ddc4:	4628      	mov	r0, r5
 800ddc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddca:	f000 f917 	bl	800dffc <_malloc_usable_size_r>
 800ddce:	4284      	cmp	r4, r0
 800ddd0:	4606      	mov	r6, r0
 800ddd2:	d802      	bhi.n	800ddda <_realloc_r+0x34>
 800ddd4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ddd8:	d8f4      	bhi.n	800ddc4 <_realloc_r+0x1e>
 800ddda:	4621      	mov	r1, r4
 800dddc:	4638      	mov	r0, r7
 800ddde:	f7ff faf1 	bl	800d3c4 <_malloc_r>
 800dde2:	4680      	mov	r8, r0
 800dde4:	b908      	cbnz	r0, 800ddea <_realloc_r+0x44>
 800dde6:	4645      	mov	r5, r8
 800dde8:	e7ec      	b.n	800ddc4 <_realloc_r+0x1e>
 800ddea:	42b4      	cmp	r4, r6
 800ddec:	4622      	mov	r2, r4
 800ddee:	4629      	mov	r1, r5
 800ddf0:	bf28      	it	cs
 800ddf2:	4632      	movcs	r2, r6
 800ddf4:	f7fe faf8 	bl	800c3e8 <memcpy>
 800ddf8:	4629      	mov	r1, r5
 800ddfa:	4638      	mov	r0, r7
 800ddfc:	f000 f8a4 	bl	800df48 <_free_r>
 800de00:	e7f1      	b.n	800dde6 <_realloc_r+0x40>

0800de02 <memmove>:
 800de02:	4288      	cmp	r0, r1
 800de04:	b510      	push	{r4, lr}
 800de06:	eb01 0402 	add.w	r4, r1, r2
 800de0a:	d902      	bls.n	800de12 <memmove+0x10>
 800de0c:	4284      	cmp	r4, r0
 800de0e:	4623      	mov	r3, r4
 800de10:	d807      	bhi.n	800de22 <memmove+0x20>
 800de12:	1e43      	subs	r3, r0, #1
 800de14:	42a1      	cmp	r1, r4
 800de16:	d008      	beq.n	800de2a <memmove+0x28>
 800de18:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de1c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de20:	e7f8      	b.n	800de14 <memmove+0x12>
 800de22:	4601      	mov	r1, r0
 800de24:	4402      	add	r2, r0
 800de26:	428a      	cmp	r2, r1
 800de28:	d100      	bne.n	800de2c <memmove+0x2a>
 800de2a:	bd10      	pop	{r4, pc}
 800de2c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de30:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de34:	e7f7      	b.n	800de26 <memmove+0x24>
	...

0800de38 <_lseek_r>:
 800de38:	b538      	push	{r3, r4, r5, lr}
 800de3a:	4604      	mov	r4, r0
 800de3c:	4608      	mov	r0, r1
 800de3e:	4611      	mov	r1, r2
 800de40:	2200      	movs	r2, #0
 800de42:	4d05      	ldr	r5, [pc, #20]	@ (800de58 <_lseek_r+0x20>)
 800de44:	602a      	str	r2, [r5, #0]
 800de46:	461a      	mov	r2, r3
 800de48:	f7f4 fb37 	bl	80024ba <_lseek>
 800de4c:	1c43      	adds	r3, r0, #1
 800de4e:	d102      	bne.n	800de56 <_lseek_r+0x1e>
 800de50:	682b      	ldr	r3, [r5, #0]
 800de52:	b103      	cbz	r3, 800de56 <_lseek_r+0x1e>
 800de54:	6023      	str	r3, [r4, #0]
 800de56:	bd38      	pop	{r3, r4, r5, pc}
 800de58:	200017e8 	.word	0x200017e8

0800de5c <_read_r>:
 800de5c:	b538      	push	{r3, r4, r5, lr}
 800de5e:	4604      	mov	r4, r0
 800de60:	4608      	mov	r0, r1
 800de62:	4611      	mov	r1, r2
 800de64:	2200      	movs	r2, #0
 800de66:	4d05      	ldr	r5, [pc, #20]	@ (800de7c <_read_r+0x20>)
 800de68:	602a      	str	r2, [r5, #0]
 800de6a:	461a      	mov	r2, r3
 800de6c:	f7f4 fac8 	bl	8002400 <_read>
 800de70:	1c43      	adds	r3, r0, #1
 800de72:	d102      	bne.n	800de7a <_read_r+0x1e>
 800de74:	682b      	ldr	r3, [r5, #0]
 800de76:	b103      	cbz	r3, 800de7a <_read_r+0x1e>
 800de78:	6023      	str	r3, [r4, #0]
 800de7a:	bd38      	pop	{r3, r4, r5, pc}
 800de7c:	200017e8 	.word	0x200017e8

0800de80 <_sbrk_r>:
 800de80:	b538      	push	{r3, r4, r5, lr}
 800de82:	2300      	movs	r3, #0
 800de84:	4d05      	ldr	r5, [pc, #20]	@ (800de9c <_sbrk_r+0x1c>)
 800de86:	4604      	mov	r4, r0
 800de88:	4608      	mov	r0, r1
 800de8a:	602b      	str	r3, [r5, #0]
 800de8c:	f7f4 fb22 	bl	80024d4 <_sbrk>
 800de90:	1c43      	adds	r3, r0, #1
 800de92:	d102      	bne.n	800de9a <_sbrk_r+0x1a>
 800de94:	682b      	ldr	r3, [r5, #0]
 800de96:	b103      	cbz	r3, 800de9a <_sbrk_r+0x1a>
 800de98:	6023      	str	r3, [r4, #0]
 800de9a:	bd38      	pop	{r3, r4, r5, pc}
 800de9c:	200017e8 	.word	0x200017e8

0800dea0 <_write_r>:
 800dea0:	b538      	push	{r3, r4, r5, lr}
 800dea2:	4604      	mov	r4, r0
 800dea4:	4608      	mov	r0, r1
 800dea6:	4611      	mov	r1, r2
 800dea8:	2200      	movs	r2, #0
 800deaa:	4d05      	ldr	r5, [pc, #20]	@ (800dec0 <_write_r+0x20>)
 800deac:	602a      	str	r2, [r5, #0]
 800deae:	461a      	mov	r2, r3
 800deb0:	f7f4 fac3 	bl	800243a <_write>
 800deb4:	1c43      	adds	r3, r0, #1
 800deb6:	d102      	bne.n	800debe <_write_r+0x1e>
 800deb8:	682b      	ldr	r3, [r5, #0]
 800deba:	b103      	cbz	r3, 800debe <_write_r+0x1e>
 800debc:	6023      	str	r3, [r4, #0]
 800debe:	bd38      	pop	{r3, r4, r5, pc}
 800dec0:	200017e8 	.word	0x200017e8

0800dec4 <_close_r>:
 800dec4:	b538      	push	{r3, r4, r5, lr}
 800dec6:	2300      	movs	r3, #0
 800dec8:	4d05      	ldr	r5, [pc, #20]	@ (800dee0 <_close_r+0x1c>)
 800deca:	4604      	mov	r4, r0
 800decc:	4608      	mov	r0, r1
 800dece:	602b      	str	r3, [r5, #0]
 800ded0:	f7f4 facf 	bl	8002472 <_close>
 800ded4:	1c43      	adds	r3, r0, #1
 800ded6:	d102      	bne.n	800dede <_close_r+0x1a>
 800ded8:	682b      	ldr	r3, [r5, #0]
 800deda:	b103      	cbz	r3, 800dede <_close_r+0x1a>
 800dedc:	6023      	str	r3, [r4, #0]
 800dede:	bd38      	pop	{r3, r4, r5, pc}
 800dee0:	200017e8 	.word	0x200017e8

0800dee4 <__assert_func>:
 800dee4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dee6:	4614      	mov	r4, r2
 800dee8:	461a      	mov	r2, r3
 800deea:	4b09      	ldr	r3, [pc, #36]	@ (800df10 <__assert_func+0x2c>)
 800deec:	4605      	mov	r5, r0
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	68d8      	ldr	r0, [r3, #12]
 800def2:	b14c      	cbz	r4, 800df08 <__assert_func+0x24>
 800def4:	4b07      	ldr	r3, [pc, #28]	@ (800df14 <__assert_func+0x30>)
 800def6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800defa:	9100      	str	r1, [sp, #0]
 800defc:	462b      	mov	r3, r5
 800defe:	4906      	ldr	r1, [pc, #24]	@ (800df18 <__assert_func+0x34>)
 800df00:	f000 f884 	bl	800e00c <fiprintf>
 800df04:	f000 f8a1 	bl	800e04a <abort>
 800df08:	4b04      	ldr	r3, [pc, #16]	@ (800df1c <__assert_func+0x38>)
 800df0a:	461c      	mov	r4, r3
 800df0c:	e7f3      	b.n	800def6 <__assert_func+0x12>
 800df0e:	bf00      	nop
 800df10:	20000188 	.word	0x20000188
 800df14:	0800e7d3 	.word	0x0800e7d3
 800df18:	0800e7e0 	.word	0x0800e7e0
 800df1c:	0800e80e 	.word	0x0800e80e

0800df20 <_calloc_r>:
 800df20:	b570      	push	{r4, r5, r6, lr}
 800df22:	fba1 5402 	umull	r5, r4, r1, r2
 800df26:	b934      	cbnz	r4, 800df36 <_calloc_r+0x16>
 800df28:	4629      	mov	r1, r5
 800df2a:	f7ff fa4b 	bl	800d3c4 <_malloc_r>
 800df2e:	4606      	mov	r6, r0
 800df30:	b928      	cbnz	r0, 800df3e <_calloc_r+0x1e>
 800df32:	4630      	mov	r0, r6
 800df34:	bd70      	pop	{r4, r5, r6, pc}
 800df36:	220c      	movs	r2, #12
 800df38:	2600      	movs	r6, #0
 800df3a:	6002      	str	r2, [r0, #0]
 800df3c:	e7f9      	b.n	800df32 <_calloc_r+0x12>
 800df3e:	462a      	mov	r2, r5
 800df40:	4621      	mov	r1, r4
 800df42:	f7fe fa09 	bl	800c358 <memset>
 800df46:	e7f4      	b.n	800df32 <_calloc_r+0x12>

0800df48 <_free_r>:
 800df48:	b538      	push	{r3, r4, r5, lr}
 800df4a:	4605      	mov	r5, r0
 800df4c:	2900      	cmp	r1, #0
 800df4e:	d040      	beq.n	800dfd2 <_free_r+0x8a>
 800df50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df54:	1f0c      	subs	r4, r1, #4
 800df56:	2b00      	cmp	r3, #0
 800df58:	bfb8      	it	lt
 800df5a:	18e4      	addlt	r4, r4, r3
 800df5c:	f7ff fb5a 	bl	800d614 <__malloc_lock>
 800df60:	4a1c      	ldr	r2, [pc, #112]	@ (800dfd4 <_free_r+0x8c>)
 800df62:	6813      	ldr	r3, [r2, #0]
 800df64:	b933      	cbnz	r3, 800df74 <_free_r+0x2c>
 800df66:	6063      	str	r3, [r4, #4]
 800df68:	6014      	str	r4, [r2, #0]
 800df6a:	4628      	mov	r0, r5
 800df6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df70:	f7ff bb56 	b.w	800d620 <__malloc_unlock>
 800df74:	42a3      	cmp	r3, r4
 800df76:	d908      	bls.n	800df8a <_free_r+0x42>
 800df78:	6820      	ldr	r0, [r4, #0]
 800df7a:	1821      	adds	r1, r4, r0
 800df7c:	428b      	cmp	r3, r1
 800df7e:	bf01      	itttt	eq
 800df80:	6819      	ldreq	r1, [r3, #0]
 800df82:	685b      	ldreq	r3, [r3, #4]
 800df84:	1809      	addeq	r1, r1, r0
 800df86:	6021      	streq	r1, [r4, #0]
 800df88:	e7ed      	b.n	800df66 <_free_r+0x1e>
 800df8a:	461a      	mov	r2, r3
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	b10b      	cbz	r3, 800df94 <_free_r+0x4c>
 800df90:	42a3      	cmp	r3, r4
 800df92:	d9fa      	bls.n	800df8a <_free_r+0x42>
 800df94:	6811      	ldr	r1, [r2, #0]
 800df96:	1850      	adds	r0, r2, r1
 800df98:	42a0      	cmp	r0, r4
 800df9a:	d10b      	bne.n	800dfb4 <_free_r+0x6c>
 800df9c:	6820      	ldr	r0, [r4, #0]
 800df9e:	4401      	add	r1, r0
 800dfa0:	1850      	adds	r0, r2, r1
 800dfa2:	4283      	cmp	r3, r0
 800dfa4:	6011      	str	r1, [r2, #0]
 800dfa6:	d1e0      	bne.n	800df6a <_free_r+0x22>
 800dfa8:	6818      	ldr	r0, [r3, #0]
 800dfaa:	685b      	ldr	r3, [r3, #4]
 800dfac:	4408      	add	r0, r1
 800dfae:	6010      	str	r0, [r2, #0]
 800dfb0:	6053      	str	r3, [r2, #4]
 800dfb2:	e7da      	b.n	800df6a <_free_r+0x22>
 800dfb4:	d902      	bls.n	800dfbc <_free_r+0x74>
 800dfb6:	230c      	movs	r3, #12
 800dfb8:	602b      	str	r3, [r5, #0]
 800dfba:	e7d6      	b.n	800df6a <_free_r+0x22>
 800dfbc:	6820      	ldr	r0, [r4, #0]
 800dfbe:	1821      	adds	r1, r4, r0
 800dfc0:	428b      	cmp	r3, r1
 800dfc2:	bf01      	itttt	eq
 800dfc4:	6819      	ldreq	r1, [r3, #0]
 800dfc6:	685b      	ldreq	r3, [r3, #4]
 800dfc8:	1809      	addeq	r1, r1, r0
 800dfca:	6021      	streq	r1, [r4, #0]
 800dfcc:	6063      	str	r3, [r4, #4]
 800dfce:	6054      	str	r4, [r2, #4]
 800dfd0:	e7cb      	b.n	800df6a <_free_r+0x22>
 800dfd2:	bd38      	pop	{r3, r4, r5, pc}
 800dfd4:	200017e4 	.word	0x200017e4

0800dfd8 <__ascii_mbtowc>:
 800dfd8:	b082      	sub	sp, #8
 800dfda:	b901      	cbnz	r1, 800dfde <__ascii_mbtowc+0x6>
 800dfdc:	a901      	add	r1, sp, #4
 800dfde:	b142      	cbz	r2, 800dff2 <__ascii_mbtowc+0x1a>
 800dfe0:	b14b      	cbz	r3, 800dff6 <__ascii_mbtowc+0x1e>
 800dfe2:	7813      	ldrb	r3, [r2, #0]
 800dfe4:	600b      	str	r3, [r1, #0]
 800dfe6:	7812      	ldrb	r2, [r2, #0]
 800dfe8:	1e10      	subs	r0, r2, #0
 800dfea:	bf18      	it	ne
 800dfec:	2001      	movne	r0, #1
 800dfee:	b002      	add	sp, #8
 800dff0:	4770      	bx	lr
 800dff2:	4610      	mov	r0, r2
 800dff4:	e7fb      	b.n	800dfee <__ascii_mbtowc+0x16>
 800dff6:	f06f 0001 	mvn.w	r0, #1
 800dffa:	e7f8      	b.n	800dfee <__ascii_mbtowc+0x16>

0800dffc <_malloc_usable_size_r>:
 800dffc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e000:	1f18      	subs	r0, r3, #4
 800e002:	2b00      	cmp	r3, #0
 800e004:	bfbc      	itt	lt
 800e006:	580b      	ldrlt	r3, [r1, r0]
 800e008:	18c0      	addlt	r0, r0, r3
 800e00a:	4770      	bx	lr

0800e00c <fiprintf>:
 800e00c:	b40e      	push	{r1, r2, r3}
 800e00e:	b503      	push	{r0, r1, lr}
 800e010:	4601      	mov	r1, r0
 800e012:	ab03      	add	r3, sp, #12
 800e014:	4805      	ldr	r0, [pc, #20]	@ (800e02c <fiprintf+0x20>)
 800e016:	f853 2b04 	ldr.w	r2, [r3], #4
 800e01a:	6800      	ldr	r0, [r0, #0]
 800e01c:	9301      	str	r3, [sp, #4]
 800e01e:	f000 f843 	bl	800e0a8 <_vfiprintf_r>
 800e022:	b002      	add	sp, #8
 800e024:	f85d eb04 	ldr.w	lr, [sp], #4
 800e028:	b003      	add	sp, #12
 800e02a:	4770      	bx	lr
 800e02c:	20000188 	.word	0x20000188

0800e030 <__ascii_wctomb>:
 800e030:	4603      	mov	r3, r0
 800e032:	4608      	mov	r0, r1
 800e034:	b141      	cbz	r1, 800e048 <__ascii_wctomb+0x18>
 800e036:	2aff      	cmp	r2, #255	@ 0xff
 800e038:	d904      	bls.n	800e044 <__ascii_wctomb+0x14>
 800e03a:	228a      	movs	r2, #138	@ 0x8a
 800e03c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e040:	601a      	str	r2, [r3, #0]
 800e042:	4770      	bx	lr
 800e044:	2001      	movs	r0, #1
 800e046:	700a      	strb	r2, [r1, #0]
 800e048:	4770      	bx	lr

0800e04a <abort>:
 800e04a:	2006      	movs	r0, #6
 800e04c:	b508      	push	{r3, lr}
 800e04e:	f000 fa61 	bl	800e514 <raise>
 800e052:	2001      	movs	r0, #1
 800e054:	f7f4 f9c9 	bl	80023ea <_exit>

0800e058 <__sfputc_r>:
 800e058:	6893      	ldr	r3, [r2, #8]
 800e05a:	b410      	push	{r4}
 800e05c:	3b01      	subs	r3, #1
 800e05e:	2b00      	cmp	r3, #0
 800e060:	6093      	str	r3, [r2, #8]
 800e062:	da07      	bge.n	800e074 <__sfputc_r+0x1c>
 800e064:	6994      	ldr	r4, [r2, #24]
 800e066:	42a3      	cmp	r3, r4
 800e068:	db01      	blt.n	800e06e <__sfputc_r+0x16>
 800e06a:	290a      	cmp	r1, #10
 800e06c:	d102      	bne.n	800e074 <__sfputc_r+0x1c>
 800e06e:	bc10      	pop	{r4}
 800e070:	f000 b932 	b.w	800e2d8 <__swbuf_r>
 800e074:	6813      	ldr	r3, [r2, #0]
 800e076:	1c58      	adds	r0, r3, #1
 800e078:	6010      	str	r0, [r2, #0]
 800e07a:	7019      	strb	r1, [r3, #0]
 800e07c:	4608      	mov	r0, r1
 800e07e:	bc10      	pop	{r4}
 800e080:	4770      	bx	lr

0800e082 <__sfputs_r>:
 800e082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e084:	4606      	mov	r6, r0
 800e086:	460f      	mov	r7, r1
 800e088:	4614      	mov	r4, r2
 800e08a:	18d5      	adds	r5, r2, r3
 800e08c:	42ac      	cmp	r4, r5
 800e08e:	d101      	bne.n	800e094 <__sfputs_r+0x12>
 800e090:	2000      	movs	r0, #0
 800e092:	e007      	b.n	800e0a4 <__sfputs_r+0x22>
 800e094:	463a      	mov	r2, r7
 800e096:	4630      	mov	r0, r6
 800e098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e09c:	f7ff ffdc 	bl	800e058 <__sfputc_r>
 800e0a0:	1c43      	adds	r3, r0, #1
 800e0a2:	d1f3      	bne.n	800e08c <__sfputs_r+0xa>
 800e0a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e0a8 <_vfiprintf_r>:
 800e0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ac:	460d      	mov	r5, r1
 800e0ae:	4614      	mov	r4, r2
 800e0b0:	4698      	mov	r8, r3
 800e0b2:	4606      	mov	r6, r0
 800e0b4:	b09d      	sub	sp, #116	@ 0x74
 800e0b6:	b118      	cbz	r0, 800e0c0 <_vfiprintf_r+0x18>
 800e0b8:	6a03      	ldr	r3, [r0, #32]
 800e0ba:	b90b      	cbnz	r3, 800e0c0 <_vfiprintf_r+0x18>
 800e0bc:	f7fe f892 	bl	800c1e4 <__sinit>
 800e0c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0c2:	07d9      	lsls	r1, r3, #31
 800e0c4:	d405      	bmi.n	800e0d2 <_vfiprintf_r+0x2a>
 800e0c6:	89ab      	ldrh	r3, [r5, #12]
 800e0c8:	059a      	lsls	r2, r3, #22
 800e0ca:	d402      	bmi.n	800e0d2 <_vfiprintf_r+0x2a>
 800e0cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0ce:	f7fe f976 	bl	800c3be <__retarget_lock_acquire_recursive>
 800e0d2:	89ab      	ldrh	r3, [r5, #12]
 800e0d4:	071b      	lsls	r3, r3, #28
 800e0d6:	d501      	bpl.n	800e0dc <_vfiprintf_r+0x34>
 800e0d8:	692b      	ldr	r3, [r5, #16]
 800e0da:	b99b      	cbnz	r3, 800e104 <_vfiprintf_r+0x5c>
 800e0dc:	4629      	mov	r1, r5
 800e0de:	4630      	mov	r0, r6
 800e0e0:	f000 f938 	bl	800e354 <__swsetup_r>
 800e0e4:	b170      	cbz	r0, 800e104 <_vfiprintf_r+0x5c>
 800e0e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e0e8:	07dc      	lsls	r4, r3, #31
 800e0ea:	d504      	bpl.n	800e0f6 <_vfiprintf_r+0x4e>
 800e0ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e0f0:	b01d      	add	sp, #116	@ 0x74
 800e0f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0f6:	89ab      	ldrh	r3, [r5, #12]
 800e0f8:	0598      	lsls	r0, r3, #22
 800e0fa:	d4f7      	bmi.n	800e0ec <_vfiprintf_r+0x44>
 800e0fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e0fe:	f7fe f95f 	bl	800c3c0 <__retarget_lock_release_recursive>
 800e102:	e7f3      	b.n	800e0ec <_vfiprintf_r+0x44>
 800e104:	2300      	movs	r3, #0
 800e106:	9309      	str	r3, [sp, #36]	@ 0x24
 800e108:	2320      	movs	r3, #32
 800e10a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e10e:	2330      	movs	r3, #48	@ 0x30
 800e110:	f04f 0901 	mov.w	r9, #1
 800e114:	f8cd 800c 	str.w	r8, [sp, #12]
 800e118:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e2c4 <_vfiprintf_r+0x21c>
 800e11c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e120:	4623      	mov	r3, r4
 800e122:	469a      	mov	sl, r3
 800e124:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e128:	b10a      	cbz	r2, 800e12e <_vfiprintf_r+0x86>
 800e12a:	2a25      	cmp	r2, #37	@ 0x25
 800e12c:	d1f9      	bne.n	800e122 <_vfiprintf_r+0x7a>
 800e12e:	ebba 0b04 	subs.w	fp, sl, r4
 800e132:	d00b      	beq.n	800e14c <_vfiprintf_r+0xa4>
 800e134:	465b      	mov	r3, fp
 800e136:	4622      	mov	r2, r4
 800e138:	4629      	mov	r1, r5
 800e13a:	4630      	mov	r0, r6
 800e13c:	f7ff ffa1 	bl	800e082 <__sfputs_r>
 800e140:	3001      	adds	r0, #1
 800e142:	f000 80a7 	beq.w	800e294 <_vfiprintf_r+0x1ec>
 800e146:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e148:	445a      	add	r2, fp
 800e14a:	9209      	str	r2, [sp, #36]	@ 0x24
 800e14c:	f89a 3000 	ldrb.w	r3, [sl]
 800e150:	2b00      	cmp	r3, #0
 800e152:	f000 809f 	beq.w	800e294 <_vfiprintf_r+0x1ec>
 800e156:	2300      	movs	r3, #0
 800e158:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e15c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e160:	f10a 0a01 	add.w	sl, sl, #1
 800e164:	9304      	str	r3, [sp, #16]
 800e166:	9307      	str	r3, [sp, #28]
 800e168:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e16c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e16e:	4654      	mov	r4, sl
 800e170:	2205      	movs	r2, #5
 800e172:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e176:	4853      	ldr	r0, [pc, #332]	@ (800e2c4 <_vfiprintf_r+0x21c>)
 800e178:	f7fe f928 	bl	800c3cc <memchr>
 800e17c:	9a04      	ldr	r2, [sp, #16]
 800e17e:	b9d8      	cbnz	r0, 800e1b8 <_vfiprintf_r+0x110>
 800e180:	06d1      	lsls	r1, r2, #27
 800e182:	bf44      	itt	mi
 800e184:	2320      	movmi	r3, #32
 800e186:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e18a:	0713      	lsls	r3, r2, #28
 800e18c:	bf44      	itt	mi
 800e18e:	232b      	movmi	r3, #43	@ 0x2b
 800e190:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e194:	f89a 3000 	ldrb.w	r3, [sl]
 800e198:	2b2a      	cmp	r3, #42	@ 0x2a
 800e19a:	d015      	beq.n	800e1c8 <_vfiprintf_r+0x120>
 800e19c:	4654      	mov	r4, sl
 800e19e:	2000      	movs	r0, #0
 800e1a0:	f04f 0c0a 	mov.w	ip, #10
 800e1a4:	9a07      	ldr	r2, [sp, #28]
 800e1a6:	4621      	mov	r1, r4
 800e1a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1ac:	3b30      	subs	r3, #48	@ 0x30
 800e1ae:	2b09      	cmp	r3, #9
 800e1b0:	d94b      	bls.n	800e24a <_vfiprintf_r+0x1a2>
 800e1b2:	b1b0      	cbz	r0, 800e1e2 <_vfiprintf_r+0x13a>
 800e1b4:	9207      	str	r2, [sp, #28]
 800e1b6:	e014      	b.n	800e1e2 <_vfiprintf_r+0x13a>
 800e1b8:	eba0 0308 	sub.w	r3, r0, r8
 800e1bc:	fa09 f303 	lsl.w	r3, r9, r3
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	46a2      	mov	sl, r4
 800e1c4:	9304      	str	r3, [sp, #16]
 800e1c6:	e7d2      	b.n	800e16e <_vfiprintf_r+0xc6>
 800e1c8:	9b03      	ldr	r3, [sp, #12]
 800e1ca:	1d19      	adds	r1, r3, #4
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	9103      	str	r1, [sp, #12]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	bfbb      	ittet	lt
 800e1d4:	425b      	neglt	r3, r3
 800e1d6:	f042 0202 	orrlt.w	r2, r2, #2
 800e1da:	9307      	strge	r3, [sp, #28]
 800e1dc:	9307      	strlt	r3, [sp, #28]
 800e1de:	bfb8      	it	lt
 800e1e0:	9204      	strlt	r2, [sp, #16]
 800e1e2:	7823      	ldrb	r3, [r4, #0]
 800e1e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800e1e6:	d10a      	bne.n	800e1fe <_vfiprintf_r+0x156>
 800e1e8:	7863      	ldrb	r3, [r4, #1]
 800e1ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800e1ec:	d132      	bne.n	800e254 <_vfiprintf_r+0x1ac>
 800e1ee:	9b03      	ldr	r3, [sp, #12]
 800e1f0:	3402      	adds	r4, #2
 800e1f2:	1d1a      	adds	r2, r3, #4
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	9203      	str	r2, [sp, #12]
 800e1f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e1fc:	9305      	str	r3, [sp, #20]
 800e1fe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e2c8 <_vfiprintf_r+0x220>
 800e202:	2203      	movs	r2, #3
 800e204:	4650      	mov	r0, sl
 800e206:	7821      	ldrb	r1, [r4, #0]
 800e208:	f7fe f8e0 	bl	800c3cc <memchr>
 800e20c:	b138      	cbz	r0, 800e21e <_vfiprintf_r+0x176>
 800e20e:	2240      	movs	r2, #64	@ 0x40
 800e210:	9b04      	ldr	r3, [sp, #16]
 800e212:	eba0 000a 	sub.w	r0, r0, sl
 800e216:	4082      	lsls	r2, r0
 800e218:	4313      	orrs	r3, r2
 800e21a:	3401      	adds	r4, #1
 800e21c:	9304      	str	r3, [sp, #16]
 800e21e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e222:	2206      	movs	r2, #6
 800e224:	4829      	ldr	r0, [pc, #164]	@ (800e2cc <_vfiprintf_r+0x224>)
 800e226:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e22a:	f7fe f8cf 	bl	800c3cc <memchr>
 800e22e:	2800      	cmp	r0, #0
 800e230:	d03f      	beq.n	800e2b2 <_vfiprintf_r+0x20a>
 800e232:	4b27      	ldr	r3, [pc, #156]	@ (800e2d0 <_vfiprintf_r+0x228>)
 800e234:	bb1b      	cbnz	r3, 800e27e <_vfiprintf_r+0x1d6>
 800e236:	9b03      	ldr	r3, [sp, #12]
 800e238:	3307      	adds	r3, #7
 800e23a:	f023 0307 	bic.w	r3, r3, #7
 800e23e:	3308      	adds	r3, #8
 800e240:	9303      	str	r3, [sp, #12]
 800e242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e244:	443b      	add	r3, r7
 800e246:	9309      	str	r3, [sp, #36]	@ 0x24
 800e248:	e76a      	b.n	800e120 <_vfiprintf_r+0x78>
 800e24a:	460c      	mov	r4, r1
 800e24c:	2001      	movs	r0, #1
 800e24e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e252:	e7a8      	b.n	800e1a6 <_vfiprintf_r+0xfe>
 800e254:	2300      	movs	r3, #0
 800e256:	f04f 0c0a 	mov.w	ip, #10
 800e25a:	4619      	mov	r1, r3
 800e25c:	3401      	adds	r4, #1
 800e25e:	9305      	str	r3, [sp, #20]
 800e260:	4620      	mov	r0, r4
 800e262:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e266:	3a30      	subs	r2, #48	@ 0x30
 800e268:	2a09      	cmp	r2, #9
 800e26a:	d903      	bls.n	800e274 <_vfiprintf_r+0x1cc>
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d0c6      	beq.n	800e1fe <_vfiprintf_r+0x156>
 800e270:	9105      	str	r1, [sp, #20]
 800e272:	e7c4      	b.n	800e1fe <_vfiprintf_r+0x156>
 800e274:	4604      	mov	r4, r0
 800e276:	2301      	movs	r3, #1
 800e278:	fb0c 2101 	mla	r1, ip, r1, r2
 800e27c:	e7f0      	b.n	800e260 <_vfiprintf_r+0x1b8>
 800e27e:	ab03      	add	r3, sp, #12
 800e280:	9300      	str	r3, [sp, #0]
 800e282:	462a      	mov	r2, r5
 800e284:	4630      	mov	r0, r6
 800e286:	4b13      	ldr	r3, [pc, #76]	@ (800e2d4 <_vfiprintf_r+0x22c>)
 800e288:	a904      	add	r1, sp, #16
 800e28a:	f7fd fb0b 	bl	800b8a4 <_printf_float>
 800e28e:	4607      	mov	r7, r0
 800e290:	1c78      	adds	r0, r7, #1
 800e292:	d1d6      	bne.n	800e242 <_vfiprintf_r+0x19a>
 800e294:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e296:	07d9      	lsls	r1, r3, #31
 800e298:	d405      	bmi.n	800e2a6 <_vfiprintf_r+0x1fe>
 800e29a:	89ab      	ldrh	r3, [r5, #12]
 800e29c:	059a      	lsls	r2, r3, #22
 800e29e:	d402      	bmi.n	800e2a6 <_vfiprintf_r+0x1fe>
 800e2a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e2a2:	f7fe f88d 	bl	800c3c0 <__retarget_lock_release_recursive>
 800e2a6:	89ab      	ldrh	r3, [r5, #12]
 800e2a8:	065b      	lsls	r3, r3, #25
 800e2aa:	f53f af1f 	bmi.w	800e0ec <_vfiprintf_r+0x44>
 800e2ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e2b0:	e71e      	b.n	800e0f0 <_vfiprintf_r+0x48>
 800e2b2:	ab03      	add	r3, sp, #12
 800e2b4:	9300      	str	r3, [sp, #0]
 800e2b6:	462a      	mov	r2, r5
 800e2b8:	4630      	mov	r0, r6
 800e2ba:	4b06      	ldr	r3, [pc, #24]	@ (800e2d4 <_vfiprintf_r+0x22c>)
 800e2bc:	a904      	add	r1, sp, #16
 800e2be:	f7fd fd8f 	bl	800bde0 <_printf_i>
 800e2c2:	e7e4      	b.n	800e28e <_vfiprintf_r+0x1e6>
 800e2c4:	0800e75f 	.word	0x0800e75f
 800e2c8:	0800e765 	.word	0x0800e765
 800e2cc:	0800e769 	.word	0x0800e769
 800e2d0:	0800b8a5 	.word	0x0800b8a5
 800e2d4:	0800e083 	.word	0x0800e083

0800e2d8 <__swbuf_r>:
 800e2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2da:	460e      	mov	r6, r1
 800e2dc:	4614      	mov	r4, r2
 800e2de:	4605      	mov	r5, r0
 800e2e0:	b118      	cbz	r0, 800e2ea <__swbuf_r+0x12>
 800e2e2:	6a03      	ldr	r3, [r0, #32]
 800e2e4:	b90b      	cbnz	r3, 800e2ea <__swbuf_r+0x12>
 800e2e6:	f7fd ff7d 	bl	800c1e4 <__sinit>
 800e2ea:	69a3      	ldr	r3, [r4, #24]
 800e2ec:	60a3      	str	r3, [r4, #8]
 800e2ee:	89a3      	ldrh	r3, [r4, #12]
 800e2f0:	071a      	lsls	r2, r3, #28
 800e2f2:	d501      	bpl.n	800e2f8 <__swbuf_r+0x20>
 800e2f4:	6923      	ldr	r3, [r4, #16]
 800e2f6:	b943      	cbnz	r3, 800e30a <__swbuf_r+0x32>
 800e2f8:	4621      	mov	r1, r4
 800e2fa:	4628      	mov	r0, r5
 800e2fc:	f000 f82a 	bl	800e354 <__swsetup_r>
 800e300:	b118      	cbz	r0, 800e30a <__swbuf_r+0x32>
 800e302:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e306:	4638      	mov	r0, r7
 800e308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e30a:	6823      	ldr	r3, [r4, #0]
 800e30c:	6922      	ldr	r2, [r4, #16]
 800e30e:	b2f6      	uxtb	r6, r6
 800e310:	1a98      	subs	r0, r3, r2
 800e312:	6963      	ldr	r3, [r4, #20]
 800e314:	4637      	mov	r7, r6
 800e316:	4283      	cmp	r3, r0
 800e318:	dc05      	bgt.n	800e326 <__swbuf_r+0x4e>
 800e31a:	4621      	mov	r1, r4
 800e31c:	4628      	mov	r0, r5
 800e31e:	f7ff f951 	bl	800d5c4 <_fflush_r>
 800e322:	2800      	cmp	r0, #0
 800e324:	d1ed      	bne.n	800e302 <__swbuf_r+0x2a>
 800e326:	68a3      	ldr	r3, [r4, #8]
 800e328:	3b01      	subs	r3, #1
 800e32a:	60a3      	str	r3, [r4, #8]
 800e32c:	6823      	ldr	r3, [r4, #0]
 800e32e:	1c5a      	adds	r2, r3, #1
 800e330:	6022      	str	r2, [r4, #0]
 800e332:	701e      	strb	r6, [r3, #0]
 800e334:	6962      	ldr	r2, [r4, #20]
 800e336:	1c43      	adds	r3, r0, #1
 800e338:	429a      	cmp	r2, r3
 800e33a:	d004      	beq.n	800e346 <__swbuf_r+0x6e>
 800e33c:	89a3      	ldrh	r3, [r4, #12]
 800e33e:	07db      	lsls	r3, r3, #31
 800e340:	d5e1      	bpl.n	800e306 <__swbuf_r+0x2e>
 800e342:	2e0a      	cmp	r6, #10
 800e344:	d1df      	bne.n	800e306 <__swbuf_r+0x2e>
 800e346:	4621      	mov	r1, r4
 800e348:	4628      	mov	r0, r5
 800e34a:	f7ff f93b 	bl	800d5c4 <_fflush_r>
 800e34e:	2800      	cmp	r0, #0
 800e350:	d0d9      	beq.n	800e306 <__swbuf_r+0x2e>
 800e352:	e7d6      	b.n	800e302 <__swbuf_r+0x2a>

0800e354 <__swsetup_r>:
 800e354:	b538      	push	{r3, r4, r5, lr}
 800e356:	4b29      	ldr	r3, [pc, #164]	@ (800e3fc <__swsetup_r+0xa8>)
 800e358:	4605      	mov	r5, r0
 800e35a:	6818      	ldr	r0, [r3, #0]
 800e35c:	460c      	mov	r4, r1
 800e35e:	b118      	cbz	r0, 800e368 <__swsetup_r+0x14>
 800e360:	6a03      	ldr	r3, [r0, #32]
 800e362:	b90b      	cbnz	r3, 800e368 <__swsetup_r+0x14>
 800e364:	f7fd ff3e 	bl	800c1e4 <__sinit>
 800e368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e36c:	0719      	lsls	r1, r3, #28
 800e36e:	d422      	bmi.n	800e3b6 <__swsetup_r+0x62>
 800e370:	06da      	lsls	r2, r3, #27
 800e372:	d407      	bmi.n	800e384 <__swsetup_r+0x30>
 800e374:	2209      	movs	r2, #9
 800e376:	602a      	str	r2, [r5, #0]
 800e378:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e37c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e380:	81a3      	strh	r3, [r4, #12]
 800e382:	e033      	b.n	800e3ec <__swsetup_r+0x98>
 800e384:	0758      	lsls	r0, r3, #29
 800e386:	d512      	bpl.n	800e3ae <__swsetup_r+0x5a>
 800e388:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e38a:	b141      	cbz	r1, 800e39e <__swsetup_r+0x4a>
 800e38c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e390:	4299      	cmp	r1, r3
 800e392:	d002      	beq.n	800e39a <__swsetup_r+0x46>
 800e394:	4628      	mov	r0, r5
 800e396:	f7ff fdd7 	bl	800df48 <_free_r>
 800e39a:	2300      	movs	r3, #0
 800e39c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e39e:	89a3      	ldrh	r3, [r4, #12]
 800e3a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e3a4:	81a3      	strh	r3, [r4, #12]
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	6063      	str	r3, [r4, #4]
 800e3aa:	6923      	ldr	r3, [r4, #16]
 800e3ac:	6023      	str	r3, [r4, #0]
 800e3ae:	89a3      	ldrh	r3, [r4, #12]
 800e3b0:	f043 0308 	orr.w	r3, r3, #8
 800e3b4:	81a3      	strh	r3, [r4, #12]
 800e3b6:	6923      	ldr	r3, [r4, #16]
 800e3b8:	b94b      	cbnz	r3, 800e3ce <__swsetup_r+0x7a>
 800e3ba:	89a3      	ldrh	r3, [r4, #12]
 800e3bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e3c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e3c4:	d003      	beq.n	800e3ce <__swsetup_r+0x7a>
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	f000 f83e 	bl	800e44a <__smakebuf_r>
 800e3ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3d2:	f013 0201 	ands.w	r2, r3, #1
 800e3d6:	d00a      	beq.n	800e3ee <__swsetup_r+0x9a>
 800e3d8:	2200      	movs	r2, #0
 800e3da:	60a2      	str	r2, [r4, #8]
 800e3dc:	6962      	ldr	r2, [r4, #20]
 800e3de:	4252      	negs	r2, r2
 800e3e0:	61a2      	str	r2, [r4, #24]
 800e3e2:	6922      	ldr	r2, [r4, #16]
 800e3e4:	b942      	cbnz	r2, 800e3f8 <__swsetup_r+0xa4>
 800e3e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e3ea:	d1c5      	bne.n	800e378 <__swsetup_r+0x24>
 800e3ec:	bd38      	pop	{r3, r4, r5, pc}
 800e3ee:	0799      	lsls	r1, r3, #30
 800e3f0:	bf58      	it	pl
 800e3f2:	6962      	ldrpl	r2, [r4, #20]
 800e3f4:	60a2      	str	r2, [r4, #8]
 800e3f6:	e7f4      	b.n	800e3e2 <__swsetup_r+0x8e>
 800e3f8:	2000      	movs	r0, #0
 800e3fa:	e7f7      	b.n	800e3ec <__swsetup_r+0x98>
 800e3fc:	20000188 	.word	0x20000188

0800e400 <__swhatbuf_r>:
 800e400:	b570      	push	{r4, r5, r6, lr}
 800e402:	460c      	mov	r4, r1
 800e404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e408:	4615      	mov	r5, r2
 800e40a:	2900      	cmp	r1, #0
 800e40c:	461e      	mov	r6, r3
 800e40e:	b096      	sub	sp, #88	@ 0x58
 800e410:	da0c      	bge.n	800e42c <__swhatbuf_r+0x2c>
 800e412:	89a3      	ldrh	r3, [r4, #12]
 800e414:	2100      	movs	r1, #0
 800e416:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e41a:	bf14      	ite	ne
 800e41c:	2340      	movne	r3, #64	@ 0x40
 800e41e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e422:	2000      	movs	r0, #0
 800e424:	6031      	str	r1, [r6, #0]
 800e426:	602b      	str	r3, [r5, #0]
 800e428:	b016      	add	sp, #88	@ 0x58
 800e42a:	bd70      	pop	{r4, r5, r6, pc}
 800e42c:	466a      	mov	r2, sp
 800e42e:	f000 f89d 	bl	800e56c <_fstat_r>
 800e432:	2800      	cmp	r0, #0
 800e434:	dbed      	blt.n	800e412 <__swhatbuf_r+0x12>
 800e436:	9901      	ldr	r1, [sp, #4]
 800e438:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e43c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e440:	4259      	negs	r1, r3
 800e442:	4159      	adcs	r1, r3
 800e444:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e448:	e7eb      	b.n	800e422 <__swhatbuf_r+0x22>

0800e44a <__smakebuf_r>:
 800e44a:	898b      	ldrh	r3, [r1, #12]
 800e44c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e44e:	079d      	lsls	r5, r3, #30
 800e450:	4606      	mov	r6, r0
 800e452:	460c      	mov	r4, r1
 800e454:	d507      	bpl.n	800e466 <__smakebuf_r+0x1c>
 800e456:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e45a:	6023      	str	r3, [r4, #0]
 800e45c:	6123      	str	r3, [r4, #16]
 800e45e:	2301      	movs	r3, #1
 800e460:	6163      	str	r3, [r4, #20]
 800e462:	b003      	add	sp, #12
 800e464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e466:	466a      	mov	r2, sp
 800e468:	ab01      	add	r3, sp, #4
 800e46a:	f7ff ffc9 	bl	800e400 <__swhatbuf_r>
 800e46e:	9f00      	ldr	r7, [sp, #0]
 800e470:	4605      	mov	r5, r0
 800e472:	4639      	mov	r1, r7
 800e474:	4630      	mov	r0, r6
 800e476:	f7fe ffa5 	bl	800d3c4 <_malloc_r>
 800e47a:	b948      	cbnz	r0, 800e490 <__smakebuf_r+0x46>
 800e47c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e480:	059a      	lsls	r2, r3, #22
 800e482:	d4ee      	bmi.n	800e462 <__smakebuf_r+0x18>
 800e484:	f023 0303 	bic.w	r3, r3, #3
 800e488:	f043 0302 	orr.w	r3, r3, #2
 800e48c:	81a3      	strh	r3, [r4, #12]
 800e48e:	e7e2      	b.n	800e456 <__smakebuf_r+0xc>
 800e490:	89a3      	ldrh	r3, [r4, #12]
 800e492:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e496:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e49a:	81a3      	strh	r3, [r4, #12]
 800e49c:	9b01      	ldr	r3, [sp, #4]
 800e49e:	6020      	str	r0, [r4, #0]
 800e4a0:	b15b      	cbz	r3, 800e4ba <__smakebuf_r+0x70>
 800e4a2:	4630      	mov	r0, r6
 800e4a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4a8:	f000 f83c 	bl	800e524 <_isatty_r>
 800e4ac:	b128      	cbz	r0, 800e4ba <__smakebuf_r+0x70>
 800e4ae:	89a3      	ldrh	r3, [r4, #12]
 800e4b0:	f023 0303 	bic.w	r3, r3, #3
 800e4b4:	f043 0301 	orr.w	r3, r3, #1
 800e4b8:	81a3      	strh	r3, [r4, #12]
 800e4ba:	89a3      	ldrh	r3, [r4, #12]
 800e4bc:	431d      	orrs	r5, r3
 800e4be:	81a5      	strh	r5, [r4, #12]
 800e4c0:	e7cf      	b.n	800e462 <__smakebuf_r+0x18>

0800e4c2 <_raise_r>:
 800e4c2:	291f      	cmp	r1, #31
 800e4c4:	b538      	push	{r3, r4, r5, lr}
 800e4c6:	4605      	mov	r5, r0
 800e4c8:	460c      	mov	r4, r1
 800e4ca:	d904      	bls.n	800e4d6 <_raise_r+0x14>
 800e4cc:	2316      	movs	r3, #22
 800e4ce:	6003      	str	r3, [r0, #0]
 800e4d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e4d4:	bd38      	pop	{r3, r4, r5, pc}
 800e4d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e4d8:	b112      	cbz	r2, 800e4e0 <_raise_r+0x1e>
 800e4da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e4de:	b94b      	cbnz	r3, 800e4f4 <_raise_r+0x32>
 800e4e0:	4628      	mov	r0, r5
 800e4e2:	f000 f841 	bl	800e568 <_getpid_r>
 800e4e6:	4622      	mov	r2, r4
 800e4e8:	4601      	mov	r1, r0
 800e4ea:	4628      	mov	r0, r5
 800e4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4f0:	f000 b828 	b.w	800e544 <_kill_r>
 800e4f4:	2b01      	cmp	r3, #1
 800e4f6:	d00a      	beq.n	800e50e <_raise_r+0x4c>
 800e4f8:	1c59      	adds	r1, r3, #1
 800e4fa:	d103      	bne.n	800e504 <_raise_r+0x42>
 800e4fc:	2316      	movs	r3, #22
 800e4fe:	6003      	str	r3, [r0, #0]
 800e500:	2001      	movs	r0, #1
 800e502:	e7e7      	b.n	800e4d4 <_raise_r+0x12>
 800e504:	2100      	movs	r1, #0
 800e506:	4620      	mov	r0, r4
 800e508:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e50c:	4798      	blx	r3
 800e50e:	2000      	movs	r0, #0
 800e510:	e7e0      	b.n	800e4d4 <_raise_r+0x12>
	...

0800e514 <raise>:
 800e514:	4b02      	ldr	r3, [pc, #8]	@ (800e520 <raise+0xc>)
 800e516:	4601      	mov	r1, r0
 800e518:	6818      	ldr	r0, [r3, #0]
 800e51a:	f7ff bfd2 	b.w	800e4c2 <_raise_r>
 800e51e:	bf00      	nop
 800e520:	20000188 	.word	0x20000188

0800e524 <_isatty_r>:
 800e524:	b538      	push	{r3, r4, r5, lr}
 800e526:	2300      	movs	r3, #0
 800e528:	4d05      	ldr	r5, [pc, #20]	@ (800e540 <_isatty_r+0x1c>)
 800e52a:	4604      	mov	r4, r0
 800e52c:	4608      	mov	r0, r1
 800e52e:	602b      	str	r3, [r5, #0]
 800e530:	f7f3 ffb9 	bl	80024a6 <_isatty>
 800e534:	1c43      	adds	r3, r0, #1
 800e536:	d102      	bne.n	800e53e <_isatty_r+0x1a>
 800e538:	682b      	ldr	r3, [r5, #0]
 800e53a:	b103      	cbz	r3, 800e53e <_isatty_r+0x1a>
 800e53c:	6023      	str	r3, [r4, #0]
 800e53e:	bd38      	pop	{r3, r4, r5, pc}
 800e540:	200017e8 	.word	0x200017e8

0800e544 <_kill_r>:
 800e544:	b538      	push	{r3, r4, r5, lr}
 800e546:	2300      	movs	r3, #0
 800e548:	4d06      	ldr	r5, [pc, #24]	@ (800e564 <_kill_r+0x20>)
 800e54a:	4604      	mov	r4, r0
 800e54c:	4608      	mov	r0, r1
 800e54e:	4611      	mov	r1, r2
 800e550:	602b      	str	r3, [r5, #0]
 800e552:	f7f3 ff3a 	bl	80023ca <_kill>
 800e556:	1c43      	adds	r3, r0, #1
 800e558:	d102      	bne.n	800e560 <_kill_r+0x1c>
 800e55a:	682b      	ldr	r3, [r5, #0]
 800e55c:	b103      	cbz	r3, 800e560 <_kill_r+0x1c>
 800e55e:	6023      	str	r3, [r4, #0]
 800e560:	bd38      	pop	{r3, r4, r5, pc}
 800e562:	bf00      	nop
 800e564:	200017e8 	.word	0x200017e8

0800e568 <_getpid_r>:
 800e568:	f7f3 bf28 	b.w	80023bc <_getpid>

0800e56c <_fstat_r>:
 800e56c:	b538      	push	{r3, r4, r5, lr}
 800e56e:	2300      	movs	r3, #0
 800e570:	4d06      	ldr	r5, [pc, #24]	@ (800e58c <_fstat_r+0x20>)
 800e572:	4604      	mov	r4, r0
 800e574:	4608      	mov	r0, r1
 800e576:	4611      	mov	r1, r2
 800e578:	602b      	str	r3, [r5, #0]
 800e57a:	f7f3 ff85 	bl	8002488 <_fstat>
 800e57e:	1c43      	adds	r3, r0, #1
 800e580:	d102      	bne.n	800e588 <_fstat_r+0x1c>
 800e582:	682b      	ldr	r3, [r5, #0]
 800e584:	b103      	cbz	r3, 800e588 <_fstat_r+0x1c>
 800e586:	6023      	str	r3, [r4, #0]
 800e588:	bd38      	pop	{r3, r4, r5, pc}
 800e58a:	bf00      	nop
 800e58c:	200017e8 	.word	0x200017e8

0800e590 <_init>:
 800e590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e592:	bf00      	nop
 800e594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e596:	bc08      	pop	{r3}
 800e598:	469e      	mov	lr, r3
 800e59a:	4770      	bx	lr

0800e59c <_fini>:
 800e59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e59e:	bf00      	nop
 800e5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5a2:	bc08      	pop	{r3}
 800e5a4:	469e      	mov	lr, r3
 800e5a6:	4770      	bx	lr
