INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/read_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_testbench
