{
  "module_name": "rcar-gen4-cpg.h",
  "hash_id": "60ecb788fcb271962c5ce9a0e320b30045e4b92e89b4ef827a60ac54974bcdbb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/rcar-gen4-cpg.h",
  "human_readable_source": " \n \n\n#ifndef __CLK_RENESAS_RCAR_GEN4_CPG_H__\n#define __CLK_RENESAS_RCAR_GEN4_CPG_H__\n\nenum rcar_gen4_clk_types {\n\tCLK_TYPE_GEN4_MAIN = CLK_TYPE_CUSTOM,\n\tCLK_TYPE_GEN4_PLL1,\n\tCLK_TYPE_GEN4_PLL2,\n\tCLK_TYPE_GEN4_PLL2_VAR,\n\tCLK_TYPE_GEN4_PLL2X_3X,\t \n\tCLK_TYPE_GEN4_PLL3,\n\tCLK_TYPE_GEN4_PLL4,\n\tCLK_TYPE_GEN4_PLL5,\n\tCLK_TYPE_GEN4_PLL6,\n\tCLK_TYPE_GEN4_SDSRC,\n\tCLK_TYPE_GEN4_SDH,\n\tCLK_TYPE_GEN4_SD,\n\tCLK_TYPE_GEN4_MDSEL,\t \n\tCLK_TYPE_GEN4_Z,\n\tCLK_TYPE_GEN4_OSC,\t \n\tCLK_TYPE_GEN4_RPCSRC,\n\tCLK_TYPE_GEN4_RPC,\n\tCLK_TYPE_GEN4_RPCD2,\n\n\t \n\tCLK_TYPE_GEN4_SOC_BASE,\n};\n\n#define DEF_GEN4_SDH(_name, _id, _parent, _offset)\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN4_SDH, _parent, .offset = _offset)\n\n#define DEF_GEN4_SD(_name, _id, _parent, _offset)\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN4_SD, _parent, .offset = _offset)\n\n#define DEF_GEN4_MDSEL(_name, _id, _md, _parent0, _div0, _parent1, _div1) \\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN4_MDSEL,\t\\\n\t\t (_parent0) << 16 | (_parent1),\t\t\\\n\t\t .div = (_div0) << 16 | (_div1), .offset = _md)\n\n#define DEF_GEN4_OSC(_name, _id, _parent, _div)\t\t\\\n\tDEF_BASE(_name, _id, CLK_TYPE_GEN4_OSC, _parent, .div = _div)\n\n#define DEF_GEN4_Z(_name, _id, _type, _parent, _div, _offset)\t\\\n\tDEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)\n\nstruct rcar_gen4_cpg_pll_config {\n\tu8 extal_div;\n\tu8 pll1_mult;\n\tu8 pll1_div;\n\tu8 pll2_mult;\n\tu8 pll2_div;\n\tu8 pll3_mult;\n\tu8 pll3_div;\n\tu8 pll4_mult;\n\tu8 pll4_div;\n\tu8 pll5_mult;\n\tu8 pll5_div;\n\tu8 pll6_mult;\n\tu8 pll6_div;\n\tu8 osc_prediv;\n};\n\n#define CPG_RPCCKCR\t0x874\n#define SD0CKCR1\t0x8a4\n\nstruct clk *rcar_gen4_cpg_clk_register(struct device *dev,\n\tconst struct cpg_core_clk *core, const struct cpg_mssr_info *info,\n\tstruct clk **clks, void __iomem *base,\n\tstruct raw_notifier_head *notifiers);\nint rcar_gen4_cpg_init(const struct rcar_gen4_cpg_pll_config *config,\n\t\t       unsigned int clk_extalr, u32 mode);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}