Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 24 00:35:17 2025
| Host         : LAPTOP-D1CFJ21I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   462 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              78 |           29 |
| No           | No                    | Yes                    |              43 |           37 |
| No           | Yes                   | No                     |             101 |           42 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |              60 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                         Enable Signal                        |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[12]_LDC_i_1_n_0 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[1]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[13]_LDC_i_1_n_0 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[10]_LDC_i_1_n_0 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[0]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[7]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[5]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[4]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[3]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[8]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[9]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[2]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[6]_LDC_i_1_n_0  |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[31]_LDC_i_1_n_0 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/precio_reg[6]_LDC_i_1_n_0                 |                                                              | Inst_FSM/FSM_Master/precio_reg[6]_LDC_i_2_n_0                 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/precio_reg[13]_LDC_i_1_n_0                |                                                              | Inst_FSM/FSM_Master/precio_reg[13]_LDC_i_2_n_0                |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/precio_reg[2]_LDC_i_1_n_0                 |                                                              | Inst_FSM/FSM_Master/FSM_sequential_current_state_reg[1]_0     |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/precio_reg[1]_LDC_i_1_n_0                 |                                                              | Inst_FSM/FSM_Master/precio_reg[1]_LDC_i_2_n_0                 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Master/precio_reg[7]_LDC_i_1_n_0                 |                                                              | Inst_FSM/FSM_Master/precio_reg[7]_LDC_i_2_n_0                 |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Slave/current_state[0]_LDC_i_1_n_0               |                                                              | Inst_FSM/FSM_Slave/current_state[0]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Slave/current_state[1]_LDC_i_1_n_0               |                                                              | Inst_FSM/FSM_Slave/current_state[1]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  Inst_FSM/FSM_Slave/current_state[2]_LDC_i_1_n_0               |                                                              | Inst_FSM/FSM_Slave/current_state[2]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Slave/current_state[0]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/FSM_sequential_current_state_reg[1]_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Slave/current_state[2]_P_i_1_n_0                | Inst_FSM/FSM_Slave/current_state[0]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Slave/current_state[2]_P_i_1_n_0                | Inst_FSM/FSM_Slave/current_state[1]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Slave/current_state[2]_P_i_1_n_0                | Inst_FSM/FSM_Slave/current_state[2]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[1]_LDC_i_2_n_0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[2]_LDC_i_1_n_0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[1]_LDC_i_1_n_0                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Slave/current_state[2]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Slave/current_state[1]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[12]_LDC_i_2_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[12]_LDC_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[6]_LDC_i_2_n_0                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[6]_LDC_i_1_n_0                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[7]_LDC_i_1_n_0                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/precio_reg[7]_LDC_i_2_n_0                 |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/FSM_sequential_current_state_reg[1]_1[0] | Inst_control_display/Inst_entero_bcd/bcd_o[3]_i_3_n_0         |                1 |              3 |         3.00 |
|  Inst_control_display/Inst_entero_bcd/E[0]                     |                                                              |                                                               |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/precio_reg[13]_LDC_n_0                   | Inst_FSM/FSM_Master/precio_reg[13]_LDC_i_2_n_0                |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/precio[13]_P_i_1_n_0                     | Inst_FSM/FSM_Master/precio_reg[13]_LDC_i_1_n_0                |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/FSM_sequential_current_state_reg[1]_1[0] | Inst_FSM/FSM_Master/FSM_sequential_current_state_reg[1]_2     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_control_display/Inst_display/clk_counter[0]_i_1_n_0      |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/i_cantidad_a_devolver[31]_P_i_1_n_0      | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[31]_LDC_i_1_n_0 |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[31]_LDC_n_0    | Inst_FSM/FSM_Master/i_cantidad_a_devolver_reg[31]_LDC_i_2_n_0 |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Master/count                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                 | Inst_FSM/FSM_Master/E[0]                                     |                                                               |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                 |                                                              | Inst_FSM/FSM_Slave/count[0]_i_1_n_0                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                 |                                                              |                                                               |               27 |             80 |         2.96 |
+----------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


