0.7
2020.2
Jun 14 2024
10:04:17
E:/3310Labs/Lab3_342/Lab3_342.sim/sim_1/impl/func/xsim/four_bit_adder_tb_342_func_impl.v,1728024684,verilog,,,,four_bit_adder_342;glbl,,,,,,,,
E:/3310Labs/Lab3_342/Lab3_342.srcs/sim_1/new/four_bit_adder_tb_342.vhd,1728023620,vhdl,,,,four_bit_adder_tb_342,,,,,,,,
