{
  "module_name": "fsl_aud2htx.c",
  "hash_id": "a6d9d753d58fb97e7a3e219a23dc4259fc064e5f55f7898cad5cf65d2dc160b3",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/fsl/fsl_aud2htx.c",
  "human_readable_source": "\n\n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/dmaengine.h>\n#include <linux/module.h>\n#include <linux/of_device.h>\n#include <linux/of_address.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/slab.h>\n#include <linux/time.h>\n#include <linux/pm_qos.h>\n#include <sound/core.h>\n#include <sound/dmaengine_pcm.h>\n#include <sound/pcm_params.h>\n#include <linux/dma-mapping.h>\n\n#include \"fsl_aud2htx.h\"\n#include \"imx-pcm.h\"\n\nstatic int fsl_aud2htx_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\t       struct snd_soc_dai *dai)\n{\n\tstruct fsl_aud2htx *aud2htx = snd_soc_dai_get_drvdata(dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\t\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL,\n\t\t\t\t   AUD2HTX_CTRL_EN, AUD2HTX_CTRL_EN);\n\t\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL_EXT,\n\t\t\t\t   AUD2HTX_CTRE_DE, AUD2HTX_CTRE_DE);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\t\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL_EXT,\n\t\t\t\t   AUD2HTX_CTRE_DE, 0);\n\t\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL,\n\t\t\t\t   AUD2HTX_CTRL_EN, 0);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int fsl_aud2htx_dai_probe(struct snd_soc_dai *cpu_dai)\n{\n\tstruct fsl_aud2htx *aud2htx = dev_get_drvdata(cpu_dai->dev);\n\n\t \n\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL_EXT,\n\t\t\t   AUD2HTX_CTRE_DT_MASK, 0);\n\n\t \n\tregmap_update_bits(aud2htx->regmap, AUD2HTX_IRQ_MASK,\n\t\t\t   AUD2HTX_WM_HIGH_IRQ_MASK |\n\t\t\t   AUD2HTX_WM_LOW_IRQ_MASK |\n\t\t\t   AUD2HTX_OVF_MASK,\n\t\t\t   AUD2HTX_WM_HIGH_IRQ_MASK |\n\t\t\t   AUD2HTX_WM_LOW_IRQ_MASK |\n\t\t\t   AUD2HTX_OVF_MASK);\n\n\t \n\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL_EXT,\n\t\t\t   AUD2HTX_CTRE_WL_MASK,\n\t\t\t   AUD2HTX_WTMK_LOW << AUD2HTX_CTRE_WL_SHIFT);\n\tregmap_update_bits(aud2htx->regmap, AUD2HTX_CTRL_EXT,\n\t\t\t   AUD2HTX_CTRE_WH_MASK,\n\t\t\t   AUD2HTX_WTMK_HIGH << AUD2HTX_CTRE_WH_SHIFT);\n\n\tsnd_soc_dai_init_dma_data(cpu_dai, &aud2htx->dma_params_tx,\n\t\t\t\t  &aud2htx->dma_params_rx);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops fsl_aud2htx_dai_ops = {\n\t.probe\t\t= fsl_aud2htx_dai_probe,\n\t.trigger\t= fsl_aud2htx_trigger,\n};\n\nstatic struct snd_soc_dai_driver fsl_aud2htx_dai = {\n\t.playback = {\n\t\t.stream_name = \"CPU-Playback\",\n\t\t.channels_min = 1,\n\t\t.channels_max = 8,\n\t\t.rates = SNDRV_PCM_RATE_32000 |\n\t\t\t SNDRV_PCM_RATE_44100 |\n\t\t\t SNDRV_PCM_RATE_48000 |\n\t\t\t SNDRV_PCM_RATE_88200 |\n\t\t\t SNDRV_PCM_RATE_96000 |\n\t\t\t SNDRV_PCM_RATE_176400 |\n\t\t\t SNDRV_PCM_RATE_192000,\n\t\t.formats = FSL_AUD2HTX_FORMATS,\n\t},\n\t.ops = &fsl_aud2htx_dai_ops,\n};\n\nstatic const struct snd_soc_component_driver fsl_aud2htx_component = {\n\t.name\t\t\t= \"fsl-aud2htx\",\n\t.legacy_dai_naming\t= 1,\n};\n\nstatic const struct reg_default fsl_aud2htx_reg_defaults[] = {\n\t{AUD2HTX_CTRL,\t\t0x00000000},\n\t{AUD2HTX_CTRL_EXT,\t0x00000000},\n\t{AUD2HTX_WR,\t\t0x00000000},\n\t{AUD2HTX_STATUS,\t0x00000000},\n\t{AUD2HTX_IRQ_NOMASK,\t0x00000000},\n\t{AUD2HTX_IRQ_MASKED,\t0x00000000},\n\t{AUD2HTX_IRQ_MASK,\t0x00000000},\n};\n\nstatic bool fsl_aud2htx_readable_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase AUD2HTX_CTRL:\n\tcase AUD2HTX_CTRL_EXT:\n\tcase AUD2HTX_STATUS:\n\tcase AUD2HTX_IRQ_NOMASK:\n\tcase AUD2HTX_IRQ_MASKED:\n\tcase AUD2HTX_IRQ_MASK:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool fsl_aud2htx_writeable_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase AUD2HTX_CTRL:\n\tcase AUD2HTX_CTRL_EXT:\n\tcase AUD2HTX_WR:\n\tcase AUD2HTX_IRQ_NOMASK:\n\tcase AUD2HTX_IRQ_MASKED:\n\tcase AUD2HTX_IRQ_MASK:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool fsl_aud2htx_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase AUD2HTX_STATUS:\n\tcase AUD2HTX_IRQ_NOMASK:\n\tcase AUD2HTX_IRQ_MASKED:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config fsl_aud2htx_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\n\t.max_register = AUD2HTX_IRQ_MASK,\n\t.reg_defaults = fsl_aud2htx_reg_defaults,\n\t.num_reg_defaults = ARRAY_SIZE(fsl_aud2htx_reg_defaults),\n\t.readable_reg = fsl_aud2htx_readable_reg,\n\t.volatile_reg = fsl_aud2htx_volatile_reg,\n\t.writeable_reg = fsl_aud2htx_writeable_reg,\n\t.cache_type = REGCACHE_RBTREE,\n};\n\nstatic const struct of_device_id fsl_aud2htx_dt_ids[] = {\n\t{ .compatible = \"fsl,imx8mp-aud2htx\",},\n\t{}\n};\nMODULE_DEVICE_TABLE(of, fsl_aud2htx_dt_ids);\n\nstatic irqreturn_t fsl_aud2htx_isr(int irq, void *dev_id)\n{\n\treturn IRQ_HANDLED;\n}\n\nstatic int fsl_aud2htx_probe(struct platform_device *pdev)\n{\n\tstruct fsl_aud2htx *aud2htx;\n\tstruct resource *res;\n\tvoid __iomem *regs;\n\tint ret, irq;\n\n\taud2htx = devm_kzalloc(&pdev->dev, sizeof(*aud2htx), GFP_KERNEL);\n\tif (!aud2htx)\n\t\treturn -ENOMEM;\n\n\taud2htx->pdev = pdev;\n\n\tregs = devm_platform_get_and_ioremap_resource(pdev, 0, &res);\n\tif (IS_ERR(regs))\n\t\treturn PTR_ERR(regs);\n\n\taud2htx->regmap = devm_regmap_init_mmio(&pdev->dev, regs,\n\t\t\t\t\t\t&fsl_aud2htx_regmap_config);\n\tif (IS_ERR(aud2htx->regmap)) {\n\t\tdev_err(&pdev->dev, \"failed to init regmap\");\n\t\treturn PTR_ERR(aud2htx->regmap);\n\t}\n\n\tirq = platform_get_irq(pdev, 0);\n\tif (irq < 0)\n\t\treturn irq;\n\n\tret = devm_request_irq(&pdev->dev, irq, fsl_aud2htx_isr, 0,\n\t\t\t       dev_name(&pdev->dev), aud2htx);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"failed to claim irq %u: %d\\n\", irq, ret);\n\t\treturn ret;\n\t}\n\n\taud2htx->bus_clk = devm_clk_get(&pdev->dev, \"bus\");\n\tif (IS_ERR(aud2htx->bus_clk)) {\n\t\tdev_err(&pdev->dev, \"failed to get mem clock\\n\");\n\t\treturn PTR_ERR(aud2htx->bus_clk);\n\t}\n\n\taud2htx->dma_params_tx.chan_name = \"tx\";\n\taud2htx->dma_params_tx.maxburst = AUD2HTX_MAXBURST;\n\taud2htx->dma_params_tx.addr = res->start + AUD2HTX_WR;\n\n\tplatform_set_drvdata(pdev, aud2htx);\n\tpm_runtime_enable(&pdev->dev);\n\n\tregcache_cache_only(aud2htx->regmap, true);\n\n\t \n\tret = devm_snd_dmaengine_pcm_register(&pdev->dev, NULL, 0);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"failed to pcm register\\n\");\n\t\tpm_runtime_disable(&pdev->dev);\n\t\treturn ret;\n\t}\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &fsl_aud2htx_component,\n\t\t\t\t\t      &fsl_aud2htx_dai, 1);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"failed to register ASoC DAI\\n\");\n\t\tpm_runtime_disable(&pdev->dev);\n\t\treturn ret;\n\t}\n\n\treturn ret;\n}\n\nstatic void fsl_aud2htx_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n}\n\nstatic int __maybe_unused fsl_aud2htx_runtime_suspend(struct device *dev)\n{\n\tstruct fsl_aud2htx *aud2htx = dev_get_drvdata(dev);\n\n\tregcache_cache_only(aud2htx->regmap, true);\n\tclk_disable_unprepare(aud2htx->bus_clk);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused fsl_aud2htx_runtime_resume(struct device *dev)\n{\n\tstruct fsl_aud2htx *aud2htx = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = clk_prepare_enable(aud2htx->bus_clk);\n\tif (ret)\n\t\treturn ret;\n\n\tregcache_cache_only(aud2htx->regmap, false);\n\tregcache_mark_dirty(aud2htx->regmap);\n\tregcache_sync(aud2htx->regmap);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops fsl_aud2htx_pm_ops = {\n\tSET_RUNTIME_PM_OPS(fsl_aud2htx_runtime_suspend,\n\t\t\t   fsl_aud2htx_runtime_resume,\n\t\t\t   NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic struct platform_driver fsl_aud2htx_driver = {\n\t.probe = fsl_aud2htx_probe,\n\t.remove_new = fsl_aud2htx_remove,\n\t.driver = {\n\t\t.name = \"fsl-aud2htx\",\n\t\t.pm = &fsl_aud2htx_pm_ops,\n\t\t.of_match_table = fsl_aud2htx_dt_ids,\n\t},\n};\nmodule_platform_driver(fsl_aud2htx_driver);\n\nMODULE_AUTHOR(\"Shengjiu Wang <Shengjiu.Wang@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP AUD2HTX driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}