

================================================================
== Vitis HLS Report for 'node10'
================================================================
* Date:           Wed Sep 25 12:58:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.876 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  1.722 us|  1.722 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop46_loop47  |      515|      515|         5|          1|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      303|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      180|    -|
|Register             |        -|     -|      787|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      787|      483|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U625  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U626  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U627  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U628  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U629  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U630  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U631  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U632  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln311_fu_228_p2               |         +|   0|  0|  17|          10|           1|
    |ap_condition_298                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln311_fu_222_p2              |      icmp|   0|  0|  18|          10|          11|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |        or|   0|  0|   2|           1|           1|
    |select_ln320_1_fu_278_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_2_fu_285_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_3_fu_292_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_4_fu_299_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_5_fu_306_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_6_fu_313_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_7_fu_320_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln320_fu_271_p3            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 303|          34|         275|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |indvar_flatten_fu_66                  |   9|          2|   10|         20|
    |v193_0_blk_n                          |   9|          2|    1|          2|
    |v193_1_blk_n                          |   9|          2|    1|          2|
    |v193_2_blk_n                          |   9|          2|    1|          2|
    |v193_3_blk_n                          |   9|          2|    1|          2|
    |v193_4_blk_n                          |   9|          2|    1|          2|
    |v193_5_blk_n                          |   9|          2|    1|          2|
    |v193_6_blk_n                          |   9|          2|    1|          2|
    |v193_7_blk_n                          |   9|          2|    1|          2|
    |v195_0_blk_n                          |   9|          2|    1|          2|
    |v195_1_blk_n                          |   9|          2|    1|          2|
    |v195_2_blk_n                          |   9|          2|    1|          2|
    |v195_3_blk_n                          |   9|          2|    1|          2|
    |v195_4_blk_n                          |   9|          2|    1|          2|
    |v195_5_blk_n                          |   9|          2|    1|          2|
    |v195_6_blk_n                          |   9|          2|    1|          2|
    |v195_7_blk_n                          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 180|         40|   38|         76|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_66               |  10|   0|   10|          0|
    |select_ln320_1_reg_431             |  32|   0|   32|          0|
    |select_ln320_2_reg_436             |  32|   0|   32|          0|
    |select_ln320_3_reg_441             |  32|   0|   32|          0|
    |select_ln320_4_reg_446             |  32|   0|   32|          0|
    |select_ln320_5_reg_451             |  32|   0|   32|          0|
    |select_ln320_6_reg_456             |  32|   0|   32|          0|
    |select_ln320_7_reg_461             |  32|   0|   32|          0|
    |select_ln320_reg_426               |  32|   0|   32|          0|
    |v195_0_read_reg_338                |  32|   0|   32|          0|
    |v195_0_read_reg_338_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_1_read_reg_344                |  32|   0|   32|          0|
    |v195_1_read_reg_344_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_2_read_reg_350                |  32|   0|   32|          0|
    |v195_2_read_reg_350_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_3_read_reg_356                |  32|   0|   32|          0|
    |v195_3_read_reg_356_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_4_read_reg_362                |  32|   0|   32|          0|
    |v195_4_read_reg_362_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_5_read_reg_368                |  32|   0|   32|          0|
    |v195_5_read_reg_368_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_6_read_reg_374                |  32|   0|   32|          0|
    |v195_6_read_reg_374_pp0_iter2_reg  |  32|   0|   32|          0|
    |v195_7_read_reg_380                |  32|   0|   32|          0|
    |v195_7_read_reg_380_pp0_iter2_reg  |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 787|   0|  787|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        node10|  return value|
|v195_0_dout            |   in|   32|     ap_fifo|        v195_0|       pointer|
|v195_0_num_data_valid  |   in|   10|     ap_fifo|        v195_0|       pointer|
|v195_0_fifo_cap        |   in|   10|     ap_fifo|        v195_0|       pointer|
|v195_0_empty_n         |   in|    1|     ap_fifo|        v195_0|       pointer|
|v195_0_read            |  out|    1|     ap_fifo|        v195_0|       pointer|
|v195_1_dout            |   in|   32|     ap_fifo|        v195_1|       pointer|
|v195_1_num_data_valid  |   in|   10|     ap_fifo|        v195_1|       pointer|
|v195_1_fifo_cap        |   in|   10|     ap_fifo|        v195_1|       pointer|
|v195_1_empty_n         |   in|    1|     ap_fifo|        v195_1|       pointer|
|v195_1_read            |  out|    1|     ap_fifo|        v195_1|       pointer|
|v195_2_dout            |   in|   32|     ap_fifo|        v195_2|       pointer|
|v195_2_num_data_valid  |   in|   10|     ap_fifo|        v195_2|       pointer|
|v195_2_fifo_cap        |   in|   10|     ap_fifo|        v195_2|       pointer|
|v195_2_empty_n         |   in|    1|     ap_fifo|        v195_2|       pointer|
|v195_2_read            |  out|    1|     ap_fifo|        v195_2|       pointer|
|v195_3_dout            |   in|   32|     ap_fifo|        v195_3|       pointer|
|v195_3_num_data_valid  |   in|   10|     ap_fifo|        v195_3|       pointer|
|v195_3_fifo_cap        |   in|   10|     ap_fifo|        v195_3|       pointer|
|v195_3_empty_n         |   in|    1|     ap_fifo|        v195_3|       pointer|
|v195_3_read            |  out|    1|     ap_fifo|        v195_3|       pointer|
|v195_4_dout            |   in|   32|     ap_fifo|        v195_4|       pointer|
|v195_4_num_data_valid  |   in|   10|     ap_fifo|        v195_4|       pointer|
|v195_4_fifo_cap        |   in|   10|     ap_fifo|        v195_4|       pointer|
|v195_4_empty_n         |   in|    1|     ap_fifo|        v195_4|       pointer|
|v195_4_read            |  out|    1|     ap_fifo|        v195_4|       pointer|
|v195_5_dout            |   in|   32|     ap_fifo|        v195_5|       pointer|
|v195_5_num_data_valid  |   in|   10|     ap_fifo|        v195_5|       pointer|
|v195_5_fifo_cap        |   in|   10|     ap_fifo|        v195_5|       pointer|
|v195_5_empty_n         |   in|    1|     ap_fifo|        v195_5|       pointer|
|v195_5_read            |  out|    1|     ap_fifo|        v195_5|       pointer|
|v195_6_dout            |   in|   32|     ap_fifo|        v195_6|       pointer|
|v195_6_num_data_valid  |   in|   10|     ap_fifo|        v195_6|       pointer|
|v195_6_fifo_cap        |   in|   10|     ap_fifo|        v195_6|       pointer|
|v195_6_empty_n         |   in|    1|     ap_fifo|        v195_6|       pointer|
|v195_6_read            |  out|    1|     ap_fifo|        v195_6|       pointer|
|v195_7_dout            |   in|   32|     ap_fifo|        v195_7|       pointer|
|v195_7_num_data_valid  |   in|   10|     ap_fifo|        v195_7|       pointer|
|v195_7_fifo_cap        |   in|   10|     ap_fifo|        v195_7|       pointer|
|v195_7_empty_n         |   in|    1|     ap_fifo|        v195_7|       pointer|
|v195_7_read            |  out|    1|     ap_fifo|        v195_7|       pointer|
|v193_0_din             |  out|   32|     ap_fifo|        v193_0|       pointer|
|v193_0_num_data_valid  |   in|   10|     ap_fifo|        v193_0|       pointer|
|v193_0_fifo_cap        |   in|   10|     ap_fifo|        v193_0|       pointer|
|v193_0_full_n          |   in|    1|     ap_fifo|        v193_0|       pointer|
|v193_0_write           |  out|    1|     ap_fifo|        v193_0|       pointer|
|v193_1_din             |  out|   32|     ap_fifo|        v193_1|       pointer|
|v193_1_num_data_valid  |   in|   10|     ap_fifo|        v193_1|       pointer|
|v193_1_fifo_cap        |   in|   10|     ap_fifo|        v193_1|       pointer|
|v193_1_full_n          |   in|    1|     ap_fifo|        v193_1|       pointer|
|v193_1_write           |  out|    1|     ap_fifo|        v193_1|       pointer|
|v193_2_din             |  out|   32|     ap_fifo|        v193_2|       pointer|
|v193_2_num_data_valid  |   in|   10|     ap_fifo|        v193_2|       pointer|
|v193_2_fifo_cap        |   in|   10|     ap_fifo|        v193_2|       pointer|
|v193_2_full_n          |   in|    1|     ap_fifo|        v193_2|       pointer|
|v193_2_write           |  out|    1|     ap_fifo|        v193_2|       pointer|
|v193_3_din             |  out|   32|     ap_fifo|        v193_3|       pointer|
|v193_3_num_data_valid  |   in|   10|     ap_fifo|        v193_3|       pointer|
|v193_3_fifo_cap        |   in|   10|     ap_fifo|        v193_3|       pointer|
|v193_3_full_n          |   in|    1|     ap_fifo|        v193_3|       pointer|
|v193_3_write           |  out|    1|     ap_fifo|        v193_3|       pointer|
|v193_4_din             |  out|   32|     ap_fifo|        v193_4|       pointer|
|v193_4_num_data_valid  |   in|   10|     ap_fifo|        v193_4|       pointer|
|v193_4_fifo_cap        |   in|   10|     ap_fifo|        v193_4|       pointer|
|v193_4_full_n          |   in|    1|     ap_fifo|        v193_4|       pointer|
|v193_4_write           |  out|    1|     ap_fifo|        v193_4|       pointer|
|v193_5_din             |  out|   32|     ap_fifo|        v193_5|       pointer|
|v193_5_num_data_valid  |   in|   10|     ap_fifo|        v193_5|       pointer|
|v193_5_fifo_cap        |   in|   10|     ap_fifo|        v193_5|       pointer|
|v193_5_full_n          |   in|    1|     ap_fifo|        v193_5|       pointer|
|v193_5_write           |  out|    1|     ap_fifo|        v193_5|       pointer|
|v193_6_din             |  out|   32|     ap_fifo|        v193_6|       pointer|
|v193_6_num_data_valid  |   in|   10|     ap_fifo|        v193_6|       pointer|
|v193_6_fifo_cap        |   in|   10|     ap_fifo|        v193_6|       pointer|
|v193_6_full_n          |   in|    1|     ap_fifo|        v193_6|       pointer|
|v193_6_write           |  out|    1|     ap_fifo|        v193_6|       pointer|
|v193_7_din             |  out|   32|     ap_fifo|        v193_7|       pointer|
|v193_7_num_data_valid  |   in|   10|     ap_fifo|        v193_7|       pointer|
|v193_7_fifo_cap        |   in|   10|     ap_fifo|        v193_7|       pointer|
|v193_7_full_n          |   in|    1|     ap_fifo|        v193_7|       pointer|
|v193_7_write           |  out|    1|     ap_fifo|        v193_7|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

