{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582101067449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582101067463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 00:31:07 2020 " "Processing started: Wed Feb 19 00:31:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582101067463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101067463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101067463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1582101068119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582101068119 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting an identifier (\"logic\" is a reserved keyword ) DE1_SoC.sv(51) " "Verilog HDL syntax error at DE1_SoC.sv(51) near text: \"logic\";  expecting an identifier (\"logic\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/DE1_SoC.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1582101076382 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Tug_Testbench DE1_SoC.sv(49) " "Ignored design unit \"Tug_Testbench\" at DE1_SoC.sv(49) due to previous errors" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/DE1_SoC.sv" 49 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1582101076383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userin.sv 2 2 " "Found 2 design units, including 2 entities, in source file userin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UserIn " "Found entity 1: UserIn" {  } { { "UserIn.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/UserIn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076386 ""} { "Info" "ISGN_ENTITY_NAME" "2 UserIn_testbench " "Found entity 2: UserIn_testbench" {  } { { "UserIn.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/UserIn.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.sv 2 2 " "Found 2 design units, including 2 entities, in source file victory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Victory " "Found entity 1: Victory" {  } { { "Victory.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Victory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076389 ""} { "Info" "ISGN_ENTITY_NAME" "2 Victory_testbench " "Found entity 2: Victory_testbench" {  } { { "Victory.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Victory.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.sv 3 3 " "Found 3 design units, including 3 entities, in source file light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Light " "Found entity 1: Light" {  } { { "Light.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076392 ""} { "Info" "ISGN_ENTITY_NAME" "2 CenterLight_testbench " "Found entity 2: CenterLight_testbench" {  } { { "Light.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Light.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076392 ""} { "Info" "ISGN_ENTITY_NAME" "3 NormalLight_testbench " "Found entity 3: NormalLight_testbench" {  } { { "Light.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Light.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cryst/OneDrive/Desktop/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/cryst/OneDrive/Desktop/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582101076530 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 19 00:31:16 2020 " "Processing ended: Wed Feb 19 00:31:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582101076530 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582101076530 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582101076530 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076530 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101077140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582101067449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582101067463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 00:31:07 2020 " "Processing started: Wed Feb 19 00:31:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582101067463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101067463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101067463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1582101068119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582101068119 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"logic\";  expecting an identifier (\"logic\" is a reserved keyword ) DE1_SoC.sv(51) " "Verilog HDL syntax error at DE1_SoC.sv(51) near text: \"logic\";  expecting an identifier (\"logic\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/DE1_SoC.sv" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1582101076382 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Tug_Testbench DE1_SoC.sv(49) " "Ignored design unit \"Tug_Testbench\" at DE1_SoC.sv(49) due to previous errors" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/DE1_SoC.sv" 49 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1582101076383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userin.sv 2 2 " "Found 2 design units, including 2 entities, in source file userin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UserIn " "Found entity 1: UserIn" {  } { { "UserIn.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/UserIn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076386 ""} { "Info" "ISGN_ENTITY_NAME" "2 UserIn_testbench " "Found entity 2: UserIn_testbench" {  } { { "UserIn.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/UserIn.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.sv 2 2 " "Found 2 design units, including 2 entities, in source file victory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Victory " "Found entity 1: Victory" {  } { { "Victory.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Victory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076389 ""} { "Info" "ISGN_ENTITY_NAME" "2 Victory_testbench " "Found entity 2: Victory_testbench" {  } { { "Victory.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Victory.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.sv 3 3 " "Found 3 design units, including 3 entities, in source file light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Light " "Found entity 1: Light" {  } { { "Light.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076392 ""} { "Info" "ISGN_ENTITY_NAME" "2 CenterLight_testbench " "Found entity 2: CenterLight_testbench" {  } { { "Light.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Light.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076392 ""} { "Info" "ISGN_ENTITY_NAME" "3 NormalLight_testbench " "Found entity 3: NormalLight_testbench" {  } { { "Light.sv" "" { Text "C:/Users/cryst/OneDrive/Desktop/lab6/Light.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582101076392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cryst/OneDrive/Desktop/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/cryst/OneDrive/Desktop/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076425 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582101076530 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 19 00:31:16 2020 " "Processing ended: Wed Feb 19 00:31:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582101076530 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582101076530 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582101076530 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582101076530 ""}
