 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : FIFO
Version: O-2018.06-SP5-1
Date   : Fri Nov 19 16:47:33 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U3938/Y (CLKBUFX2TS)                     0.20       1.58 r
  U4034/Y (CLKBUFX2TS)                     0.21       1.79 r
  U4055/Y (AOI22X1TS)                      0.14       1.93 f
  U4056/Y (NAND4XLTS)                      0.19       2.12 r
  U4057/Y (NOR4XLTS)                       0.17       2.28 f
  U1799/Y (AOI22X1TS)                      0.44       2.73 r
  U1816/Y (BUFX20TS)                       0.76       3.49 r
  Q[15] (out)                              0.00       3.49 r
  data arrival time                                   3.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.49
  -----------------------------------------------------------
  slack (MET)                                        16.46


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U3938/Y (CLKBUFX2TS)                     0.20       1.58 r
  U4034/Y (CLKBUFX2TS)                     0.21       1.79 r
  U4096/Y (AOI22X1TS)                      0.14       1.93 f
  U4097/Y (NAND4XLTS)                      0.19       2.12 r
  U4098/Y (NOR4XLTS)                       0.17       2.28 f
  U1798/Y (AOI22X1TS)                      0.44       2.73 r
  U1817/Y (BUFX20TS)                       0.76       3.49 r
  Q[14] (out)                              0.00       3.49 r
  data arrival time                                   3.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.49
  -----------------------------------------------------------
  slack (MET)                                        16.46


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4265/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4327/Y (AOI22X1TS)                      0.14       1.91 f
  U4328/Y (NAND4XLTS)                      0.19       2.10 r
  U4329/Y (NOR4XLTS)                       0.17       2.26 f
  U1787/Y (AOI22X1TS)                      0.44       2.71 r
  U1821/Y (BUFX20TS)                       0.76       3.46 r
  Q[11] (out)                              0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4265/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4286/Y (AOI22X1TS)                      0.14       1.91 f
  U4287/Y (NAND4XLTS)                      0.19       2.10 r
  U4288/Y (NOR4XLTS)                       0.17       2.26 f
  U1795/Y (AOI22X1TS)                      0.44       2.71 r
  U1820/Y (BUFX20TS)                       0.76       3.46 r
  Q[10] (out)                              0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4151/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4213/Y (AOI22X1TS)                      0.14       1.91 f
  U4214/Y (NAND4XLTS)                      0.19       2.10 r
  U4215/Y (NOR4XLTS)                       0.17       2.26 f
  U1794/Y (AOI22X1TS)                      0.44       2.71 r
  U1819/Y (BUFX20TS)                       0.76       3.46 r
  Q[9] (out)                               0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4151/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4172/Y (AOI22X1TS)                      0.14       1.91 f
  U4173/Y (NAND4XLTS)                      0.19       2.10 r
  U4174/Y (NOR4XLTS)                       0.17       2.26 f
  U1786/Y (AOI22X1TS)                      0.44       2.71 r
  U1818/Y (BUFX20TS)                       0.76       3.46 r
  Q[8] (out)                               0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4493/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4555/Y (AOI22X1TS)                      0.14       1.91 f
  U4556/Y (NAND4XLTS)                      0.19       2.10 r
  U4557/Y (NOR4XLTS)                       0.17       2.26 f
  U1793/Y (AOI22X1TS)                      0.44       2.71 r
  U1825/Y (BUFX20TS)                       0.76       3.46 r
  Q[7] (out)                               0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4493/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4514/Y (AOI22X1TS)                      0.14       1.91 f
  U4515/Y (NAND4XLTS)                      0.19       2.10 r
  U4516/Y (NOR4XLTS)                       0.17       2.26 f
  U1785/Y (AOI22X1TS)                      0.44       2.71 r
  U1824/Y (BUFX20TS)                       0.76       3.46 r
  Q[6] (out)                               0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4379/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4441/Y (AOI22X1TS)                      0.14       1.91 f
  U4442/Y (NAND4XLTS)                      0.19       2.10 r
  U4443/Y (NOR4XLTS)                       0.17       2.26 f
  U1792/Y (AOI22X1TS)                      0.44       2.71 r
  U1823/Y (BUFX20TS)                       0.76       3.46 r
  Q[5] (out)                               0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1846/Y (INVX2TS)                        0.24       0.85 f
  U1858/Y (NOR2XLTS)                       0.27       1.12 r
  U3797/Y (CLKBUFX2TS)                     0.27       1.38 r
  U4150/Y (CLKBUFX2TS)                     0.18       1.57 r
  U4379/Y (CLKBUFX2TS)                     0.20       1.77 r
  U4400/Y (AOI22X1TS)                      0.14       1.91 f
  U4401/Y (NAND4XLTS)                      0.19       2.10 r
  U4402/Y (NOR4XLTS)                       0.17       2.26 f
  U1791/Y (AOI22X1TS)                      0.44       2.71 r
  U1822/Y (BUFX20TS)                       0.76       3.46 r
  Q[4] (out)                               0.00       3.46 r
  data arrival time                                   3.46

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                        16.49


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1847/Y (INVX2TS)                        0.24       0.85 f
  U3672/Y (NOR2XLTS)                       0.27       1.12 r
  U3673/Y (CLKBUFX2TS)                     0.26       1.38 r
  U3674/Y (CLKBUFX2TS)                     0.18       1.56 r
  U3794/Y (CLKBUFX2TS)                     0.20       1.76 r
  U3818/Y (AOI22X1TS)                      0.14       1.90 f
  U3820/Y (NAND4XLTS)                      0.18       2.08 r
  U3821/Y (NOR4XLTS)                       0.17       2.25 f
  U1790/Y (AOI22X1TS)                      0.44       2.69 r
  U1812/Y (BUFX20TS)                       0.76       3.45 r
  Q[3] (out)                               0.00       3.45 r
  data arrival time                                   3.45

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                        16.50


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1847/Y (INVX2TS)                        0.24       0.85 f
  U3672/Y (NOR2XLTS)                       0.27       1.12 r
  U3673/Y (CLKBUFX2TS)                     0.26       1.38 r
  U3674/Y (CLKBUFX2TS)                     0.18       1.56 r
  U3794/Y (CLKBUFX2TS)                     0.20       1.76 r
  U3859/Y (AOI22X1TS)                      0.14       1.90 f
  U3861/Y (NAND4XLTS)                      0.18       2.08 r
  U3862/Y (NOR4XLTS)                       0.17       2.25 f
  U1789/Y (AOI22X1TS)                      0.44       2.69 r
  U1813/Y (BUFX20TS)                       0.76       3.45 r
  Q[2] (out)                               0.00       3.45 r
  data arrival time                                   3.45

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                        16.50


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1847/Y (INVX2TS)                        0.24       0.85 f
  U3672/Y (NOR2XLTS)                       0.27       1.12 r
  U3673/Y (CLKBUFX2TS)                     0.26       1.38 r
  U3674/Y (CLKBUFX2TS)                     0.18       1.56 r
  U3675/Y (CLKBUFX2TS)                     0.20       1.76 r
  U3743/Y (AOI22X1TS)                      0.14       1.90 f
  U3745/Y (NAND4XLTS)                      0.18       2.08 r
  U1770/Y (NOR4XLTS)                       0.17       2.25 f
  U1852/Y (AOI22X1TS)                      0.44       2.69 r
  U1851/Y (BUFX20TS)                       0.76       3.45 r
  Q[1] (out)                               0.00       3.45 r
  data arrival time                                   3.45

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                        16.50


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1847/Y (INVX2TS)                        0.24       0.85 f
  U1856/Y (NOR2XLTS)                       0.27       1.12 r
  U3658/Y (CLKBUFX2TS)                     0.26       1.38 r
  U3659/Y (CLKBUFX2TS)                     0.18       1.56 r
  U3908/Y (CLKBUFX2TS)                     0.20       1.76 r
  U3935/Y (AOI22X1TS)                      0.14       1.90 f
  U3940/Y (NAND4XLTS)                      0.15       2.06 r
  U3941/Y (NOR4XLTS)                       0.17       2.22 f
  U1796/Y (AOI22X1TS)                      0.44       2.67 r
  U1814/Y (BUFX20TS)                       0.76       3.43 r
  Q[13] (out)                              0.00       3.43 r
  data arrival time                                   3.43

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                        16.52


  Startpoint: Addr[1] (input port clocked by clk)
  Endpoint: Q[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  Addr[1] (in)                             0.03       0.08 f
  U1827/Y (INVX2TS)                        0.07       0.15 r
  U1828/Y (INVX2TS)                        0.06       0.21 f
  U1797/Y (NOR2XLTS)                       0.40       0.61 r
  U1847/Y (INVX2TS)                        0.24       0.85 f
  U1856/Y (NOR2XLTS)                       0.27       1.12 r
  U3658/Y (CLKBUFX2TS)                     0.26       1.38 r
  U3659/Y (CLKBUFX2TS)                     0.18       1.56 r
  U3908/Y (CLKBUFX2TS)                     0.20       1.76 r
  U3977/Y (AOI22X1TS)                      0.14       1.90 f
  U3981/Y (NAND4XLTS)                      0.15       2.06 r
  U3982/Y (NOR4XLTS)                       0.17       2.22 f
  U1788/Y (AOI22X1TS)                      0.44       2.67 r
  U1815/Y (BUFX20TS)                       0.76       3.43 r
  Q[12] (out)                              0.00       3.43 r
  data arrival time                                   3.43

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (MET)                                        16.52


  Startpoint: Addr[0] (input port clocked by clk)
  Endpoint: Q[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  Addr[0] (in)                             0.04       0.09 r
  U1829/Y (INVX2TS)                        0.07       0.17 f
  U1830/Y (INVX2TS)                        0.07       0.24 r
  U3622/Y (NAND2BXLTS)                     0.22       0.46 r
  U1843/Y (INVX2TS)                        0.12       0.58 f
  U1844/Y (INVX2TS)                        0.08       0.66 r
  U3650/Y (NOR2XLTS)                       0.10       0.76 f
  U3651/Y (CLKBUFX2TS)                     0.23       0.99 f
  U3652/Y (CLKBUFX2TS)                     0.23       1.22 f
  U3653/Y (CLKBUFX2TS)                     0.26       1.48 f
  U3654/Y (AOI22X1TS)                      0.24       1.72 r
  U3655/Y (NAND4XLTS)                      0.22       1.94 f
  U3683/Y (NOR4XLTS)                       0.45       2.39 r
  U1853/Y (NAND2X1TS)                      0.23       2.62 f
  U1768/Y (CLKAND2X2TS)                    0.28       2.90 f
  U1826/Y (BUFX20TS)                       0.47       3.37 f
  Q[0] (out)                               0.00       3.37 f
  data arrival time                                   3.37

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  output external delay                   -0.05      19.95
  data required time                                 19.95
  -----------------------------------------------------------
  data required time                                 19.95
  data arrival time                                  -3.37
  -----------------------------------------------------------
  slack (MET)                                        16.58


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3463/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3475/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3428/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3477/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3428/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3478/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3428/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3479/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3480/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3481/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3480/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3483/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3480/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3484/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3480/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3485/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3486/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3487/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3486/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3489/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3486/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3490/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3486/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3491/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3434/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3492/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3434/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3493/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3434/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3435/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_21__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3434/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3497/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_21__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_21__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3501/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3502/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3501/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3504/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3501/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3505/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3501/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3506/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3507/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3508/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3507/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3510/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3507/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3511/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3507/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3512/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3513/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3514/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3513/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3516/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3513/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3517/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3513/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3518/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3495/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3519/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3495/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3520/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3495/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3496/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_23__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3494/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3495/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3524/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_23__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_23__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3357/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3358/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3357/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3541/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3357/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3542/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3357/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3538/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3533/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3540/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3533/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3539/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3533/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3534/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3533/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3536/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3522/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3535/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3522/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3523/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3522/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3531/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3522/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3530/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3525/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3529/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3525/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3528/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3525/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3527/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_27__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3356/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3525/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3526/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_27__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_27__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3473/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3500/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3473/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3499/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3473/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3498/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3473/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3474/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3468/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3472/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3468/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3471/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3468/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3470/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3468/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3469/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3463/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3466/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3463/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3465/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3463/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3464/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3457/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3462/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3457/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3460/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3457/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3459/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3456/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3457/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3458/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_31__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3454/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3455/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_31__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_31__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3454/Y (CLKBUFX2TS)                     0.22       1.76 f
  U4580/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3454/Y (CLKBUFX2TS)                     0.22       1.76 f
  U4579/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3454/Y (CLKBUFX2TS)                     0.22       1.76 f
  U4578/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3449/Y (CLKBUFX2TS)                     0.22       1.76 f
  U4577/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3449/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3452/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3449/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3451/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3449/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3450/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3443/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3448/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3443/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3446/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3443/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3445/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3443/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3444/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3437/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3442/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3437/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3440/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3437/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3439/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3436/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3437/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3438/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_32__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_51__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3351/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3431/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_51__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_51__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3351/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3430/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_51__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3351/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3352/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3351/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3426/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3421/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3425/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3421/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3424/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3421/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3423/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3421/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3422/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3415/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3420/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3415/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3418/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3415/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3417/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3415/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3416/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3409/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3414/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3409/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3412/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3409/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3411/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3350/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3409/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3410/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3403/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3408/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_53__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3403/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3406/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_53__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_53__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3403/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3405/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3403/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3404/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3398/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3402/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3398/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3401/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3398/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3400/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3398/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3399/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3392/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3397/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3392/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3396/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3392/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3394/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3392/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3393/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3386/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3391/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3386/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3390/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3386/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3388/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3385/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3386/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3387/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3379/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3384/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_55__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3379/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3383/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_55__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_55__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3379/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3381/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3379/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3380/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3374/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3378/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3374/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3377/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3374/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3376/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3374/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3375/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3368/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3373/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3368/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3371/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3368/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3370/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3368/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3369/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3362/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3367/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3362/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3365/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3362/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3364/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3361/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3362/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3363/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3334/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3360/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_57__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3334/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3337/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_57__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_57__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3334/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3336/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3334/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3335/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3328/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3333/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3328/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3347/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3328/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3346/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3328/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3329/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3325/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3327/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3325/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3326/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3325/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3331/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3325/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3330/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3341/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3345/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3341/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3344/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3341/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3343/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3323/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3324/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3341/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3342/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3309/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3340/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_59__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3309/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3311/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_59__0_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_59__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3309/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3310/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__15_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3309/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3319/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__14_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3306/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3317/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__13_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3306/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3308/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__12_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3306/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3307/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__11_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3306/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3339/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__10_/D (DFFQX1TS)           0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3315/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3338/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__9_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3315/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3316/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__8_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3315/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3321/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__7_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3315/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3320/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__6_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3313/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3314/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__5_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3313/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3355/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__4_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3313/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3354/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__3_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3305/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3313/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3353/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__2_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_61__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3427/Y (CLKBUFX2TS)                     0.23       1.54 f
  U3428/Y (CLKBUFX2TS)                     0.22       1.76 f
  U3429/Y (AO22XLTS)                       0.49       2.25 f
  array_reg_61__1_/D (DFFQX1TS)            0.00       2.25 f
  data arrival time                                   2.25

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.25
  -----------------------------------------------------------
  slack (MET)                                        17.42


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3146/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3298/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3209/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3297/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3209/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3277/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3209/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3276/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3270/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3274/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3270/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3273/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3270/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3272/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_16__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3270/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3271/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_16__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3257/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3263/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_18__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3257/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3262/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_18__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3257/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3261/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_18__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3257/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3258/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_18__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3240/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3244/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3240/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3243/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3240/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3242/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3240/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3241/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3234/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3239/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3234/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3238/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3234/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3237/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3234/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3235/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3229/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3233/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3229/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3232/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3229/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3231/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3229/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3230/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_20__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_22__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3150/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3220/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_22__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_22__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3150/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3219/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_22__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_22__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3150/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3218/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_22__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3252/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3253/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_28__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3158/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3251/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3158/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3250/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3158/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3249/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3227/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3248/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3227/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3246/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3227/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3245/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3227/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3228/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3221/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3226/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3221/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3224/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3221/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3223/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3221/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3222/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3213/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3217/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3213/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3215/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3213/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3214/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3213/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3259/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_30__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3187/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3212/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_30__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_30__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3195/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3254/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3195/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3255/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3195/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3256/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3286/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3287/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3286/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3288/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3286/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3289/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3286/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3290/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3252/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3291/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3252/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3292/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3252/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3293/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3264/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3285/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3264/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3296/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3264/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3265/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3264/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3266/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3183/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3267/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_34__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3183/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3268/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_34__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_34__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3161/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3278/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3161/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3279/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3280/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3281/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3280/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3282/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3280/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3283/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3280/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3303/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3294/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3300/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3294/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3301/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3294/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3299/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3294/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3295/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_36__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3092/Y (CLKBUFX2TS)                     0.22       1.63 f
  U4573/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_38__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3092/Y (CLKBUFX2TS)                     0.22       1.63 f
  U4572/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_38__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3092/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3106/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_38__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3092/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3093/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_38__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3094/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3095/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_38__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3094/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3096/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_38__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3209/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3210/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3119/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3120/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3119/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3122/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3119/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3123/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3119/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3124/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3125/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3126/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3125/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3128/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3125/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3130/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3125/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3131/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3132/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3133/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3132/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3136/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3132/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3137/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3132/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3138/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3094/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3139/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_40__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3091/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3094/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3141/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_40__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3161/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3162/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3161/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3163/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3164/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3165/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3164/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3167/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3164/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3168/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3160/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3164/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3169/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3171/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3172/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3171/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3174/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3171/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3175/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3171/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3176/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3177/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3178/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3177/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3180/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3177/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3181/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3177/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3182/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3183/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3184/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_42__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3170/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3183/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3185/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_42__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_42__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3195/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3196/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3197/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3198/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3197/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3199/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3197/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3201/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3194/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3197/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3202/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3203/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3204/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3203/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3205/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3203/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3207/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3203/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3208/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3074/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3075/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3074/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3193/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3074/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3192/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3074/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3191/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3187/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3190/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3187/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3189/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_44__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3073/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3187/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3188/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_44__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_44__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_46__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3158/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3159/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_46__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_46__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3153/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3157/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_46__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_46__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3153/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3156/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_46__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_46__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3153/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3155/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_46__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_46__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U3072/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3152/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3153/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3154/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_46__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3150/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3151/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3146/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3149/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3146/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3148/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3146/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3147/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3116/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3144/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3116/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3143/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3116/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3142/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3116/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3117/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3110/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3114/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3110/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3113/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3110/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3112/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3109/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3110/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3111/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3081/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3107/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3081/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3084/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3081/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3083/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_50__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3080/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3081/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3082/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_50__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_50__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3087/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3089/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__15_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3087/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3088/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__14_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3087/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3098/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__13_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3087/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3097/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__12_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3101/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3105/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__11_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3101/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3104/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__10_/D (DFFQX1TS)           0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3101/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3103/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__9_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3101/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3102/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__8_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3069/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3099/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__7_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3069/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3070/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__6_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3069/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3071/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__5_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3068/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3069/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3129/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__4_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3077/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3118/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__3_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3077/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3085/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__2_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3077/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3078/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__1_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_52__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U3076/Y (CLKBUFX2TS)                     0.23       1.41 f
  U3077/Y (CLKBUFX2TS)                     0.22       1.63 f
  U3302/Y (AO22XLTS)                       0.49       2.12 f
  array_reg_52__0_/D (DFFQX1TS)            0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_52__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                        17.55


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2860/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2861/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_3__15_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2852/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2869/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2852/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2868/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2852/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2853/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2852/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2901/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2848/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2854/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2848/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2849/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2848/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2850/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2848/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2866/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2863/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2874/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2863/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2864/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2863/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2865/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2863/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2878/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2860/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2867/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2860/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2879/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2847/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2860/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2900/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_15__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2881/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2882/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2881/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2884/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2881/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2885/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2881/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2886/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2858/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2887/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2858/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2888/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2858/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2889/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2858/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2859/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2875/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2876/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2875/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2877/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2875/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2890/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2875/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2891/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2872/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2873/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2872/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2897/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2872/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2898/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_25__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2857/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2872/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2899/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_25__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_25__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3028/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3029/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3028/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3031/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3028/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3032/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3028/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3033/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3034/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3035/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3034/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3037/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3034/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3038/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3034/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3039/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3040/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3041/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3040/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3065/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3040/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3061/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3040/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3062/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3044/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3063/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3044/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3066/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3044/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3045/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_29__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3027/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3044/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3046/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_29__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_29__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2957/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2971/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_33__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2957/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2960/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2957/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2959/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2957/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2958/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2940/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2945/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2940/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2943/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2940/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2942/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2940/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2941/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2935/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2939/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2935/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2937/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2935/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2936/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2935/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3019/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2928/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2933/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2928/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2931/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2928/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2930/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2927/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2928/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2929/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_35__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2911/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2926/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_35__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_35__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2911/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2914/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2911/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2913/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2354/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2910/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2911/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2912/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2905/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2909/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2905/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2908/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2905/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2907/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2904/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2905/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2906/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_37__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2917/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2934/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_37__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2917/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2918/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2917/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2919/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2917/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2920/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2921/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2922/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2921/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2924/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2921/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2946/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2921/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2947/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2948/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2949/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2948/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2951/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2948/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2952/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2948/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2953/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2954/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2955/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2954/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2956/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2954/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2961/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_39__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2903/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2916/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2954/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2962/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_39__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2894/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2965/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2894/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2968/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2894/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2970/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2973/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2974/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2973/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2976/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2973/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2977/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2973/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2978/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2979/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2980/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2979/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2981/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2979/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2984/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2979/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2986/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2987/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2988/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2987/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2989/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2987/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2990/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2987/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2992/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_41__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2994/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2995/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_41__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_41__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2994/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2996/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2994/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2997/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2994/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2999/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3000/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3001/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3000/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3003/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3000/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3004/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3000/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3005/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3006/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3007/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3006/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3008/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3006/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3009/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3006/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3010/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3011/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3012/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3011/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3013/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3011/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3014/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2993/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3011/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3015/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_43__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3017/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3018/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_43__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_43__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3017/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3050/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__15_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3017/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3051/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__14_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3017/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3052/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__13_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3048/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3053/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__12_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3048/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3049/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__11_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3048/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3056/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__10_/D (DFFQX1TS)           0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3048/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3057/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__9_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3042/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3058/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__8_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3042/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3059/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__7_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3042/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3054/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__6_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3042/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3043/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__5_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3021/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3022/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__4_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3021/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3023/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__3_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3021/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3024/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__2_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U3016/Y (CLKBUFX2TS)                     0.23       1.30 f
  U3021/Y (CLKBUFX2TS)                     0.22       1.52 f
  U3064/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_45__1_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_63__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2846/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2893/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2894/Y (CLKBUFX2TS)                     0.22       1.52 f
  U2895/Y (AO22XLTS)                       0.49       2.01 f
  array_reg_63__0_/D (DFFQX1TS)            0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                        17.65


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2832/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2833/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__15_/D (DFFQX1TS)            0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2822/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2830/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__14_/D (DFFQX1TS)            0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2822/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2823/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__13_/D (DFFQX1TS)            0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2822/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2837/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__12_/D (DFFQX1TS)            0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2822/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2839/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__11_/D (DFFQX1TS)            0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2832/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2838/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__10_/D (DFFQX1TS)            0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2832/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2842/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__9_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2825/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2835/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__8_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2832/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2843/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__7_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2825/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2844/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__6_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2825/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2826/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__5_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2828/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2834/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__4_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2828/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2840/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__3_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2825/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2841/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__2_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2828/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2829/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__1_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2821/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2828/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2831/Y (AO22XLTS)                       0.47       2.00 f
  array_reg_0__0_/D (DFFQX1TS)             0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_0__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                        17.67


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2706/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2716/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_2__1_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2706/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2712/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_2__0_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2736/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2737/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__15_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2736/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2738/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__14_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2736/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2741/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__13_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2736/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2799/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__12_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2789/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2816/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__11_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2789/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2817/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__10_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2789/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2791/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__9_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2789/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2815/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__8_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2810/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2814/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__7_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2810/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2813/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__6_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2810/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2812/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__5_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2735/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2810/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2820/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__4_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2803/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2804/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2819/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__3_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2803/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2804/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2807/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__2_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2803/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2804/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2806/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__1_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2803/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2804/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2805/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_4__0_/D (DFFQX1TS)             0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_4__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2763/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2764/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2802/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_10__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2763/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2797/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2801/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_10__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2763/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2797/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2809/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_10__13_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2763/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2797/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2808/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_10__12_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2763/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2797/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2798/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_10__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2795/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2796/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2770/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2794/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2772/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2793/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__9_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2787/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2792/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__8_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2787/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2788/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__5_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2766/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2785/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__3_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2766/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2768/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__1_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2766/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2767/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_12__0_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2760/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2762/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2760/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2761/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2756/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2757/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__13_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2749/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2753/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2749/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2752/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__10_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2749/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2751/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__9_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2749/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2750/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__8_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2695/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2748/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__7_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2695/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2697/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__6_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2695/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2786/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__5_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2695/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2743/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__4_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2744/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2745/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2746/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__3_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2744/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2745/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2747/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__2_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2744/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2745/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2758/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__1_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2744/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2745/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2759/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_14__0_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2775/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2776/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2775/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2777/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2775/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2778/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__13_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2775/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2780/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__12_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2781/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2782/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2781/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2818/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__10_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2781/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2783/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__9_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_16__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2774/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2781/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2784/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_16__8_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_16__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_26__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2685/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2715/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_26__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_36__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2772/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2773/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_36__5_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_36__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2769/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2770/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2771/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_36__4_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_40__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2763/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2764/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2765/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_40__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_40__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2691/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2734/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2691/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2733/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2726/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2731/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__13_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2726/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2730/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__12_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2726/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2729/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2726/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2728/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__10_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2720/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2725/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__9_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2720/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2724/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__8_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2720/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2723/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__7_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2720/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2722/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__6_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2699/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2719/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__5_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2699/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2710/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__4_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2699/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2709/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__3_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2706/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2707/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__1_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_54__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2706/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2714/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_54__0_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2698/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2699/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2700/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_56__1_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2691/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2717/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_56__0_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2679/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2713/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2679/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2711/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2679/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2680/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__13_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2688/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2708/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__12_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2688/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2690/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__11_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2688/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2703/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__10_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2688/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2704/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__9_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2681/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2682/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__8_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2681/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2702/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__7_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2681/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2701/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__6_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2685/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2687/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_58__0_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_60__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2685/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2718/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_60__15_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_60__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2683/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2684/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2685/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2694/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_60__14_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_60__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2681/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2705/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_60__13_/D (DFFQX1TS)           0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_62__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2554/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2678/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2691/Y (CLKBUFX2TS)                     0.22       1.53 f
  U2693/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_62__1_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_62__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2754/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2755/Y (CLKBUFX2TS)                     0.23       1.30 f
  U2756/Y (CLKBUFX2TS)                     0.22       1.53 f
  U4558/Y (AO22XLTS)                       0.43       1.95 f
  array_reg_62__0_/D (DFFQX1TS)            0.00       1.95 f
  data arrival time                                   1.95

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                        17.71


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2643/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2670/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2635/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2637/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__13_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2635/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2636/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2635/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2663/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2657/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2658/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2654/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2671/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2651/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2664/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2651/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2652/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_12__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_12__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_14__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2600/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2620/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2621/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_14__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_14__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2504/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2505/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__11_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2504/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2512/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2504/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2572/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__9_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2504/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2535/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__8_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2510/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2583/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2510/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2530/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2510/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2523/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__5_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2510/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2511/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2508/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2529/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2508/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2513/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2508/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2509/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__1_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_18__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2508/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2519/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_18__0_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_18__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2500/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2548/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_20__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2500/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2549/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_20__14_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2500/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2550/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_20__13_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_20__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2499/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2500/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2501/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_20__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_20__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2516/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2584/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2516/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2585/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__11_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2516/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2586/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2516/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2517/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__9_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2520/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2528/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__8_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2520/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2521/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2520/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2542/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2520/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2543/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__5_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2531/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2544/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2531/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2545/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2531/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2546/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2531/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2532/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__1_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_24__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2533/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2534/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_24__0_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2580/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4581/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2580/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2581/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__14_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2580/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2582/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__13_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2552/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2553/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2552/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2559/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2552/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2560/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__9_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2561/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2562/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__8_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2561/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2593/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2561/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2592/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2561/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2571/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__5_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2565/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2570/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2565/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2568/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2565/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2567/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2565/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2566/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__1_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_26__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2539/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2564/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_26__0_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_26__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2539/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2574/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_28__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2539/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2573/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_28__14_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2538/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2539/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2540/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_28__13_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2575/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2576/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_36__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2575/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2577/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_36__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2556/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2578/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_36__1_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_36__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2556/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2557/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_36__0_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_36__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2556/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2588/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2556/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2589/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__14_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2526/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2590/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__13_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2526/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2591/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2526/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2527/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__11_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2526/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2594/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2595/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2596/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__9_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2595/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2597/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__8_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2595/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4575/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_38__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2525/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2595/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4574/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_38__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_38__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2579/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2580/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2666/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2668/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2677/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2668/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2672/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__5_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2668/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2676/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2084/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2667/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2668/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2669/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2533/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2659/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2533/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2661/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__1_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_48__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2045/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2498/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2515/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2533/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2665/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_48__0_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_54__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2674/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2675/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_54__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_54__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2624/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2625/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2626/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__11_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2654/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2655/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2638/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2653/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__9_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2638/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2639/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__8_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2638/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2649/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2643/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2648/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2605/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2647/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__5_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2643/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2646/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2605/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2645/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2642/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2643/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2644/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2605/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2640/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__1_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_60__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2604/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2605/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2606/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_60__0_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2600/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2601/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2603/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__15_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2600/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2601/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2602/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__14_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2628/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2632/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__13_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2628/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2631/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__12_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2628/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2630/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__11_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2628/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2629/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__10_/D (DFFQX1TS)           0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2616/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2622/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__9_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2616/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2619/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__8_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2616/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2618/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__7_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2616/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2617/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__6_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2610/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2614/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__5_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2610/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2613/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__4_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2610/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2612/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__3_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_62__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2599/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2609/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2610/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2611/Y (AO22XLTS)                       0.49       1.89 f
  array_reg_62__2_/D (DFFQX1TS)            0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_62__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                        17.78


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2393/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2394/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__15_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2393/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2395/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__14_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2393/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2397/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__13_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2398/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2399/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__12_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2398/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2400/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__11_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2398/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2401/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__10_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2398/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2402/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__9_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2403/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2404/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__8_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2403/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2406/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__7_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2403/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2407/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__6_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2392/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2403/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2408/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__5_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2410/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2411/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__4_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2410/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2412/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__3_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2410/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2413/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__2_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2410/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2414/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__1_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2415/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2416/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_1__0_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_1__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2415/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2417/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__14_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2415/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2418/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__13_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2419/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2420/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__12_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2419/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2422/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__11_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2419/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2423/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__10_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2419/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2424/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__9_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2425/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2426/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__8_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2425/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2427/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__7_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2425/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2428/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__6_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2409/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2425/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2429/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_3__5_/D (DFFQX1TS)             0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2431/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2432/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__7_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2431/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2433/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__6_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2431/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2483/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__5_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2431/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2485/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__4_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2486/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2487/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__3_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2486/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2494/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__2_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_33__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2430/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2486/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2489/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_33__1_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2346/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2359/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2360/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__12_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2346/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2347/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2351/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__11_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2346/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2347/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2349/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__10_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2346/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2347/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2350/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__9_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2346/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2347/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2358/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__8_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2352/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2353/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2356/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__7_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2352/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2353/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2357/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__6_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_37__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2352/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2353/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2366/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_37__5_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_37__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_39__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2342/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2345/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_39__0_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_39__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2361/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2362/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2363/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__15_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2337/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2364/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__14_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2337/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2365/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__13_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2337/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2339/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__12_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2337/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2443/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__11_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2452/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2453/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__10_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2452/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2477/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__9_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2452/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2496/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__8_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2452/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2468/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__7_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2478/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2479/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__6_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2478/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2491/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__5_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2478/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2481/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__4_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2478/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2488/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__3_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2492/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2493/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__2_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2492/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2495/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__1_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_47__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2492/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4570/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_47__0_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_47__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2336/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2492/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4567/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__15_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2461/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4566/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__14_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2461/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4565/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__13_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2461/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2490/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__12_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2461/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2462/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__11_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2457/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2482/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__10_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2457/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2459/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__9_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2457/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4563/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__8_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2475/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4562/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__7_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2475/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4561/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__6_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2475/Y (CLKBUFX2TS)                     0.22       1.40 f
  U4560/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__5_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2475/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2476/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__4_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2469/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2474/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__3_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2469/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2473/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__2_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2469/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2472/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__1_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_49__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2456/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2469/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2470/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_49__0_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_49__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2335/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2464/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2465/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2466/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__15_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2450/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2463/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__14_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2450/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2455/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__13_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2450/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2460/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__12_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2450/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2451/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__11_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2444/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2449/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__10_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2444/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2448/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__9_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2444/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2446/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__8_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2444/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2445/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__7_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2438/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2442/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__6_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2438/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2441/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__5_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2438/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2440/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__4_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2438/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2439/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__3_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_51__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2434/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2435/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2437/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_51__2_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_51__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_61__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2077/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2078/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2389/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2390/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2391/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_61__0_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_61__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2378/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2387/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2388/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__15_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2378/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2379/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2386/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__14_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2378/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2379/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2385/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__13_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2378/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2379/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2384/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__12_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2377/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2378/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2379/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2382/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__11_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2372/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2376/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__10_/D (DFFQX1TS)           0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2372/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2375/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__9_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2372/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2374/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__8_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2372/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2373/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__7_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2367/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2371/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__6_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2367/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2370/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__5_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2367/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2369/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__4_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_63__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U2181/Y (CLKBUFX2TS)                     0.23       0.71 f
  U2340/Y (CLKBUFX2TS)                     0.23       0.94 f
  U2341/Y (CLKBUFX2TS)                     0.23       1.17 f
  U2367/Y (CLKBUFX2TS)                     0.22       1.40 f
  U2368/Y (AO22XLTS)                       0.43       1.82 f
  array_reg_63__3_/D (DFFQX1TS)            0.00       1.82 f
  data arrival time                                   1.82

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.82
  -----------------------------------------------------------
  slack (MET)                                        17.84


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2230/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2271/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2272/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_3__4_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2230/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2231/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2270/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_3__3_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2230/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2231/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2269/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_3__2_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2230/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2231/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2268/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_3__1_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2230/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2231/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2232/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_3__0_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_3__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2199/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2200/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__15_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2196/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2198/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__14_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2196/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2197/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__13_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2190/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2194/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__12_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2190/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2193/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__11_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2190/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2192/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__10_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2190/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2191/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__9_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2184/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2188/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__8_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2184/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2187/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__7_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2184/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2186/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__6_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2184/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2185/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__5_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2176/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2180/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__4_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2176/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2179/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__3_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2176/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2178/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__2_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2176/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2177/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__1_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2172/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2173/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_5__0_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_5__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2132/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2153/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__15_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2132/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2133/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__14_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2132/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2201/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__13_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2135/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2146/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__12_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2135/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2161/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__11_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2135/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2160/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__10_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2135/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2136/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__9_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2149/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2152/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__8_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2149/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2151/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__7_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2149/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2150/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__6_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2149/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2203/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__5_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2144/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2147/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__4_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2144/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2171/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__3_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2144/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2145/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__2_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2141/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2142/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__1_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2167/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2168/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_7__0_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_7__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2131/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2132/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2169/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__15_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2164/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2170/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__14_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2164/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2165/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__13_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2164/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2202/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__12_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2164/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2223/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__11_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2224/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2225/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__10_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2224/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2227/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__9_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2224/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2228/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__8_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2224/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2229/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__7_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2233/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2234/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__6_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2233/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2237/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__5_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2233/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2273/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__4_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2233/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2274/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__3_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2172/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2275/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__2_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2172/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2277/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__1_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2163/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2172/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2278/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_9__0_/D (DFFQX1TS)             0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_9__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2196/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2289/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__15_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2175/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2196/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2290/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__14_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2292/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2293/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__13_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2292/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2294/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__12_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2292/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2295/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__11_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2292/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2296/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__10_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2298/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2299/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__9_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2298/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2300/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__8_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2298/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2301/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__7_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2298/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2302/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__6_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2141/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2304/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__5_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2141/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2309/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__4_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2141/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2310/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__3_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2199/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2311/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__2_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2199/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2312/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__1_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2140/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2199/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2313/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_11__0_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_11__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_15__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2230/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2333/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2334/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_15__15_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_15__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2307/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2308/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__15_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2287/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2330/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__14_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2307/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2329/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__13_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2307/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2328/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__12_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2323/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2327/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__11_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2287/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2326/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__10_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2323/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2324/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__9_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2262/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2322/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__8_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2315/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2321/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__7_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2319/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2320/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__6_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2315/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2317/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__5_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2315/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2316/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__4_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2280/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2314/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__3_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2284/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2285/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__2_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2280/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2282/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__1_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_17__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2279/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2280/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2281/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_17__0_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_17__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2240/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2241/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__15_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2240/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2242/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__14_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2240/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2244/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__13_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2167/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2245/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__12_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2246/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2247/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__11_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2167/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2248/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__10_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2246/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2250/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__9_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2240/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2251/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__8_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2252/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2253/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__7_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2252/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2257/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__6_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2246/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2260/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__5_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2262/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2263/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__4_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2262/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2264/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__3_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2246/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2266/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__2_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2130/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2166/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2252/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2286/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__1_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_19__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2287/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2288/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_19__0_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_19__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_32__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2217/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2222/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_32__0_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_32__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2217/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2220/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__15_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2217/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2219/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__14_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2217/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2218/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__13_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2211/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2216/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__12_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2211/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2214/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__11_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2211/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2213/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__10_/D (DFFQX1TS)           0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2211/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2212/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__9_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_33__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2207/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2208/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2209/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2210/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_33__8_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_33__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_45__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2156/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2157/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2158/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2159/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_45__0_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_45__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_63__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2287/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2332/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_63__2_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_63__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1894/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2139/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2261/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2319/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2331/Y (AO22XLTS)                       0.49       1.78 f
  array_reg_63__1_/D (DFFQX1TS)            0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_63__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                        17.89


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1989/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2039/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__15_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1989/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2038/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__14_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2032/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2037/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__13_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2032/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2036/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__12_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2032/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2034/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__11_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2032/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2033/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__10_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2026/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2031/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__9_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2026/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2029/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__8_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2026/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2028/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__7_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2026/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2027/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__6_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2019/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2025/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__5_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2019/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2023/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__4_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2019/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2022/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__3_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2019/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2021/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_2__2_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_2__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1962/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1971/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_6__15_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1962/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1963/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_6__14_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1962/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2015/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_6__13_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1962/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1977/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_6__12_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1949/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2091/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2092/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__15_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__15_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1949/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1950/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2090/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__14_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__14_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1949/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1950/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2089/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__13_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__13_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1949/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1950/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2088/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__12_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__12_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1949/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1950/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1953/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__11_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1955/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1975/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__10_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1955/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1956/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__9_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1955/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1969/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__8_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1955/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1976/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__7_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1972/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1992/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__6_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1972/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1974/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__5_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1972/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1987/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__4_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1972/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1986/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__3_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1964/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1968/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__2_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1964/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2049/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__1_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1948/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1954/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1964/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1967/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_8__0_/D (DFFQX1TS)             0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_8__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1981/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1984/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__10_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1981/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1985/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__9_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1981/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2012/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__8_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1981/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2014/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__7_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2017/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2018/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__6_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2017/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2040/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__5_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2017/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2041/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__4_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2017/Y (CLKBUFX2TS)                     0.22       1.29 f
  U4582/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__3_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2076/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2080/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__2_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2076/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2081/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__1_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1979/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1980/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2076/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2082/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_10__0_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_10__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2043/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2044/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2048/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__12_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2043/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2044/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2050/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__11_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2052/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2053/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__10_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2052/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2054/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__9_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2052/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2056/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__8_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2052/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2057/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__7_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2058/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2059/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__6_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2058/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2060/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__5_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2058/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2062/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__4_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2058/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2075/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__3_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2100/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2101/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__2_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2100/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2102/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__1_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_22__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2100/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2104/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_22__0_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_22__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_24__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2100/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2105/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_24__15_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_24__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2109/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2110/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_24__14_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_24__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2042/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2051/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2109/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2111/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_24__13_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_24__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2116/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2117/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__10_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2095/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2126/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__9_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2095/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2119/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__8_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2095/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2097/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__7_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2095/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2098/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__6_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1959/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2094/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__5_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1959/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2099/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__4_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1959/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2125/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__3_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1958/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1959/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1960/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_46__2_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2083/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2118/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__14_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2083/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2086/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__13_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2083/Y (CLKBUFX2TS)                     0.22       1.29 f
  U4569/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__12_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2112/Y (CLKBUFX2TS)                     0.22       1.29 f
  U4568/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__11_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2112/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2115/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__10_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2112/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2114/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__9_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2120/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2121/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2122/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2124/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__8_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_48__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2120/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2121/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2122/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2123/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_48__7_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_48__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1989/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1991/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__15_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1988/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1989/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2005/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__14_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1994/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1995/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__13_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1994/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1996/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__12_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1994/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1998/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__11_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U1994/Y (CLKBUFX2TS)                     0.22       1.29 f
  U1999/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__10_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2000/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2001/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__9_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2000/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2002/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__8_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2000/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2004/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__7_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2000/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2016/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__6_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2006/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2007/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__5_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2006/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2008/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__4_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2006/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2010/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__3_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_56__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1993/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2006/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2011/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_56__2_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_56__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2064/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2065/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2068/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_58__5_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2064/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2065/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2070/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_58__4_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2064/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2065/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2071/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_58__3_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2064/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2065/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2072/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_58__2_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_58__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1978/Y (CLKBUFX2TS)                     0.24       0.61 f
  U2063/Y (CLKBUFX2TS)                     0.23       0.84 f
  U2064/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2073/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2074/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_58__1_/D (DFFQX1TS)            0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_58__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_60__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1957/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1961/Y (CLKBUFX2TS)                     0.23       1.07 f
  U2106/Y (CLKBUFX2TS)                     0.22       1.29 f
  U2108/Y (AO22XLTS)                       0.43       1.72 f
  array_reg_60__12_/D (DFFQX1TS)           0.00       1.72 f
  data arrival time                                   1.72

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_60__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        17.95


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1931/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1932/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__11_/D (DFFQX1TS)            0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__11_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1927/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1947/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__10_/D (DFFQX1TS)            0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__10_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1927/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1928/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__9_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__9_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1927/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1933/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__8_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__8_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1927/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1930/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__7_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__7_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1924/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1929/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__6_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__6_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1924/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1925/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__5_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__5_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1924/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1941/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__4_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__4_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1923/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1924/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1940/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__3_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__3_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1942/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1943/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1944/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__2_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__2_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1942/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1943/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1945/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__1_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__1_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1867/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1922/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1942/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1943/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1946/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_6__0_/D (DFFQX1TS)             0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_6__0_/CK (DFFQX1TS)            0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1935/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1936/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_28__11_/D (DFFQX1TS)           0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1935/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1937/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_28__10_/D (DFFQX1TS)           0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_28__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1881/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1882/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1934/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1935/Y (CLKBUFX2TS)                     0.22       1.16 f
  U1938/Y (AO22XLTS)                       0.49       1.65 f
  array_reg_28__9_/D (DFFQX1TS)            0.00       1.65 f
  data arrival time                                   1.65

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                        18.01


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1893/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1897/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__15_/D (DFFQX1TS)           0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__15_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1893/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1900/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__14_/D (DFFQX1TS)           0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__14_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1898/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1899/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__13_/D (DFFQX1TS)           0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__13_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1898/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1915/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__12_/D (DFFQX1TS)           0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__12_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1898/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1916/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__11_/D (DFFQX1TS)           0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__11_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1898/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1920/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__10_/D (DFFQX1TS)           0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__10_/CK (DFFQX1TS)          0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1912/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1914/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__9_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__9_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1912/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1918/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__8_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1912/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1917/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__7_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1892/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1912/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1919/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__6_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1901/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1902/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1907/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__5_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1901/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1902/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1906/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__4_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1901/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1902/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1904/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__3_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1901/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1902/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1910/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__2_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1901/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1908/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1909/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__1_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: R (input port clocked by clk)
  Endpoint: array_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  R (in)                                   0.04       0.09 r
  U1866/Y (NOR2XLTS)                       0.14       0.23 f
  U1890/Y (CLKBUFX2TS)                     0.25       0.48 f
  U1891/Y (CLKBUFX2TS)                     0.23       0.71 f
  U1901/Y (CLKBUFX2TS)                     0.23       0.94 f
  U1908/Y (CLKBUFX2TS)                     0.22       1.17 f
  U1911/Y (AO22XLTS)                       0.43       1.59 f
  array_reg_13__0_/D (DFFQX1TS)            0.00       1.59 f
  data arrival time                                   1.59

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_13__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                        18.08


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1880/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1884/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__8_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__8_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1885/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1886/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__7_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__7_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1885/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1887/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__6_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__6_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1885/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1888/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__5_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__5_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1885/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1889/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__4_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__4_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1874/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1877/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__3_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__3_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1874/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1878/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__2_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__2_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1874/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1879/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__1_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_28__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1872/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1873/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1874/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1875/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_28__0_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_28__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1864/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1865/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1871/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_46__1_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__1_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


  Startpoint: E (input port clocked by clk)
  Endpoint: array_reg_46__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  E (in)                                   0.02       0.07 f
  U1862/Y (NOR2BX1TS)                      0.29       0.36 f
  U1863/Y (CLKBUFX2TS)                     0.24       0.61 f
  U1864/Y (CLKBUFX2TS)                     0.23       0.84 f
  U1865/Y (CLKBUFX2TS)                     0.22       1.06 f
  U1870/Y (AO22XLTS)                       0.43       1.49 f
  array_reg_46__0_/D (DFFQX1TS)            0.00       1.49 f
  data arrival time                                   1.49

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  array_reg_46__0_/CK (DFFQX1TS)           0.00      20.00 r
  library setup time                      -0.33      19.67
  data required time                                 19.67
  -----------------------------------------------------------
  data required time                                 19.67
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                        18.18


1
