
05.TIMER_DHT11_ULTRASONIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dd8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  08007f88  08007f88  00017f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800818c  0800818c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800818c  0800818c  0001818c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008194  08008194  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008194  08008194  00018194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008198  08008198  00018198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800819c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00000c9c  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000d10  20000d10  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a95a  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032b7  00000000  00000000  0003a9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001608  00000000  00000000  0003dcb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014d8  00000000  00000000  0003f2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000271de  00000000  00000000  00040798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a2e2  00000000  00000000  00067976  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e70fc  00000000  00000000  00081c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00168d54  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000068f0  00000000  00000000  00168da4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007f70 	.word	0x08007f70

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08007f70 	.word	0x08007f70

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <DHT11_processing>:
	}

}
int dht11time = 150;
void DHT11_processing(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	char DHT11_lcd_buff[20];

	if(TIM10_10ms_counter >= dht11time)
 8000d86:	4b21      	ldr	r3, [pc, #132]	; (8000e0c <DHT11_processing+0x8c>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b21      	ldr	r3, [pc, #132]	; (8000e10 <DHT11_processing+0x90>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	db37      	blt.n	8000e02 <DHT11_processing+0x82>
	{
		TIM10_10ms_counter = 0;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <DHT11_processing+0x8c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
		DHT11_trriger();
 8000d98:	f000 f854 	bl	8000e44 <DHT11_trriger>
		DHT11_DataLine_Input();
 8000d9c:	f000 f868 	bl	8000e70 <DHT11_DataLine_Input>
		DHT11_dumi_read();
 8000da0:	f000 f8d6 	bl	8000f50 <DHT11_dumi_read>

		i_RH = DHT11_rx_Data();
 8000da4:	f000 f89e 	bl	8000ee4 <DHT11_rx_Data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75fb      	strb	r3, [r7, #23]
		d_RH = DHT11_rx_Data();
 8000dac:	f000 f89a 	bl	8000ee4 <DHT11_rx_Data>
 8000db0:	4603      	mov	r3, r0
 8000db2:	75bb      	strb	r3, [r7, #22]
		i_Tmp = DHT11_rx_Data();
 8000db4:	f000 f896 	bl	8000ee4 <DHT11_rx_Data>
 8000db8:	4603      	mov	r3, r0
 8000dba:	757b      	strb	r3, [r7, #21]
		d_Tmp = DHT11_rx_Data();
 8000dbc:	f000 f892 	bl	8000ee4 <DHT11_rx_Data>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	753b      	strb	r3, [r7, #20]

		DHT11_DataLine_Output();
 8000dc4:	f000 f870 	bl	8000ea8 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4811      	ldr	r0, [pc, #68]	; (8000e14 <DHT11_processing+0x94>)
 8000dce:	f002 f9ef 	bl	80031b0 <HAL_GPIO_WritePin>
		printf("[Tmp]%d\n",(int)i_Tmp);
 8000dd2:	7d7b      	ldrb	r3, [r7, #21]
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4810      	ldr	r0, [pc, #64]	; (8000e18 <DHT11_processing+0x98>)
 8000dd8:	f005 feea 	bl	8006bb0 <iprintf>
		printf("[Wet]%d\n",(int)i_RH);
 8000ddc:	7dfb      	ldrb	r3, [r7, #23]
 8000dde:	4619      	mov	r1, r3
 8000de0:	480e      	ldr	r0, [pc, #56]	; (8000e1c <DHT11_processing+0x9c>)
 8000de2:	f005 fee5 	bl	8006bb0 <iprintf>
		sprintf(DHT11_lcd_buff,"Tmp:%d Wet:%d",(int)i_Tmp,(int)i_RH);
 8000de6:	7d7a      	ldrb	r2, [r7, #21]
 8000de8:	7dfb      	ldrb	r3, [r7, #23]
 8000dea:	4638      	mov	r0, r7
 8000dec:	490c      	ldr	r1, [pc, #48]	; (8000e20 <DHT11_processing+0xa0>)
 8000dee:	f005 ff6d 	bl	8006ccc <siprintf>
		move_cursor(0,0);
 8000df2:	2100      	movs	r1, #0
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 f95f 	bl	80010b8 <move_cursor>
		lcd_string(DHT11_lcd_buff);
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 f946 	bl	800108e <lcd_string>
	}
}
 8000e02:	bf00      	nop
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000980 	.word	0x20000980
 8000e10:	20000000 	.word	0x20000000
 8000e14:	40020000 	.word	0x40020000
 8000e18:	08007f98 	.word	0x08007f98
 8000e1c:	08007fa4 	.word	0x08007fa4
 8000e20:	08007fb0 	.word	0x08007fb0

08000e24 <DHT11_Init>:
void DHT11_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	4804      	ldr	r0, [pc, #16]	; (8000e40 <DHT11_Init+0x1c>)
 8000e2e:	f002 f9bf 	bl	80031b0 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000e32:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e36:	f001 fb07 	bl	8002448 <HAL_Delay>
	return;
 8000e3a:	bf00      	nop
}
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40020000 	.word	0x40020000

08000e44 <DHT11_trriger>:


void DHT11_trriger(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2101      	movs	r1, #1
 8000e4c:	4807      	ldr	r0, [pc, #28]	; (8000e6c <DHT11_trriger+0x28>)
 8000e4e:	f002 f9af 	bl	80031b0 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000e52:	2014      	movs	r0, #20
 8000e54:	f001 faf8 	bl	8002448 <HAL_Delay>
	
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	4803      	ldr	r0, [pc, #12]	; (8000e6c <DHT11_trriger+0x28>)
 8000e5e:	f002 f9a7 	bl	80031b0 <HAL_GPIO_WritePin>
	delay_us(7);
 8000e62:	2007      	movs	r0, #7
 8000e64:	f000 f96e 	bl	8001144 <delay_us>
	return;
 8000e68:	bf00      	nop
}
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40020000 	.word	0x40020000

08000e70 <DHT11_DataLine_Input>:


void DHT11_DataLine_Input(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000e84:	2301      	movs	r3, #1
 8000e86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;			//Change Output to Input
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	4619      	mov	r1, r3
 8000e94:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <DHT11_DataLine_Input+0x34>)
 8000e96:	f001 ffc7 	bl	8002e28 <HAL_GPIO_Init>
	
	return;
 8000e9a:	bf00      	nop
}
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <DHT11_DataLine_Output>:


void DHT11_DataLine_Output(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;			//Change Input to Output 
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4803      	ldr	r0, [pc, #12]	; (8000ee0 <DHT11_DataLine_Output+0x38>)
 8000ed2:	f001 ffa9 	bl	8002e28 <HAL_GPIO_Init>
	
	return;
 8000ed6:	bf00      	nop
}
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40020000 	.word	0x40020000

08000ee4 <DHT11_rx_Data>:


uint8_t DHT11_rx_Data(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	71fb      	strb	r3, [r7, #7]
	
	for(int i = 0; i < 8; i++)
 8000eee:	2300      	movs	r3, #0
 8000ef0:	603b      	str	r3, [r7, #0]
 8000ef2:	e023      	b.n	8000f3c <DHT11_rx_Data+0x58>
	{
		//when Input Data == 0
		while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000ef4:	bf00      	nop
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4814      	ldr	r0, [pc, #80]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000efa:	f002 f941 	bl	8003180 <HAL_GPIO_ReadPin>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d0f8      	beq.n	8000ef6 <DHT11_rx_Data+0x12>
#if 1
		delay_us(40);
 8000f04:	2028      	movs	r0, #40	; 0x28
 8000f06:	f000 f91d 	bl	8001144 <delay_us>
#else  // org
		delay_us(16);
#endif
		rx_data<<=1;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	71fb      	strb	r3, [r7, #7]
		
		//when Input Data == 1
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000f10:	2101      	movs	r1, #1
 8000f12:	480e      	ldr	r0, [pc, #56]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000f14:	f002 f934 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d003      	beq.n	8000f26 <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	71fb      	strb	r3, [r7, #7]
		}
		while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f26:	bf00      	nop
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <DHT11_rx_Data+0x68>)
 8000f2c:	f002 f928 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d0f8      	beq.n	8000f28 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	603b      	str	r3, [r7, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	ddd8      	ble.n	8000ef4 <DHT11_rx_Data+0x10>
	}
	return rx_data;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40020000 	.word	0x40020000

08000f50 <DHT11_dumi_read>:


void DHT11_dumi_read(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f54:	bf00      	nop
 8000f56:	2101      	movs	r1, #1
 8000f58:	480b      	ldr	r0, [pc, #44]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f5a:	f002 f911 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d0f8      	beq.n	8000f56 <DHT11_dumi_read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f64:	bf00      	nop
 8000f66:	2101      	movs	r1, #1
 8000f68:	4807      	ldr	r0, [pc, #28]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f6a:	f002 f909 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d0f8      	beq.n	8000f66 <DHT11_dumi_read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f74:	bf00      	nop
 8000f76:	2101      	movs	r1, #1
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <DHT11_dumi_read+0x38>)
 8000f7a:	f002 f901 	bl	8003180 <HAL_GPIO_ReadPin>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d0f8      	beq.n	8000f76 <DHT11_dumi_read+0x26>
	return;
 8000f84:	bf00      	nop
}
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40020000 	.word	0x40020000

08000f8c <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af02      	add	r7, sp, #8
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	f023 030f 	bic.w	r3, r3, #15
 8000f9c:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	011b      	lsls	r3, r3, #4
 8000fa2:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	f043 030c 	orr.w	r3, r3, #12
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	f043 0308 	orr.w	r3, r3, #8
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000fb8:	7bbb      	ldrb	r3, [r7, #14]
 8000fba:	f043 030c 	orr.w	r3, r3, #12
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000fc2:	7bbb      	ldrb	r3, [r7, #14]
 8000fc4:	f043 0308 	orr.w	r3, r3, #8
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000fcc:	bf00      	nop
 8000fce:	f107 0208 	add.w	r2, r7, #8
 8000fd2:	2364      	movs	r3, #100	; 0x64
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2304      	movs	r3, #4
 8000fd8:	214e      	movs	r1, #78	; 0x4e
 8000fda:	4805      	ldr	r0, [pc, #20]	; (8000ff0 <lcd_command+0x64>)
 8000fdc:	f002 fa46 	bl	800346c <HAL_I2C_Master_Transmit>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1f3      	bne.n	8000fce <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000fe6:	bf00      	nop
}
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200002b8 	.word	0x200002b8

08000ff4 <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	f023 030f 	bic.w	r3, r3, #15
 8001004:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	011b      	lsls	r3, r3, #4
 800100a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	f043 030d 	orr.w	r3, r3, #13
 8001012:	b2db      	uxtb	r3, r3
 8001014:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	f043 0309 	orr.w	r3, r3, #9
 800101c:	b2db      	uxtb	r3, r3
 800101e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8001020:	7bbb      	ldrb	r3, [r7, #14]
 8001022:	f043 030d 	orr.w	r3, r3, #13
 8001026:	b2db      	uxtb	r3, r3
 8001028:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 800102a:	7bbb      	ldrb	r3, [r7, #14]
 800102c:	f043 0309 	orr.w	r3, r3, #9
 8001030:	b2db      	uxtb	r3, r3
 8001032:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001034:	bf00      	nop
 8001036:	f107 0208 	add.w	r2, r7, #8
 800103a:	2364      	movs	r3, #100	; 0x64
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2304      	movs	r3, #4
 8001040:	214e      	movs	r1, #78	; 0x4e
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <lcd_data+0x64>)
 8001044:	f002 fa12 	bl	800346c <HAL_I2C_Master_Transmit>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d1f3      	bne.n	8001036 <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800104e:	bf00      	nop
}
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200002b8 	.word	0x200002b8

0800105c <i2c_lcd_init>:
// lcd 
void i2c_lcd_init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 8001060:	2033      	movs	r0, #51	; 0x33
 8001062:	f7ff ff93 	bl	8000f8c <lcd_command>
	lcd_command(0x32);
 8001066:	2032      	movs	r0, #50	; 0x32
 8001068:	f7ff ff90 	bl	8000f8c <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 800106c:	2028      	movs	r0, #40	; 0x28
 800106e:	f7ff ff8d 	bl	8000f8c <lcd_command>
	lcd_command(DISPLAY_ON);
 8001072:	200c      	movs	r0, #12
 8001074:	f7ff ff8a 	bl	8000f8c <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8001078:	2006      	movs	r0, #6
 800107a:	f7ff ff87 	bl	8000f8c <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 800107e:	2001      	movs	r0, #1
 8001080:	f7ff ff84 	bl	8000f8c <lcd_command>
	HAL_Delay(2);
 8001084:	2002      	movs	r0, #2
 8001086:	f001 f9df 	bl	8002448 <HAL_Delay>
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}

0800108e <lcd_string>:

// null   string LCD 
void lcd_string(uint8_t *str)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
	while(*str)
 8001096:	e006      	b.n	80010a6 <lcd_string+0x18>
	{
		lcd_data(*str++);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	1c5a      	adds	r2, r3, #1
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ffa7 	bl	8000ff4 <lcd_data>
	while(*str)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f4      	bne.n	8001098 <lcd_string+0xa>
	}
}
 80010ae:	bf00      	nop
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <move_cursor>:

//  ,col   
void move_cursor(uint8_t row, uint8_t column)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	460a      	mov	r2, r1
 80010c2:	71fb      	strb	r3, [r7, #7]
 80010c4:	4613      	mov	r3, r2
 80010c6:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	019b      	lsls	r3, r3, #6
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	79bb      	ldrb	r3, [r7, #6]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff ff56 	bl	8000f8c <lcd_command>
	return;
 80010e0:	bf00      	nop
}
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm32f4xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_count = 0; //volatile : disable optimize
void HAL_SYSTICK_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	t1ms_count++;
 80010ec:	4b04      	ldr	r3, [pc, #16]	; (8001100 <HAL_SYSTICK_Handler+0x18>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	3301      	adds	r3, #1
 80010f2:	4a03      	ldr	r2, [pc, #12]	; (8001100 <HAL_SYSTICK_Handler+0x18>)
 80010f4:	6013      	str	r3, [r2, #0]
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	2000097c 	.word	0x2000097c

08001104 <HAL_TIM_PeriodElapsedCallback>:

volatile int TIM10_10ms_counter = 0;
volatile int TIM10_10ms_ultrasonic = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM10)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a09      	ldr	r2, [pc, #36]	; (8001138 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d109      	bne.n	800112a <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  TIM10_10ms_counter++; // 10ms timer counter
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	4a07      	ldr	r2, [pc, #28]	; (800113c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800111e:	6013      	str	r3, [r2, #0]
	  TIM10_10ms_ultrasonic++; //timer for ultrasonic tirgger
 8001120:	4b07      	ldr	r3, [pc, #28]	; (8001140 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	3301      	adds	r3, #1
 8001126:	4a06      	ldr	r2, [pc, #24]	; (8001140 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001128:	6013      	str	r3, [r2, #0]
  }
}
 800112a:	bf00      	nop
 800112c:	370c      	adds	r7, #12
 800112e:	46bd      	mov	sp, r7
 8001130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	40014400 	.word	0x40014400
 800113c:	20000980 	.word	0x20000980
 8001140:	20000984 	.word	0x20000984

08001144 <delay_us>:

void delay_us(unsigned long us)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 800114c:	4b08      	ldr	r3, [pc, #32]	; (8001170 <delay_us+0x2c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2200      	movs	r2, #0
 8001152:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim11) < us)
 8001154:	bf00      	nop
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <delay_us+0x2c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	429a      	cmp	r2, r3
 8001160:	d8f9      	bhi.n	8001156 <delay_us+0x12>
	;
}
 8001162:	bf00      	nop
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	2000039c 	.word	0x2000039c

08001174 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 800117c:	1d39      	adds	r1, r7, #4
 800117e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001182:	2201      	movs	r2, #1
 8001184:	4803      	ldr	r0, [pc, #12]	; (8001194 <__io_putchar+0x20>)
 8001186:	f004 f9b4 	bl	80054f2 <HAL_UART_Transmit>

  return ch;
 800118a:	687b      	ldr	r3, [r7, #4]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	200003e4 	.word	0x200003e4

08001198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119c:	f001 f8e2 	bl	8002364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a0:	f000 f848 	bl	8001234 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a4:	f000 fa5c 	bl	8001660 <MX_GPIO_Init>
  MX_ETH_Init();
 80011a8:	f000 f8ae 	bl	8001308 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80011ac:	f000 f9d6 	bl	800155c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80011b0:	f000 fa28 	bl	8001604 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 80011b4:	f000 f9fc 	bl	80015b0 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 80011b8:	f000 f988 	bl	80014cc <MX_TIM10_Init>
  MX_TIM11_Init();
 80011bc:	f000 f9aa 	bl	8001514 <MX_TIM11_Init>
  MX_I2C1_Init();
 80011c0:	f000 f8f0 	bl	80013a4 <MX_I2C1_Init>
  MX_TIM3_Init();
 80011c4:	f000 f92e 	bl	8001424 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  printf("main() start!!\n");
 80011c8:	4811      	ldr	r0, [pc, #68]	; (8001210 <main+0x78>)
 80011ca:	f005 fd77 	bl	8006cbc <puts>
  HAL_UART_Receive_IT(&huart3, &rx_data, 1); // assing to RX INT
 80011ce:	2201      	movs	r2, #1
 80011d0:	4910      	ldr	r1, [pc, #64]	; (8001214 <main+0x7c>)
 80011d2:	4811      	ldr	r0, [pc, #68]	; (8001218 <main+0x80>)
 80011d4:	f004 fa1f 	bl	8005616 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);// for BT assing to RX INT
 80011d8:	2201      	movs	r2, #1
 80011da:	4910      	ldr	r1, [pc, #64]	; (800121c <main+0x84>)
 80011dc:	4810      	ldr	r0, [pc, #64]	; (8001220 <main+0x88>)
 80011de:	f004 fa1a 	bl	8005616 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10); // ADD_GYUWON_1011 start time_interrupt_function
 80011e2:	4810      	ldr	r0, [pc, #64]	; (8001224 <main+0x8c>)
 80011e4:	f003 faca 	bl	800477c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11); // ADD_GYUWON_1011 start time_interrupt_function
 80011e8:	480f      	ldr	r0, [pc, #60]	; (8001228 <main+0x90>)
 80011ea:	f003 fac7 	bl	800477c <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // for count pulse(InputCapture between rising edge & falling edge)
 80011ee:	2100      	movs	r1, #0
 80011f0:	480e      	ldr	r0, [pc, #56]	; (800122c <main+0x94>)
 80011f2:	f003 fb83 	bl	80048fc <HAL_TIM_IC_Start_IT>
  TIM10_10ms_counter = 0; // before start while, start 0 init
 80011f6:	4b0e      	ldr	r3, [pc, #56]	; (8001230 <main+0x98>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
  DHT11_Init();
 80011fc:	f7ff fe12 	bl	8000e24 <DHT11_Init>
  i2c_lcd_init();
 8001200:	f7ff ff2c 	bl	800105c <i2c_lcd_init>



  //pc_command_processing();

    DHT11_processing();
 8001204:	f7ff fdbc 	bl	8000d80 <DHT11_processing>
	ultrasonic_processing();
 8001208:	f001 f80e 	bl	8002228 <ultrasonic_processing>
  {
 800120c:	e7fa      	b.n	8001204 <main+0x6c>
 800120e:	bf00      	nop
 8001210:	08007fc0 	.word	0x08007fc0
 8001214:	20000978 	.word	0x20000978
 8001218:	200003e4 	.word	0x200003e4
 800121c:	20000979 	.word	0x20000979
 8001220:	20000428 	.word	0x20000428
 8001224:	20000354 	.word	0x20000354
 8001228:	2000039c 	.word	0x2000039c
 800122c:	2000030c 	.word	0x2000030c
 8001230:	20000980 	.word	0x20000980

08001234 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b094      	sub	sp, #80	; 0x50
 8001238:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123a:	f107 0320 	add.w	r3, r7, #32
 800123e:	2230      	movs	r2, #48	; 0x30
 8001240:	2100      	movs	r1, #0
 8001242:	4618      	mov	r0, r3
 8001244:	f005 fcac 	bl	8006ba0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	609a      	str	r2, [r3, #8]
 8001254:	60da      	str	r2, [r3, #12]
 8001256:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001258:	2300      	movs	r3, #0
 800125a:	60bb      	str	r3, [r7, #8]
 800125c:	4b28      	ldr	r3, [pc, #160]	; (8001300 <SystemClock_Config+0xcc>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	4a27      	ldr	r2, [pc, #156]	; (8001300 <SystemClock_Config+0xcc>)
 8001262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001266:	6413      	str	r3, [r2, #64]	; 0x40
 8001268:	4b25      	ldr	r3, [pc, #148]	; (8001300 <SystemClock_Config+0xcc>)
 800126a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001274:	2300      	movs	r3, #0
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	4b22      	ldr	r3, [pc, #136]	; (8001304 <SystemClock_Config+0xd0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a21      	ldr	r2, [pc, #132]	; (8001304 <SystemClock_Config+0xd0>)
 800127e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	4b1f      	ldr	r3, [pc, #124]	; (8001304 <SystemClock_Config+0xd0>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001290:	2301      	movs	r3, #1
 8001292:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001294:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129a:	2302      	movs	r3, #2
 800129c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800129e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80012a4:	2304      	movs	r3, #4
 80012a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80012a8:	23a8      	movs	r3, #168	; 0xa8
 80012aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ac:	2302      	movs	r3, #2
 80012ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012b0:	2307      	movs	r3, #7
 80012b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b4:	f107 0320 	add.w	r3, r7, #32
 80012b8:	4618      	mov	r0, r3
 80012ba:	f002 fd77 	bl	8003dac <HAL_RCC_OscConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80012c4:	f000 fae6 	bl	8001894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c8:	230f      	movs	r3, #15
 80012ca:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012cc:	2302      	movs	r3, #2
 80012ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012d8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	2105      	movs	r1, #5
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 ffd8 	bl	800429c <HAL_RCC_ClockConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80012f2:	f000 facf 	bl	8001894 <Error_Handler>
  }
}
 80012f6:	bf00      	nop
 80012f8:	3750      	adds	r7, #80	; 0x50
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800
 8001304:	40007000 	.word	0x40007000

08001308 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800130c:	4b1f      	ldr	r3, [pc, #124]	; (800138c <MX_ETH_Init+0x84>)
 800130e:	4a20      	ldr	r2, [pc, #128]	; (8001390 <MX_ETH_Init+0x88>)
 8001310:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001312:	4b20      	ldr	r3, [pc, #128]	; (8001394 <MX_ETH_Init+0x8c>)
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001318:	4b1e      	ldr	r3, [pc, #120]	; (8001394 <MX_ETH_Init+0x8c>)
 800131a:	2280      	movs	r2, #128	; 0x80
 800131c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <MX_ETH_Init+0x8c>)
 8001320:	22e1      	movs	r2, #225	; 0xe1
 8001322:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001324:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <MX_ETH_Init+0x8c>)
 8001326:	2200      	movs	r2, #0
 8001328:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <MX_ETH_Init+0x8c>)
 800132c:	2200      	movs	r2, #0
 800132e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001330:	4b18      	ldr	r3, [pc, #96]	; (8001394 <MX_ETH_Init+0x8c>)
 8001332:	2200      	movs	r2, #0
 8001334:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001336:	4b15      	ldr	r3, [pc, #84]	; (800138c <MX_ETH_Init+0x84>)
 8001338:	4a16      	ldr	r2, [pc, #88]	; (8001394 <MX_ETH_Init+0x8c>)
 800133a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800133c:	4b13      	ldr	r3, [pc, #76]	; (800138c <MX_ETH_Init+0x84>)
 800133e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001342:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001344:	4b11      	ldr	r3, [pc, #68]	; (800138c <MX_ETH_Init+0x84>)
 8001346:	4a14      	ldr	r2, [pc, #80]	; (8001398 <MX_ETH_Init+0x90>)
 8001348:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <MX_ETH_Init+0x84>)
 800134c:	4a13      	ldr	r2, [pc, #76]	; (800139c <MX_ETH_Init+0x94>)
 800134e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001350:	4b0e      	ldr	r3, [pc, #56]	; (800138c <MX_ETH_Init+0x84>)
 8001352:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001356:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001358:	480c      	ldr	r0, [pc, #48]	; (800138c <MX_ETH_Init+0x84>)
 800135a:	f001 fa3d 	bl	80027d8 <HAL_ETH_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001364:	f000 fa96 	bl	8001894 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001368:	2238      	movs	r2, #56	; 0x38
 800136a:	2100      	movs	r1, #0
 800136c:	480c      	ldr	r0, [pc, #48]	; (80013a0 <MX_ETH_Init+0x98>)
 800136e:	f005 fc17 	bl	8006ba0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_ETH_Init+0x98>)
 8001374:	2221      	movs	r2, #33	; 0x21
 8001376:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_ETH_Init+0x98>)
 800137a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800137e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001380:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <MX_ETH_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000208 	.word	0x20000208
 8001390:	40028000 	.word	0x40028000
 8001394:	20000988 	.word	0x20000988
 8001398:	20000168 	.word	0x20000168
 800139c:	200000c8 	.word	0x200000c8
 80013a0:	20000090 	.word	0x20000090

080013a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013a8:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <MX_I2C1_Init+0x74>)
 80013aa:	4a1c      	ldr	r2, [pc, #112]	; (800141c <MX_I2C1_Init+0x78>)
 80013ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ae:	4b1a      	ldr	r3, [pc, #104]	; (8001418 <MX_I2C1_Init+0x74>)
 80013b0:	4a1b      	ldr	r2, [pc, #108]	; (8001420 <MX_I2C1_Init+0x7c>)
 80013b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013b4:	4b18      	ldr	r3, [pc, #96]	; (8001418 <MX_I2C1_Init+0x74>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013ba:	4b17      	ldr	r3, [pc, #92]	; (8001418 <MX_I2C1_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c0:	4b15      	ldr	r3, [pc, #84]	; (8001418 <MX_I2C1_Init+0x74>)
 80013c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c8:	4b13      	ldr	r3, [pc, #76]	; (8001418 <MX_I2C1_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013ce:	4b12      	ldr	r3, [pc, #72]	; (8001418 <MX_I2C1_Init+0x74>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013d4:	4b10      	ldr	r3, [pc, #64]	; (8001418 <MX_I2C1_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013da:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <MX_I2C1_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013e0:	480d      	ldr	r0, [pc, #52]	; (8001418 <MX_I2C1_Init+0x74>)
 80013e2:	f001 feff 	bl	80031e4 <HAL_I2C_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013ec:	f000 fa52 	bl	8001894 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013f0:	2100      	movs	r1, #0
 80013f2:	4809      	ldr	r0, [pc, #36]	; (8001418 <MX_I2C1_Init+0x74>)
 80013f4:	f002 fb41 	bl	8003a7a <HAL_I2CEx_ConfigAnalogFilter>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80013fe:	f000 fa49 	bl	8001894 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001402:	2100      	movs	r1, #0
 8001404:	4804      	ldr	r0, [pc, #16]	; (8001418 <MX_I2C1_Init+0x74>)
 8001406:	f002 fb74 	bl	8003af2 <HAL_I2CEx_ConfigDigitalFilter>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001410:	f000 fa40 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200002b8 	.word	0x200002b8
 800141c:	40005400 	.word	0x40005400
 8001420:	000186a0 	.word	0x000186a0

08001424 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800142a:	f107 0310 	add.w	r3, r7, #16
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001434:	463b      	mov	r3, r7
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001440:	4b20      	ldr	r3, [pc, #128]	; (80014c4 <MX_TIM3_Init+0xa0>)
 8001442:	4a21      	ldr	r2, [pc, #132]	; (80014c8 <MX_TIM3_Init+0xa4>)
 8001444:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001446:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <MX_TIM3_Init+0xa0>)
 8001448:	2253      	movs	r2, #83	; 0x53
 800144a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144c:	4b1d      	ldr	r3, [pc, #116]	; (80014c4 <MX_TIM3_Init+0xa0>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001452:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <MX_TIM3_Init+0xa0>)
 8001454:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001458:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <MX_TIM3_Init+0xa0>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001460:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <MX_TIM3_Init+0xa0>)
 8001462:	2200      	movs	r2, #0
 8001464:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001466:	4817      	ldr	r0, [pc, #92]	; (80014c4 <MX_TIM3_Init+0xa0>)
 8001468:	f003 f9f8 	bl	800485c <HAL_TIM_IC_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001472:	f000 fa0f 	bl	8001894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	4619      	mov	r1, r3
 8001484:	480f      	ldr	r0, [pc, #60]	; (80014c4 <MX_TIM3_Init+0xa0>)
 8001486:	f003 ff57 	bl	8005338 <HAL_TIMEx_MasterConfigSynchronization>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001490:	f000 fa00 	bl	8001894 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001494:	230a      	movs	r3, #10
 8001496:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001498:	2301      	movs	r3, #1
 800149a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014a4:	463b      	mov	r3, r7
 80014a6:	2200      	movs	r2, #0
 80014a8:	4619      	mov	r1, r3
 80014aa:	4806      	ldr	r0, [pc, #24]	; (80014c4 <MX_TIM3_Init+0xa0>)
 80014ac:	f003 fc56 	bl	8004d5c <HAL_TIM_IC_ConfigChannel>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80014b6:	f000 f9ed 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	2000030c 	.word	0x2000030c
 80014c8:	40000400 	.word	0x40000400

080014cc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80014d0:	4b0e      	ldr	r3, [pc, #56]	; (800150c <MX_TIM10_Init+0x40>)
 80014d2:	4a0f      	ldr	r2, [pc, #60]	; (8001510 <MX_TIM10_Init+0x44>)
 80014d4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 80014d6:	4b0d      	ldr	r3, [pc, #52]	; (800150c <MX_TIM10_Init+0x40>)
 80014d8:	22a7      	movs	r2, #167	; 0xa7
 80014da:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <MX_TIM10_Init+0x40>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <MX_TIM10_Init+0x40>)
 80014e4:	f242 720f 	movw	r2, #9999	; 0x270f
 80014e8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ea:	4b08      	ldr	r3, [pc, #32]	; (800150c <MX_TIM10_Init+0x40>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f0:	4b06      	ldr	r3, [pc, #24]	; (800150c <MX_TIM10_Init+0x40>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80014f6:	4805      	ldr	r0, [pc, #20]	; (800150c <MX_TIM10_Init+0x40>)
 80014f8:	f003 f8f0 	bl	80046dc <HAL_TIM_Base_Init>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001502:	f000 f9c7 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000354 	.word	0x20000354
 8001510:	40014400 	.word	0x40014400

08001514 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001518:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <MX_TIM11_Init+0x40>)
 800151a:	4a0f      	ldr	r2, [pc, #60]	; (8001558 <MX_TIM11_Init+0x44>)
 800151c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 800151e:	4b0d      	ldr	r3, [pc, #52]	; (8001554 <MX_TIM11_Init+0x40>)
 8001520:	22a7      	movs	r2, #167	; 0xa7
 8001522:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <MX_TIM11_Init+0x40>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800152a:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <MX_TIM11_Init+0x40>)
 800152c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001530:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001532:	4b08      	ldr	r3, [pc, #32]	; (8001554 <MX_TIM11_Init+0x40>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <MX_TIM11_Init+0x40>)
 800153a:	2200      	movs	r2, #0
 800153c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800153e:	4805      	ldr	r0, [pc, #20]	; (8001554 <MX_TIM11_Init+0x40>)
 8001540:	f003 f8cc 	bl	80046dc <HAL_TIM_Base_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800154a:	f000 f9a3 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000039c 	.word	0x2000039c
 8001558:	40014800 	.word	0x40014800

0800155c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001562:	4a12      	ldr	r2, [pc, #72]	; (80015ac <MX_USART3_UART_Init+0x50>)
 8001564:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001568:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800156c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800156e:	4b0e      	ldr	r3, [pc, #56]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001574:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800157a:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001582:	220c      	movs	r2, #12
 8001584:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001586:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_USART3_UART_Init+0x4c>)
 8001594:	f003 ff60 	bl	8005458 <HAL_UART_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800159e:	f000 f979 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200003e4 	.word	0x200003e4
 80015ac:	40004800 	.word	0x40004800

080015b0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015b6:	4a12      	ldr	r2, [pc, #72]	; (8001600 <MX_USART6_UART_Init+0x50>)
 80015b8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015c0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80015c2:	4b0e      	ldr	r3, [pc, #56]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80015c8:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80015ce:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80015d4:	4b09      	ldr	r3, [pc, #36]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015d6:	220c      	movs	r2, #12
 80015d8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015da:	4b08      	ldr	r3, [pc, #32]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e0:	4b06      	ldr	r3, [pc, #24]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80015e6:	4805      	ldr	r0, [pc, #20]	; (80015fc <MX_USART6_UART_Init+0x4c>)
 80015e8:	f003 ff36 	bl	8005458 <HAL_UART_Init>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80015f2:	f000 f94f 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000428 	.word	0x20000428
 8001600:	40011400 	.word	0x40011400

08001604 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001608:	4b14      	ldr	r3, [pc, #80]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800160a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800160e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001610:	4b12      	ldr	r3, [pc, #72]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001612:	2204      	movs	r2, #4
 8001614:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001618:	2202      	movs	r2, #2
 800161a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800161c:	4b0f      	ldr	r3, [pc, #60]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800161e:	2200      	movs	r2, #0
 8001620:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001624:	2202      	movs	r2, #2
 8001626:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800162a:	2201      	movs	r2, #1
 800162c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001636:	2200      	movs	r2, #0
 8001638:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800163c:	2201      	movs	r2, #1
 800163e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001642:	2200      	movs	r2, #0
 8001644:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	; (800165c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001648:	f002 fa92 	bl	8003b70 <HAL_PCD_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001652:	f000 f91f 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	2000046c 	.word	0x2000046c

08001660 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08e      	sub	sp, #56	; 0x38
 8001664:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	60da      	str	r2, [r3, #12]
 8001674:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	623b      	str	r3, [r7, #32]
 800167a:	4b7e      	ldr	r3, [pc, #504]	; (8001874 <MX_GPIO_Init+0x214>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	4a7d      	ldr	r2, [pc, #500]	; (8001874 <MX_GPIO_Init+0x214>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	6313      	str	r3, [r2, #48]	; 0x30
 8001686:	4b7b      	ldr	r3, [pc, #492]	; (8001874 <MX_GPIO_Init+0x214>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	f003 0304 	and.w	r3, r3, #4
 800168e:	623b      	str	r3, [r7, #32]
 8001690:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
 8001696:	4b77      	ldr	r3, [pc, #476]	; (8001874 <MX_GPIO_Init+0x214>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a76      	ldr	r2, [pc, #472]	; (8001874 <MX_GPIO_Init+0x214>)
 800169c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b74      	ldr	r3, [pc, #464]	; (8001874 <MX_GPIO_Init+0x214>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016aa:	61fb      	str	r3, [r7, #28]
 80016ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
 80016b2:	4b70      	ldr	r3, [pc, #448]	; (8001874 <MX_GPIO_Init+0x214>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	4a6f      	ldr	r2, [pc, #444]	; (8001874 <MX_GPIO_Init+0x214>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6313      	str	r3, [r2, #48]	; 0x30
 80016be:	4b6d      	ldr	r3, [pc, #436]	; (8001874 <MX_GPIO_Init+0x214>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	61bb      	str	r3, [r7, #24]
 80016c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	617b      	str	r3, [r7, #20]
 80016ce:	4b69      	ldr	r3, [pc, #420]	; (8001874 <MX_GPIO_Init+0x214>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	4a68      	ldr	r2, [pc, #416]	; (8001874 <MX_GPIO_Init+0x214>)
 80016d4:	f043 0302 	orr.w	r3, r3, #2
 80016d8:	6313      	str	r3, [r2, #48]	; 0x30
 80016da:	4b66      	ldr	r3, [pc, #408]	; (8001874 <MX_GPIO_Init+0x214>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	4b62      	ldr	r3, [pc, #392]	; (8001874 <MX_GPIO_Init+0x214>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	4a61      	ldr	r2, [pc, #388]	; (8001874 <MX_GPIO_Init+0x214>)
 80016f0:	f043 0320 	orr.w	r3, r3, #32
 80016f4:	6313      	str	r3, [r2, #48]	; 0x30
 80016f6:	4b5f      	ldr	r3, [pc, #380]	; (8001874 <MX_GPIO_Init+0x214>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	613b      	str	r3, [r7, #16]
 8001700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	60fb      	str	r3, [r7, #12]
 8001706:	4b5b      	ldr	r3, [pc, #364]	; (8001874 <MX_GPIO_Init+0x214>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a5a      	ldr	r2, [pc, #360]	; (8001874 <MX_GPIO_Init+0x214>)
 800170c:	f043 0310 	orr.w	r3, r3, #16
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b58      	ldr	r3, [pc, #352]	; (8001874 <MX_GPIO_Init+0x214>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0310 	and.w	r3, r3, #16
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	4b54      	ldr	r3, [pc, #336]	; (8001874 <MX_GPIO_Init+0x214>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a53      	ldr	r2, [pc, #332]	; (8001874 <MX_GPIO_Init+0x214>)
 8001728:	f043 0308 	orr.w	r3, r3, #8
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b51      	ldr	r3, [pc, #324]	; (8001874 <MX_GPIO_Init+0x214>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
 800173e:	4b4d      	ldr	r3, [pc, #308]	; (8001874 <MX_GPIO_Init+0x214>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a4c      	ldr	r2, [pc, #304]	; (8001874 <MX_GPIO_Init+0x214>)
 8001744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b4a      	ldr	r3, [pc, #296]	; (8001874 <MX_GPIO_Init+0x214>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001756:	2200      	movs	r2, #0
 8001758:	2101      	movs	r1, #1
 800175a:	4847      	ldr	r0, [pc, #284]	; (8001878 <MX_GPIO_Init+0x218>)
 800175c:	f001 fd28 	bl	80031b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001760:	2200      	movs	r2, #0
 8001762:	f244 0181 	movw	r1, #16513	; 0x4081
 8001766:	4845      	ldr	r0, [pc, #276]	; (800187c <MX_GPIO_Init+0x21c>)
 8001768:	f001 fd22 	bl	80031b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 800176c:	2200      	movs	r2, #0
 800176e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001772:	4843      	ldr	r0, [pc, #268]	; (8001880 <MX_GPIO_Init+0x220>)
 8001774:	f001 fd1c 	bl	80031b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001778:	2200      	movs	r2, #0
 800177a:	2140      	movs	r1, #64	; 0x40
 800177c:	4841      	ldr	r0, [pc, #260]	; (8001884 <MX_GPIO_Init+0x224>)
 800177e:	f001 fd17 	bl	80031b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001782:	2200      	movs	r2, #0
 8001784:	21ff      	movs	r1, #255	; 0xff
 8001786:	4840      	ldr	r0, [pc, #256]	; (8001888 <MX_GPIO_Init+0x228>)
 8001788:	f001 fd12 	bl	80031b0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800178c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001792:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001796:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800179c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017a0:	4619      	mov	r1, r3
 80017a2:	483a      	ldr	r0, [pc, #232]	; (800188c <MX_GPIO_Init+0x22c>)
 80017a4:	f001 fb40 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 80017a8:	2301      	movs	r3, #1
 80017aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2300      	movs	r3, #0
 80017b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017bc:	4619      	mov	r1, r3
 80017be:	482e      	ldr	r0, [pc, #184]	; (8001878 <MX_GPIO_Init+0x218>)
 80017c0:	f001 fb32 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80017c4:	f244 0381 	movw	r3, #16513	; 0x4081
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017da:	4619      	mov	r1, r3
 80017dc:	4827      	ldr	r0, [pc, #156]	; (800187c <MX_GPIO_Init+0x21c>)
 80017de:	f001 fb23 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 80017e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 80017f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f8:	4619      	mov	r1, r3
 80017fa:	4821      	ldr	r0, [pc, #132]	; (8001880 <MX_GPIO_Init+0x220>)
 80017fc:	f001 fb14 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 8001800:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 8001804:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001806:	2300      	movs	r3, #0
 8001808:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800180e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001812:	4619      	mov	r1, r3
 8001814:	481e      	ldr	r0, [pc, #120]	; (8001890 <MX_GPIO_Init+0x230>)
 8001816:	f001 fb07 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800181a:	2340      	movs	r3, #64	; 0x40
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181e:	2301      	movs	r3, #1
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001826:	2300      	movs	r3, #0
 8001828:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800182a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800182e:	4619      	mov	r1, r3
 8001830:	4814      	ldr	r0, [pc, #80]	; (8001884 <MX_GPIO_Init+0x224>)
 8001832:	f001 faf9 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001836:	2380      	movs	r3, #128	; 0x80
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800183a:	2300      	movs	r3, #0
 800183c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001842:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001846:	4619      	mov	r1, r3
 8001848:	480e      	ldr	r0, [pc, #56]	; (8001884 <MX_GPIO_Init+0x224>)
 800184a:	f001 faed 	bl	8002e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800184e:	23ff      	movs	r3, #255	; 0xff
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001852:	2301      	movs	r3, #1
 8001854:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185a:	2300      	movs	r3, #0
 800185c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800185e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001862:	4619      	mov	r1, r3
 8001864:	4808      	ldr	r0, [pc, #32]	; (8001888 <MX_GPIO_Init+0x228>)
 8001866:	f001 fadf 	bl	8002e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800186a:	bf00      	nop
 800186c:	3738      	adds	r7, #56	; 0x38
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40023800 	.word	0x40023800
 8001878:	40020000 	.word	0x40020000
 800187c:	40020400 	.word	0x40020400
 8001880:	40021400 	.word	0x40021400
 8001884:	40021800 	.word	0x40021800
 8001888:	40020c00 	.word	0x40020c00
 800188c:	40020800 	.word	0x40020800
 8001890:	40021000 	.word	0x40021000

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
}
 800189a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189c:	e7fe      	b.n	800189c <Error_Handler+0x8>
	...

080018a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b10      	ldr	r3, [pc, #64]	; (80018ec <HAL_MspInit+0x4c>)
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	4a0f      	ldr	r2, [pc, #60]	; (80018ec <HAL_MspInit+0x4c>)
 80018b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018b4:	6453      	str	r3, [r2, #68]	; 0x44
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <HAL_MspInit+0x4c>)
 80018b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	603b      	str	r3, [r7, #0]
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <HAL_MspInit+0x4c>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	4a08      	ldr	r2, [pc, #32]	; (80018ec <HAL_MspInit+0x4c>)
 80018cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018d0:	6413      	str	r3, [r2, #64]	; 0x40
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <HAL_MspInit+0x4c>)
 80018d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018da:	603b      	str	r3, [r7, #0]
 80018dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800

080018f0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08e      	sub	sp, #56	; 0x38
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a55      	ldr	r2, [pc, #340]	; (8001a64 <HAL_ETH_MspInit+0x174>)
 800190e:	4293      	cmp	r3, r2
 8001910:	f040 80a4 	bne.w	8001a5c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
 8001918:	4b53      	ldr	r3, [pc, #332]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800191a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191c:	4a52      	ldr	r2, [pc, #328]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800191e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001922:	6313      	str	r3, [r2, #48]	; 0x30
 8001924:	4b50      	ldr	r3, [pc, #320]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001928:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192c:	623b      	str	r3, [r7, #32]
 800192e:	6a3b      	ldr	r3, [r7, #32]
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
 8001934:	4b4c      	ldr	r3, [pc, #304]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001938:	4a4b      	ldr	r2, [pc, #300]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800193a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800193e:	6313      	str	r3, [r2, #48]	; 0x30
 8001940:	4b49      	ldr	r3, [pc, #292]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001944:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001948:	61fb      	str	r3, [r7, #28]
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	2300      	movs	r3, #0
 800194e:	61bb      	str	r3, [r7, #24]
 8001950:	4b45      	ldr	r3, [pc, #276]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001954:	4a44      	ldr	r2, [pc, #272]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001956:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800195a:	6313      	str	r3, [r2, #48]	; 0x30
 800195c:	4b42      	ldr	r3, [pc, #264]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800195e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001960:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001964:	61bb      	str	r3, [r7, #24]
 8001966:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	4b3e      	ldr	r3, [pc, #248]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800196e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001970:	4a3d      	ldr	r2, [pc, #244]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001972:	f043 0304 	orr.w	r3, r3, #4
 8001976:	6313      	str	r3, [r2, #48]	; 0x30
 8001978:	4b3b      	ldr	r3, [pc, #236]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800197a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001984:	2300      	movs	r3, #0
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	4b37      	ldr	r3, [pc, #220]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800198a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198c:	4a36      	ldr	r2, [pc, #216]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 800198e:	f043 0301 	orr.w	r3, r3, #1
 8001992:	6313      	str	r3, [r2, #48]	; 0x30
 8001994:	4b34      	ldr	r3, [pc, #208]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 8001996:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	4b30      	ldr	r3, [pc, #192]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a8:	4a2f      	ldr	r2, [pc, #188]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019aa:	f043 0302 	orr.w	r3, r3, #2
 80019ae:	6313      	str	r3, [r2, #48]	; 0x30
 80019b0:	4b2d      	ldr	r3, [pc, #180]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b4:	f003 0302 	and.w	r3, r3, #2
 80019b8:	60fb      	str	r3, [r7, #12]
 80019ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	4b29      	ldr	r3, [pc, #164]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c4:	4a28      	ldr	r2, [pc, #160]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019ca:	6313      	str	r3, [r2, #48]	; 0x30
 80019cc:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <HAL_ETH_MspInit+0x178>)
 80019ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80019d8:	2332      	movs	r3, #50	; 0x32
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019dc:	2302      	movs	r3, #2
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019e4:	2303      	movs	r3, #3
 80019e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019e8:	230b      	movs	r3, #11
 80019ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f0:	4619      	mov	r1, r3
 80019f2:	481e      	ldr	r0, [pc, #120]	; (8001a6c <HAL_ETH_MspInit+0x17c>)
 80019f4:	f001 fa18 	bl	8002e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80019f8:	2386      	movs	r3, #134	; 0x86
 80019fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a08:	230b      	movs	r3, #11
 8001a0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a10:	4619      	mov	r1, r3
 8001a12:	4817      	ldr	r0, [pc, #92]	; (8001a70 <HAL_ETH_MspInit+0x180>)
 8001a14:	f001 fa08 	bl	8002e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001a18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a26:	2303      	movs	r3, #3
 8001a28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a2a:	230b      	movs	r3, #11
 8001a2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a32:	4619      	mov	r1, r3
 8001a34:	480f      	ldr	r0, [pc, #60]	; (8001a74 <HAL_ETH_MspInit+0x184>)
 8001a36:	f001 f9f7 	bl	8002e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001a3a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a44:	2300      	movs	r3, #0
 8001a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001a4c:	230b      	movs	r3, #11
 8001a4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a54:	4619      	mov	r1, r3
 8001a56:	4808      	ldr	r0, [pc, #32]	; (8001a78 <HAL_ETH_MspInit+0x188>)
 8001a58:	f001 f9e6 	bl	8002e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3738      	adds	r7, #56	; 0x38
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40028000 	.word	0x40028000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	40020000 	.word	0x40020000
 8001a74:	40020400 	.word	0x40020400
 8001a78:	40021800 	.word	0x40021800

08001a7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	; 0x28
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a19      	ldr	r2, [pc, #100]	; (8001b00 <HAL_I2C_MspInit+0x84>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d12c      	bne.n	8001af8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	4b18      	ldr	r3, [pc, #96]	; (8001b04 <HAL_I2C_MspInit+0x88>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	4a17      	ldr	r2, [pc, #92]	; (8001b04 <HAL_I2C_MspInit+0x88>)
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	6313      	str	r3, [r2, #48]	; 0x30
 8001aae:	4b15      	ldr	r3, [pc, #84]	; (8001b04 <HAL_I2C_MspInit+0x88>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001aba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac0:	2312      	movs	r3, #18
 8001ac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001acc:	2304      	movs	r3, #4
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	480c      	ldr	r0, [pc, #48]	; (8001b08 <HAL_I2C_MspInit+0x8c>)
 8001ad8:	f001 f9a6 	bl	8002e28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <HAL_I2C_MspInit+0x88>)
 8001ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae4:	4a07      	ldr	r2, [pc, #28]	; (8001b04 <HAL_I2C_MspInit+0x88>)
 8001ae6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001aea:	6413      	str	r3, [r2, #64]	; 0x40
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <HAL_I2C_MspInit+0x88>)
 8001aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001af4:	60fb      	str	r3, [r7, #12]
 8001af6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001af8:	bf00      	nop
 8001afa:	3728      	adds	r7, #40	; 0x28
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40005400 	.word	0x40005400
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40020400 	.word	0x40020400

08001b0c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	; 0x28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a1d      	ldr	r2, [pc, #116]	; (8001ba0 <HAL_TIM_IC_MspInit+0x94>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d133      	bne.n	8001b96 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <HAL_TIM_IC_MspInit+0x98>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	4a1b      	ldr	r2, [pc, #108]	; (8001ba4 <HAL_TIM_IC_MspInit+0x98>)
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3e:	4b19      	ldr	r3, [pc, #100]	; (8001ba4 <HAL_TIM_IC_MspInit+0x98>)
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <HAL_TIM_IC_MspInit+0x98>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <HAL_TIM_IC_MspInit+0x98>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5a:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <HAL_TIM_IC_MspInit+0x98>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8001b66:	2340      	movs	r3, #64	; 0x40
 8001b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b76:	2302      	movs	r3, #2
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4809      	ldr	r0, [pc, #36]	; (8001ba8 <HAL_TIM_IC_MspInit+0x9c>)
 8001b82:	f001 f951 	bl	8002e28 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2100      	movs	r1, #0
 8001b8a:	201d      	movs	r0, #29
 8001b8c:	f000 fd5b 	bl	8002646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b90:	201d      	movs	r0, #29
 8001b92:	f000 fd74 	bl	800267e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b96:	bf00      	nop
 8001b98:	3728      	adds	r7, #40	; 0x28
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40000400 	.word	0x40000400
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020000 	.word	0x40020000

08001bac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a1c      	ldr	r2, [pc, #112]	; (8001c2c <HAL_TIM_Base_MspInit+0x80>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d116      	bne.n	8001bec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	4b1b      	ldr	r3, [pc, #108]	; (8001c30 <HAL_TIM_Base_MspInit+0x84>)
 8001bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bc6:	4a1a      	ldr	r2, [pc, #104]	; (8001c30 <HAL_TIM_Base_MspInit+0x84>)
 8001bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bcc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bce:	4b18      	ldr	r3, [pc, #96]	; (8001c30 <HAL_TIM_Base_MspInit+0x84>)
 8001bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2019      	movs	r0, #25
 8001be0:	f000 fd31 	bl	8002646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001be4:	2019      	movs	r0, #25
 8001be6:	f000 fd4a 	bl	800267e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001bea:	e01a      	b.n	8001c22 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a10      	ldr	r2, [pc, #64]	; (8001c34 <HAL_TIM_Base_MspInit+0x88>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d115      	bne.n	8001c22 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	4b0d      	ldr	r3, [pc, #52]	; (8001c30 <HAL_TIM_Base_MspInit+0x84>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	4a0c      	ldr	r2, [pc, #48]	; (8001c30 <HAL_TIM_Base_MspInit+0x84>)
 8001c00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c04:	6453      	str	r3, [r2, #68]	; 0x44
 8001c06:	4b0a      	ldr	r3, [pc, #40]	; (8001c30 <HAL_TIM_Base_MspInit+0x84>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001c12:	2200      	movs	r2, #0
 8001c14:	2100      	movs	r1, #0
 8001c16:	201a      	movs	r0, #26
 8001c18:	f000 fd15 	bl	8002646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001c1c:	201a      	movs	r0, #26
 8001c1e:	f000 fd2e 	bl	800267e <HAL_NVIC_EnableIRQ>
}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40014400 	.word	0x40014400
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40014800 	.word	0x40014800

08001c38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	; 0x30
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 031c 	add.w	r3, r7, #28
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a3a      	ldr	r2, [pc, #232]	; (8001d40 <HAL_UART_MspInit+0x108>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d135      	bne.n	8001cc6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
 8001c5e:	4b39      	ldr	r3, [pc, #228]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	4a38      	ldr	r2, [pc, #224]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001c64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c68:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6a:	4b36      	ldr	r3, [pc, #216]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c72:	61bb      	str	r3, [r7, #24]
 8001c74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	4b32      	ldr	r3, [pc, #200]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a31      	ldr	r2, [pc, #196]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001c80:	f043 0308 	orr.w	r3, r3, #8
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b2f      	ldr	r3, [pc, #188]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f003 0308 	and.w	r3, r3, #8
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ca4:	2307      	movs	r3, #7
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ca8:	f107 031c 	add.w	r3, r7, #28
 8001cac:	4619      	mov	r1, r3
 8001cae:	4826      	ldr	r0, [pc, #152]	; (8001d48 <HAL_UART_MspInit+0x110>)
 8001cb0:	f001 f8ba 	bl	8002e28 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2027      	movs	r0, #39	; 0x27
 8001cba:	f000 fcc4 	bl	8002646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cbe:	2027      	movs	r0, #39	; 0x27
 8001cc0:	f000 fcdd 	bl	800267e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001cc4:	e038      	b.n	8001d38 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a20      	ldr	r2, [pc, #128]	; (8001d4c <HAL_UART_MspInit+0x114>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d133      	bne.n	8001d38 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd8:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001cda:	f043 0320 	orr.w	r3, r3, #32
 8001cde:	6453      	str	r3, [r2, #68]	; 0x44
 8001ce0:	4b18      	ldr	r3, [pc, #96]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce4:	f003 0320 	and.w	r3, r3, #32
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cec:	2300      	movs	r3, #0
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	4b14      	ldr	r3, [pc, #80]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	4a13      	ldr	r2, [pc, #76]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001cf6:	f043 0304 	orr.w	r3, r3, #4
 8001cfa:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <HAL_UART_MspInit+0x10c>)
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d00:	f003 0304 	and.w	r3, r3, #4
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d08:	23c0      	movs	r3, #192	; 0xc0
 8001d0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0c:	2302      	movs	r3, #2
 8001d0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d18:	2308      	movs	r3, #8
 8001d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d1c:	f107 031c 	add.w	r3, r7, #28
 8001d20:	4619      	mov	r1, r3
 8001d22:	480b      	ldr	r0, [pc, #44]	; (8001d50 <HAL_UART_MspInit+0x118>)
 8001d24:	f001 f880 	bl	8002e28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2047      	movs	r0, #71	; 0x47
 8001d2e:	f000 fc8a 	bl	8002646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001d32:	2047      	movs	r0, #71	; 0x47
 8001d34:	f000 fca3 	bl	800267e <HAL_NVIC_EnableIRQ>
}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	; 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40004800 	.word	0x40004800
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020c00 	.word	0x40020c00
 8001d4c:	40011400 	.word	0x40011400
 8001d50:	40020800 	.word	0x40020800

08001d54 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	; 0x28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d74:	d13f      	bne.n	8001df6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	4b21      	ldr	r3, [pc, #132]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7e:	4a20      	ldr	r2, [pc, #128]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001d80:	f043 0301 	orr.w	r3, r3, #1
 8001d84:	6313      	str	r3, [r2, #48]	; 0x30
 8001d86:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	f003 0301 	and.w	r3, r3, #1
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001d92:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001d96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001da4:	230a      	movs	r3, #10
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4619      	mov	r1, r3
 8001dae:	4815      	ldr	r0, [pc, #84]	; (8001e04 <HAL_PCD_MspInit+0xb0>)
 8001db0:	f001 f83a 	bl	8002e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001db4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	480e      	ldr	r0, [pc, #56]	; (8001e04 <HAL_PCD_MspInit+0xb0>)
 8001dca:	f001 f82d 	bl	8002e28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001dce:	4b0c      	ldr	r3, [pc, #48]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001dd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dd2:	4a0b      	ldr	r2, [pc, #44]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dd8:	6353      	str	r3, [r2, #52]	; 0x34
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de2:	4a07      	ldr	r2, [pc, #28]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001de4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dea:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_PCD_MspInit+0xac>)
 8001dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001df6:	bf00      	nop
 8001df8:	3728      	adds	r7, #40	; 0x28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800
 8001e04:	40020000 	.word	0x40020000

08001e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e0c:	e7fe      	b.n	8001e0c <NMI_Handler+0x4>

08001e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e12:	e7fe      	b.n	8001e12 <HardFault_Handler+0x4>

08001e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <MemManage_Handler+0x4>

08001e1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <BusFault_Handler+0x4>

08001e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <UsageFault_Handler+0x4>

08001e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e54:	f000 fad8 	bl	8002408 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler(); // ADD_GYUWON_231006 / ?? ??? ? ??
 8001e58:	f7ff f946 	bl	80010e8 <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001e66:	f002 fe71 	bl	8004b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000354 	.word	0x20000354

08001e74 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001e7a:	f002 fe67 	bl	8004b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	2000039c 	.word	0x2000039c

08001e88 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <TIM3_IRQHandler+0x10>)
 8001e8e:	f002 fe5d 	bl	8004b4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	2000030c 	.word	0x2000030c

08001e9c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ea0:	4802      	ldr	r0, [pc, #8]	; (8001eac <USART3_IRQHandler+0x10>)
 8001ea2:	f003 fbe9 	bl	8005678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	200003e4 	.word	0x200003e4

08001eb0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001eb4:	4802      	ldr	r0, [pc, #8]	; (8001ec0 <USART6_IRQHandler+0x10>)
 8001eb6:	f003 fbdf 	bl	8005678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000428 	.word	0x20000428

08001ec4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	617b      	str	r3, [r7, #20]
 8001ed4:	e00a      	b.n	8001eec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ed6:	f3af 8000 	nop.w
 8001eda:	4601      	mov	r1, r0
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	1c5a      	adds	r2, r3, #1
 8001ee0:	60ba      	str	r2, [r7, #8]
 8001ee2:	b2ca      	uxtb	r2, r1
 8001ee4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	3301      	adds	r3, #1
 8001eea:	617b      	str	r3, [r7, #20]
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	dbf0      	blt.n	8001ed6 <_read+0x12>
  }

  return len;
 8001ef4:	687b      	ldr	r3, [r7, #4]
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3718      	adds	r7, #24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b086      	sub	sp, #24
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	60f8      	str	r0, [r7, #12]
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	e009      	b.n	8001f24 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	1c5a      	adds	r2, r3, #1
 8001f14:	60ba      	str	r2, [r7, #8]
 8001f16:	781b      	ldrb	r3, [r3, #0]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff f92b 	bl	8001174 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	3301      	adds	r3, #1
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	dbf1      	blt.n	8001f10 <_write+0x12>
  }
  return len;
 8001f2c:	687b      	ldr	r3, [r7, #4]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <_close>:

int _close(int file)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f5e:	605a      	str	r2, [r3, #4]
  return 0;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr

08001f6e <_isatty>:

int _isatty(int file)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f76:	2301      	movs	r3, #1
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3714      	adds	r7, #20
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fa8:	4a14      	ldr	r2, [pc, #80]	; (8001ffc <_sbrk+0x5c>)
 8001faa:	4b15      	ldr	r3, [pc, #84]	; (8002000 <_sbrk+0x60>)
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb4:	4b13      	ldr	r3, [pc, #76]	; (8002004 <_sbrk+0x64>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d102      	bne.n	8001fc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <_sbrk+0x64>)
 8001fbe:	4a12      	ldr	r2, [pc, #72]	; (8002008 <_sbrk+0x68>)
 8001fc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <_sbrk+0x64>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4413      	add	r3, r2
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d207      	bcs.n	8001fe0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fd0:	f004 fdbc 	bl	8006b4c <__errno>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fda:	f04f 33ff 	mov.w	r3, #4294967295
 8001fde:	e009      	b.n	8001ff4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fe0:	4b08      	ldr	r3, [pc, #32]	; (8002004 <_sbrk+0x64>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	; (8002004 <_sbrk+0x64>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4413      	add	r3, r2
 8001fee:	4a05      	ldr	r2, [pc, #20]	; (8002004 <_sbrk+0x64>)
 8001ff0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20030000 	.word	0x20030000
 8002000:	00000400 	.word	0x00000400
 8002004:	20000990 	.word	0x20000990
 8002008:	20000d10 	.word	0x20000d10

0800200c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <SystemInit+0x20>)
 8002012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002016:	4a05      	ldr	r2, [pc, #20]	; (800202c <SystemInit+0x20>)
 8002018:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800201c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <HAL_UART_RxCpltCallback>:

int dht11_flag = 0;
int ultra_flag = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //    
{
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	if(huart == &huart3) // comport master  uart
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a4f      	ldr	r2, [pc, #316]	; (8002178 <HAL_UART_RxCpltCallback+0x148>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d165      	bne.n	800210c <HAL_UART_RxCpltCallback+0xdc>
	{

		if(front == rear +1)
 8002040:	4b4e      	ldr	r3, [pc, #312]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	1c5a      	adds	r2, r3, #1
 8002046:	4b4e      	ldr	r3, [pc, #312]	; (8002180 <HAL_UART_RxCpltCallback+0x150>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	429a      	cmp	r2, r3
 800204c:	d103      	bne.n	8002056 <HAL_UART_RxCpltCallback+0x26>
		{
			printf("over flow\n");
 800204e:	484d      	ldr	r0, [pc, #308]	; (8002184 <HAL_UART_RxCpltCallback+0x154>)
 8002050:	f004 fe34 	bl	8006cbc <puts>
 8002054:	e055      	b.n	8002102 <HAL_UART_RxCpltCallback+0xd2>
		}
		else
		{
			if(rx_index < COMMAND_LENGTH) //   byte 40byte  
 8002056:	4b4c      	ldr	r3, [pc, #304]	; (8002188 <HAL_UART_RxCpltCallback+0x158>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b27      	cmp	r3, #39	; 0x27
 800205c:	dc4b      	bgt.n	80020f6 <HAL_UART_RxCpltCallback+0xc6>
													//    
			{
				if(rx_data == '\n' || rx_data == '\r')
 800205e:	4b4b      	ldr	r3, [pc, #300]	; (800218c <HAL_UART_RxCpltCallback+0x15c>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b0a      	cmp	r3, #10
 8002064:	d003      	beq.n	800206e <HAL_UART_RxCpltCallback+0x3e>
 8002066:	4b49      	ldr	r3, [pc, #292]	; (800218c <HAL_UART_RxCpltCallback+0x15c>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b0d      	cmp	r3, #13
 800206c:	d130      	bne.n	80020d0 <HAL_UART_RxCpltCallback+0xa0>
				{
					rx_queue[rear][rx_index] = 0; // '\0'
 800206e:	4b43      	ldr	r3, [pc, #268]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	4b45      	ldr	r3, [pc, #276]	; (8002188 <HAL_UART_RxCpltCallback+0x158>)
 8002074:	6819      	ldr	r1, [r3, #0]
 8002076:	4846      	ldr	r0, [pc, #280]	; (8002190 <HAL_UART_RxCpltCallback+0x160>)
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4403      	add	r3, r0
 8002082:	440b      	add	r3, r1
 8002084:	2200      	movs	r2, #0
 8002086:	701a      	strb	r2, [r3, #0]
					rx_index = 0; //  message   rx_index 0 .
 8002088:	4b3f      	ldr	r3, [pc, #252]	; (8002188 <HAL_UART_RxCpltCallback+0x158>)
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
					printf("%s reserve\n" ,rx_queue[rear]);
 800208e:	4b3b      	ldr	r3, [pc, #236]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	4613      	mov	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	4a3d      	ldr	r2, [pc, #244]	; (8002190 <HAL_UART_RxCpltCallback+0x160>)
 800209c:	4413      	add	r3, r2
 800209e:	4619      	mov	r1, r3
 80020a0:	483c      	ldr	r0, [pc, #240]	; (8002194 <HAL_UART_RxCpltCallback+0x164>)
 80020a2:	f004 fd85 	bl	8006bb0 <iprintf>
					rear++; // rear    .
 80020a6:	4b35      	ldr	r3, [pc, #212]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	3301      	adds	r3, #1
 80020ac:	4a33      	ldr	r2, [pc, #204]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 80020ae:	6013      	str	r3, [r2, #0]
					rear %= MAX_COMMAND; //    
 80020b0:	4b32      	ldr	r3, [pc, #200]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 80020b2:	6819      	ldr	r1, [r3, #0]
 80020b4:	4b38      	ldr	r3, [pc, #224]	; (8002198 <HAL_UART_RxCpltCallback+0x168>)
 80020b6:	fb83 2301 	smull	r2, r3, r3, r1
 80020ba:	10da      	asrs	r2, r3, #3
 80020bc:	17cb      	asrs	r3, r1, #31
 80020be:	1ad2      	subs	r2, r2, r3
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	1aca      	subs	r2, r1, r3
 80020ca:	4b2c      	ldr	r3, [pc, #176]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 80020cc:	601a      	str	r2, [r3, #0]
				{
 80020ce:	e018      	b.n	8002102 <HAL_UART_RxCpltCallback+0xd2>
				}
				else
				{
					rx_queue[rear][rx_index++]=rx_data;
 80020d0:	4b2a      	ldr	r3, [pc, #168]	; (800217c <HAL_UART_RxCpltCallback+0x14c>)
 80020d2:	6819      	ldr	r1, [r3, #0]
 80020d4:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <HAL_UART_RxCpltCallback+0x158>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	1c53      	adds	r3, r2, #1
 80020da:	482b      	ldr	r0, [pc, #172]	; (8002188 <HAL_UART_RxCpltCallback+0x158>)
 80020dc:	6003      	str	r3, [r0, #0]
 80020de:	4b2b      	ldr	r3, [pc, #172]	; (800218c <HAL_UART_RxCpltCallback+0x15c>)
 80020e0:	781c      	ldrb	r4, [r3, #0]
 80020e2:	482b      	ldr	r0, [pc, #172]	; (8002190 <HAL_UART_RxCpltCallback+0x160>)
 80020e4:	460b      	mov	r3, r1
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	440b      	add	r3, r1
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	4403      	add	r3, r0
 80020ee:	4413      	add	r3, r2
 80020f0:	4622      	mov	r2, r4
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	e005      	b.n	8002102 <HAL_UART_RxCpltCallback+0xd2>
				}
			}
			else
				{
					rx_index=0;
 80020f6:	4b24      	ldr	r3, [pc, #144]	; (8002188 <HAL_UART_RxCpltCallback+0x158>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
					printf("Message Overflow !!! \n");
 80020fc:	4827      	ldr	r0, [pc, #156]	; (800219c <HAL_UART_RxCpltCallback+0x16c>)
 80020fe:	f004 fddd 	bl	8006cbc <puts>
				}
		}

		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 8002102:	2201      	movs	r2, #1
 8002104:	4921      	ldr	r1, [pc, #132]	; (800218c <HAL_UART_RxCpltCallback+0x15c>)
 8002106:	481c      	ldr	r0, [pc, #112]	; (8002178 <HAL_UART_RxCpltCallback+0x148>)
 8002108:	f003 fa85 	bl	8005616 <HAL_UART_Receive_IT>
	}




	if(huart == &huart6) // BT   uart
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a24      	ldr	r2, [pc, #144]	; (80021a0 <HAL_UART_RxCpltCallback+0x170>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d12c      	bne.n	800216e <HAL_UART_RxCpltCallback+0x13e>
		{
			if(bt_rx_index < COMMAND_LENGTH) //   byte 40byte  
 8002114:	4b23      	ldr	r3, [pc, #140]	; (80021a4 <HAL_UART_RxCpltCallback+0x174>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2b27      	cmp	r3, #39	; 0x27
 800211a:	dc1d      	bgt.n	8002158 <HAL_UART_RxCpltCallback+0x128>
			{
				if(bt_rx_data == '\n' || bt_rx_data == '\r')
 800211c:	4b22      	ldr	r3, [pc, #136]	; (80021a8 <HAL_UART_RxCpltCallback+0x178>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b0a      	cmp	r3, #10
 8002122:	d003      	beq.n	800212c <HAL_UART_RxCpltCallback+0xfc>
 8002124:	4b20      	ldr	r3, [pc, #128]	; (80021a8 <HAL_UART_RxCpltCallback+0x178>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b0d      	cmp	r3, #13
 800212a:	d10b      	bne.n	8002144 <HAL_UART_RxCpltCallback+0x114>
				{
					bt_rx_buff[bt_rx_index] = 0; // '\0'
 800212c:	4b1d      	ldr	r3, [pc, #116]	; (80021a4 <HAL_UART_RxCpltCallback+0x174>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a1e      	ldr	r2, [pc, #120]	; (80021ac <HAL_UART_RxCpltCallback+0x17c>)
 8002132:	2100      	movs	r1, #0
 8002134:	54d1      	strb	r1, [r2, r3]
					bt_newline_detect_flag = 1; // new line  flag set.
 8002136:	4b1e      	ldr	r3, [pc, #120]	; (80021b0 <HAL_UART_RxCpltCallback+0x180>)
 8002138:	2201      	movs	r2, #1
 800213a:	601a      	str	r2, [r3, #0]
					bt_rx_index = 0; //  message   rx_index 0 .
 800213c:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <HAL_UART_RxCpltCallback+0x174>)
 800213e:	2200      	movs	r2, #0
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	e00f      	b.n	8002164 <HAL_UART_RxCpltCallback+0x134>
				}
				else
				{
					bt_rx_buff[bt_rx_index++]=bt_rx_data;
 8002144:	4b17      	ldr	r3, [pc, #92]	; (80021a4 <HAL_UART_RxCpltCallback+0x174>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	1c5a      	adds	r2, r3, #1
 800214a:	4916      	ldr	r1, [pc, #88]	; (80021a4 <HAL_UART_RxCpltCallback+0x174>)
 800214c:	600a      	str	r2, [r1, #0]
 800214e:	4a16      	ldr	r2, [pc, #88]	; (80021a8 <HAL_UART_RxCpltCallback+0x178>)
 8002150:	7811      	ldrb	r1, [r2, #0]
 8002152:	4a16      	ldr	r2, [pc, #88]	; (80021ac <HAL_UART_RxCpltCallback+0x17c>)
 8002154:	54d1      	strb	r1, [r2, r3]
 8002156:	e005      	b.n	8002164 <HAL_UART_RxCpltCallback+0x134>
				}
			}
			else
				{
						bt_rx_index=0;
 8002158:	4b12      	ldr	r3, [pc, #72]	; (80021a4 <HAL_UART_RxCpltCallback+0x174>)
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
						printf("BT Message Overflow !!! \n");
 800215e:	4815      	ldr	r0, [pc, #84]	; (80021b4 <HAL_UART_RxCpltCallback+0x184>)
 8002160:	f004 fdac 	bl	8006cbc <puts>
				}
			HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 8002164:	2201      	movs	r2, #1
 8002166:	4910      	ldr	r1, [pc, #64]	; (80021a8 <HAL_UART_RxCpltCallback+0x178>)
 8002168:	480d      	ldr	r0, [pc, #52]	; (80021a0 <HAL_UART_RxCpltCallback+0x170>)
 800216a:	f003 fa54 	bl	8005616 <HAL_UART_Receive_IT>
		}



}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	bd90      	pop	{r4, r7, pc}
 8002176:	bf00      	nop
 8002178:	200003e4 	.word	0x200003e4
 800217c:	20000ce8 	.word	0x20000ce8
 8002180:	20000cec 	.word	0x20000cec
 8002184:	08007fd0 	.word	0x08007fd0
 8002188:	20000cb4 	.word	0x20000cb4
 800218c:	20000978 	.word	0x20000978
 8002190:	20000994 	.word	0x20000994
 8002194:	08007fdc 	.word	0x08007fdc
 8002198:	66666667 	.word	0x66666667
 800219c:	08007fe8 	.word	0x08007fe8
 80021a0:	20000428 	.word	0x20000428
 80021a4:	20000ce0 	.word	0x20000ce0
 80021a8:	20000979 	.word	0x20000979
 80021ac:	20000cb8 	.word	0x20000cb8
 80021b0:	20000ce4 	.word	0x20000ce4
 80021b4:	08008000 	.word	0x08008000

080021b8 <HAL_TIM_IC_CaptureCallback>:


// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c   call-back function
// 2.   ECHO edge edge     !!!
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a13      	ldr	r2, [pc, #76]	; (8002214 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d11f      	bne.n	800220a <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0) //      
 80021ca:	4b13      	ldr	r3, [pc, #76]	; (8002218 <HAL_TIM_IC_CaptureCallback+0x60>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d107      	bne.n	80021e4 <HAL_TIM_IC_CaptureCallback+0x2c>
		{

			__HAL_TIM_SET_COUNTER(htim, 0); //        .
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2200      	movs	r2, #0
 80021da:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture = 1; //             1 .
 80021dc:	4b0e      	ldr	r3, [pc, #56]	; (8002218 <HAL_TIM_IC_CaptureCallback+0x60>)
 80021de:	2201      	movs	r2, #1
 80021e0:	701a      	strb	r2, [r3, #0]
			is_first_capture = 0; //           .
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //         .
			ic_cpt_finish_flag = 1; //  
		}
	}
}
 80021e2:	e012      	b.n	800220a <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1) //       
 80021e4:	4b0c      	ldr	r3, [pc, #48]	; (8002218 <HAL_TIM_IC_CaptureCallback+0x60>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d10d      	bne.n	800220a <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture = 0; //           .
 80021ee:	4b0a      	ldr	r3, [pc, #40]	; (8002218 <HAL_TIM_IC_CaptureCallback+0x60>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //         .
 80021f4:	2100      	movs	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f002 fe4c 	bl	8004e94 <HAL_TIM_ReadCapturedValue>
 80021fc:	4603      	mov	r3, r0
 80021fe:	461a      	mov	r2, r3
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <HAL_TIM_IC_CaptureCallback+0x64>)
 8002202:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag = 1; //  
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002206:	2201      	movs	r2, #1
 8002208:	601a      	str	r2, [r3, #0]
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40000400 	.word	0x40000400
 8002218:	20000cf8 	.word	0x20000cf8
 800221c:	20000cf0 	.word	0x20000cf0
 8002220:	20000cf4 	.word	0x20000cf4
 8002224:	00000000 	.word	0x00000000

08002228 <ultrasonic_processing>:

void ultrasonic_processing(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0

	char ultra_lcd_buff[20];
	int distance_lv; //              
	if (TIM10_10ms_ultrasonic >= 100) // 10ms 100 1
 800222e:	4b24      	ldr	r3, [pc, #144]	; (80022c0 <ultrasonic_processing+0x98>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b63      	cmp	r3, #99	; 0x63
 8002234:	dd3a      	ble.n	80022ac <ultrasonic_processing+0x84>
	{
		TIM10_10ms_ultrasonic = 0;
 8002236:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <ultrasonic_processing+0x98>)
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
		make_trigger();
 800223c:	f000 f84a 	bl	80022d4 <make_trigger>
		if (ic_cpt_finish_flag) //    ..
 8002240:	4b20      	ldr	r3, [pc, #128]	; (80022c4 <ultrasonic_processing+0x9c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d031      	beq.n	80022ac <ultrasonic_processing+0x84>
		{
			ic_cpt_finish_flag = 0;
 8002248:	4b1e      	ldr	r3, [pc, #120]	; (80022c4 <ultrasonic_processing+0x9c>)
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
			distance_lv = distance; //         
 800224e:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <ultrasonic_processing+0xa0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	617b      	str	r3, [r7, #20]
			distance_lv = distance_lv * 0.034 / 2; // 1us 0.034cm .     distance    /2    .
 8002254:	6978      	ldr	r0, [r7, #20]
 8002256:	f7fe f96d 	bl	8000534 <__aeabi_i2d>
 800225a:	a317      	add	r3, pc, #92	; (adr r3, 80022b8 <ultrasonic_processing+0x90>)
 800225c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002260:	f7fe f9d2 	bl	8000608 <__aeabi_dmul>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	f04f 0200 	mov.w	r2, #0
 8002270:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002274:	f7fe faf2 	bl	800085c <__aeabi_ddiv>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4610      	mov	r0, r2
 800227e:	4619      	mov	r1, r3
 8002280:	f7fe fbd4 	bl	8000a2c <__aeabi_d2iz>
 8002284:	4603      	mov	r3, r0
 8002286:	617b      	str	r3, [r7, #20]

			printf("distance_lv: %dcm\n", distance_lv);
 8002288:	6979      	ldr	r1, [r7, #20]
 800228a:	4810      	ldr	r0, [pc, #64]	; (80022cc <ultrasonic_processing+0xa4>)
 800228c:	f004 fc90 	bl	8006bb0 <iprintf>
			sprintf(ultra_lcd_buff,"dist: %dcm", distance_lv);
 8002290:	463b      	mov	r3, r7
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	490e      	ldr	r1, [pc, #56]	; (80022d0 <ultrasonic_processing+0xa8>)
 8002296:	4618      	mov	r0, r3
 8002298:	f004 fd18 	bl	8006ccc <siprintf>
			move_cursor(1,0);
 800229c:	2100      	movs	r1, #0
 800229e:	2001      	movs	r0, #1
 80022a0:	f7fe ff0a 	bl	80010b8 <move_cursor>
			lcd_string(ultra_lcd_buff);
 80022a4:	463b      	mov	r3, r7
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7fe fef1 	bl	800108e <lcd_string>

		}


	}
}
 80022ac:	bf00      	nop
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	f3af 8000 	nop.w
 80022b8:	b020c49c 	.word	0xb020c49c
 80022bc:	3fa16872 	.word	0x3fa16872
 80022c0:	20000984 	.word	0x20000984
 80022c4:	20000cf4 	.word	0x20000cf4
 80022c8:	20000cf0 	.word	0x20000cf0
 80022cc:	080080bc 	.word	0x080080bc
 80022d0:	080080d0 	.word	0x080080d0

080022d4 <make_trigger>:

void make_trigger(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 80022d8:	2200      	movs	r2, #0
 80022da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022de:	480b      	ldr	r0, [pc, #44]	; (800230c <make_trigger+0x38>)
 80022e0:	f000 ff66 	bl	80031b0 <HAL_GPIO_WritePin>
	delay_us(2);
 80022e4:	2002      	movs	r0, #2
 80022e6:	f7fe ff2d 	bl	8001144 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 80022ea:	2201      	movs	r2, #1
 80022ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022f0:	4806      	ldr	r0, [pc, #24]	; (800230c <make_trigger+0x38>)
 80022f2:	f000 ff5d 	bl	80031b0 <HAL_GPIO_WritePin>
	delay_us(10);
 80022f6:	200a      	movs	r0, #10
 80022f8:	f7fe ff24 	bl	8001144 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 80022fc:	2200      	movs	r2, #0
 80022fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002302:	4802      	ldr	r0, [pc, #8]	; (800230c <make_trigger+0x38>)
 8002304:	f000 ff54 	bl	80031b0 <HAL_GPIO_WritePin>
	//  5           MCU    .

}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40021400 	.word	0x40021400

08002310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002310:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002348 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002314:	480d      	ldr	r0, [pc, #52]	; (800234c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002316:	490e      	ldr	r1, [pc, #56]	; (8002350 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002318:	4a0e      	ldr	r2, [pc, #56]	; (8002354 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800231a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800231c:	e002      	b.n	8002324 <LoopCopyDataInit>

0800231e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800231e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002322:	3304      	adds	r3, #4

08002324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002328:	d3f9      	bcc.n	800231e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800232a:	4a0b      	ldr	r2, [pc, #44]	; (8002358 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800232c:	4c0b      	ldr	r4, [pc, #44]	; (800235c <LoopFillZerobss+0x26>)
  movs r3, #0
 800232e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002330:	e001      	b.n	8002336 <LoopFillZerobss>

08002332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002334:	3204      	adds	r2, #4

08002336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002338:	d3fb      	bcc.n	8002332 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800233a:	f7ff fe67 	bl	800200c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800233e:	f004 fc0b 	bl	8006b58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002342:	f7fe ff29 	bl	8001198 <main>
  bx  lr    
 8002346:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002348:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800234c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002350:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002354:	0800819c 	.word	0x0800819c
  ldr r2, =_sbss
 8002358:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800235c:	20000d10 	.word	0x20000d10

08002360 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002360:	e7fe      	b.n	8002360 <ADC_IRQHandler>
	...

08002364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002368:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <HAL_Init+0x40>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a0d      	ldr	r2, [pc, #52]	; (80023a4 <HAL_Init+0x40>)
 800236e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002372:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002374:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <HAL_Init+0x40>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a0a      	ldr	r2, [pc, #40]	; (80023a4 <HAL_Init+0x40>)
 800237a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800237e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002380:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <HAL_Init+0x40>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a07      	ldr	r2, [pc, #28]	; (80023a4 <HAL_Init+0x40>)
 8002386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800238a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800238c:	2003      	movs	r0, #3
 800238e:	f000 f94f 	bl	8002630 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002392:	2000      	movs	r0, #0
 8002394:	f000 f808 	bl	80023a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002398:	f7ff fa82 	bl	80018a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	40023c00 	.word	0x40023c00

080023a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_InitTick+0x54>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b12      	ldr	r3, [pc, #72]	; (8002400 <HAL_InitTick+0x58>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	4619      	mov	r1, r3
 80023ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023be:	fbb3 f3f1 	udiv	r3, r3, r1
 80023c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 f967 	bl	800269a <HAL_SYSTICK_Config>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e00e      	b.n	80023f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b0f      	cmp	r3, #15
 80023da:	d80a      	bhi.n	80023f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023dc:	2200      	movs	r2, #0
 80023de:	6879      	ldr	r1, [r7, #4]
 80023e0:	f04f 30ff 	mov.w	r0, #4294967295
 80023e4:	f000 f92f 	bl	8002646 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023e8:	4a06      	ldr	r2, [pc, #24]	; (8002404 <HAL_InitTick+0x5c>)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ee:	2300      	movs	r3, #0
 80023f0:	e000      	b.n	80023f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	20000004 	.word	0x20000004
 8002400:	2000000c 	.word	0x2000000c
 8002404:	20000008 	.word	0x20000008

08002408 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800240c:	4b06      	ldr	r3, [pc, #24]	; (8002428 <HAL_IncTick+0x20>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_IncTick+0x24>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4413      	add	r3, r2
 8002418:	4a04      	ldr	r2, [pc, #16]	; (800242c <HAL_IncTick+0x24>)
 800241a:	6013      	str	r3, [r2, #0]
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	2000000c 	.word	0x2000000c
 800242c:	20000cfc 	.word	0x20000cfc

08002430 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  return uwTick;
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <HAL_GetTick+0x14>)
 8002436:	681b      	ldr	r3, [r3, #0]
}
 8002438:	4618      	mov	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000cfc 	.word	0x20000cfc

08002448 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002450:	f7ff ffee 	bl	8002430 <HAL_GetTick>
 8002454:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002460:	d005      	beq.n	800246e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002462:	4b0a      	ldr	r3, [pc, #40]	; (800248c <HAL_Delay+0x44>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	461a      	mov	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4413      	add	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800246e:	bf00      	nop
 8002470:	f7ff ffde 	bl	8002430 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	429a      	cmp	r2, r3
 800247e:	d8f7      	bhi.n	8002470 <HAL_Delay+0x28>
  {
  }
}
 8002480:	bf00      	nop
 8002482:	bf00      	nop
 8002484:	3710      	adds	r7, #16
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	2000000c 	.word	0x2000000c

08002490 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f003 0307 	and.w	r3, r3, #7
 800249e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a0:	4b0c      	ldr	r3, [pc, #48]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a6:	68ba      	ldr	r2, [r7, #8]
 80024a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024ac:	4013      	ands	r3, r2
 80024ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c2:	4a04      	ldr	r2, [pc, #16]	; (80024d4 <__NVIC_SetPriorityGrouping+0x44>)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	60d3      	str	r3, [r2, #12]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024dc:	4b04      	ldr	r3, [pc, #16]	; (80024f0 <__NVIC_GetPriorityGrouping+0x18>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	0a1b      	lsrs	r3, r3, #8
 80024e2:	f003 0307 	and.w	r3, r3, #7
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	e000ed00 	.word	0xe000ed00

080024f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	2b00      	cmp	r3, #0
 8002504:	db0b      	blt.n	800251e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	f003 021f 	and.w	r2, r3, #31
 800250c:	4907      	ldr	r1, [pc, #28]	; (800252c <__NVIC_EnableIRQ+0x38>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	095b      	lsrs	r3, r3, #5
 8002514:	2001      	movs	r0, #1
 8002516:	fa00 f202 	lsl.w	r2, r0, r2
 800251a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800251e:	bf00      	nop
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	e000e100 	.word	0xe000e100

08002530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	6039      	str	r1, [r7, #0]
 800253a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800253c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002540:	2b00      	cmp	r3, #0
 8002542:	db0a      	blt.n	800255a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	b2da      	uxtb	r2, r3
 8002548:	490c      	ldr	r1, [pc, #48]	; (800257c <__NVIC_SetPriority+0x4c>)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	0112      	lsls	r2, r2, #4
 8002550:	b2d2      	uxtb	r2, r2
 8002552:	440b      	add	r3, r1
 8002554:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002558:	e00a      	b.n	8002570 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	b2da      	uxtb	r2, r3
 800255e:	4908      	ldr	r1, [pc, #32]	; (8002580 <__NVIC_SetPriority+0x50>)
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	3b04      	subs	r3, #4
 8002568:	0112      	lsls	r2, r2, #4
 800256a:	b2d2      	uxtb	r2, r2
 800256c:	440b      	add	r3, r1
 800256e:	761a      	strb	r2, [r3, #24]
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr
 800257c:	e000e100 	.word	0xe000e100
 8002580:	e000ed00 	.word	0xe000ed00

08002584 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002584:	b480      	push	{r7}
 8002586:	b089      	sub	sp, #36	; 0x24
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	f1c3 0307 	rsb	r3, r3, #7
 800259e:	2b04      	cmp	r3, #4
 80025a0:	bf28      	it	cs
 80025a2:	2304      	movcs	r3, #4
 80025a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3304      	adds	r3, #4
 80025aa:	2b06      	cmp	r3, #6
 80025ac:	d902      	bls.n	80025b4 <NVIC_EncodePriority+0x30>
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3b03      	subs	r3, #3
 80025b2:	e000      	b.n	80025b6 <NVIC_EncodePriority+0x32>
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b8:	f04f 32ff 	mov.w	r2, #4294967295
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43da      	mvns	r2, r3
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	401a      	ands	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025cc:	f04f 31ff 	mov.w	r1, #4294967295
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	fa01 f303 	lsl.w	r3, r1, r3
 80025d6:	43d9      	mvns	r1, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025dc:	4313      	orrs	r3, r2
         );
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3724      	adds	r7, #36	; 0x24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
	...

080025ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	3b01      	subs	r3, #1
 80025f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025fc:	d301      	bcc.n	8002602 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025fe:	2301      	movs	r3, #1
 8002600:	e00f      	b.n	8002622 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002602:	4a0a      	ldr	r2, [pc, #40]	; (800262c <SysTick_Config+0x40>)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3b01      	subs	r3, #1
 8002608:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800260a:	210f      	movs	r1, #15
 800260c:	f04f 30ff 	mov.w	r0, #4294967295
 8002610:	f7ff ff8e 	bl	8002530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002614:	4b05      	ldr	r3, [pc, #20]	; (800262c <SysTick_Config+0x40>)
 8002616:	2200      	movs	r2, #0
 8002618:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800261a:	4b04      	ldr	r3, [pc, #16]	; (800262c <SysTick_Config+0x40>)
 800261c:	2207      	movs	r2, #7
 800261e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	e000e010 	.word	0xe000e010

08002630 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7ff ff29 	bl	8002490 <__NVIC_SetPriorityGrouping>
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002646:	b580      	push	{r7, lr}
 8002648:	b086      	sub	sp, #24
 800264a:	af00      	add	r7, sp, #0
 800264c:	4603      	mov	r3, r0
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	607a      	str	r2, [r7, #4]
 8002652:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002658:	f7ff ff3e 	bl	80024d8 <__NVIC_GetPriorityGrouping>
 800265c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800265e:	687a      	ldr	r2, [r7, #4]
 8002660:	68b9      	ldr	r1, [r7, #8]
 8002662:	6978      	ldr	r0, [r7, #20]
 8002664:	f7ff ff8e 	bl	8002584 <NVIC_EncodePriority>
 8002668:	4602      	mov	r2, r0
 800266a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800266e:	4611      	mov	r1, r2
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff ff5d 	bl	8002530 <__NVIC_SetPriority>
}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
 8002684:	4603      	mov	r3, r0
 8002686:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff ff31 	bl	80024f4 <__NVIC_EnableIRQ>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b082      	sub	sp, #8
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f7ff ffa2 	bl	80025ec <SysTick_Config>
 80026a8:	4603      	mov	r3, r0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b084      	sub	sp, #16
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026be:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026c0:	f7ff feb6 	bl	8002430 <HAL_GetTick>
 80026c4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d008      	beq.n	80026e4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2280      	movs	r2, #128	; 0x80
 80026d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e052      	b.n	800278a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0216 	bic.w	r2, r2, #22
 80026f2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	695a      	ldr	r2, [r3, #20]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002702:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002708:	2b00      	cmp	r3, #0
 800270a:	d103      	bne.n	8002714 <HAL_DMA_Abort+0x62>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002710:	2b00      	cmp	r3, #0
 8002712:	d007      	beq.n	8002724 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0208 	bic.w	r2, r2, #8
 8002722:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002734:	e013      	b.n	800275e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002736:	f7ff fe7b 	bl	8002430 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b05      	cmp	r3, #5
 8002742:	d90c      	bls.n	800275e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2220      	movs	r2, #32
 8002748:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2203      	movs	r2, #3
 800274e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e015      	b.n	800278a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1e4      	bne.n	8002736 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002770:	223f      	movs	r2, #63	; 0x3f
 8002772:	409a      	lsls	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002788:	2300      	movs	r3, #0
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002792:	b480      	push	{r7}
 8002794:	b083      	sub	sp, #12
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d004      	beq.n	80027b0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2280      	movs	r2, #128	; 0x80
 80027aa:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e00c      	b.n	80027ca <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2205      	movs	r2, #5
 80027b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
	...

080027d8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e06c      	b.n	80028c4 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d106      	bne.n	8002802 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2223      	movs	r2, #35	; 0x23
 80027f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff f877 	bl	80018f0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	4b31      	ldr	r3, [pc, #196]	; (80028cc <HAL_ETH_Init+0xf4>)
 8002808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800280a:	4a30      	ldr	r2, [pc, #192]	; (80028cc <HAL_ETH_Init+0xf4>)
 800280c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002810:	6453      	str	r3, [r2, #68]	; 0x44
 8002812:	4b2e      	ldr	r3, [pc, #184]	; (80028cc <HAL_ETH_Init+0xf4>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800281e:	4b2c      	ldr	r3, [pc, #176]	; (80028d0 <HAL_ETH_Init+0xf8>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	4a2b      	ldr	r2, [pc, #172]	; (80028d0 <HAL_ETH_Init+0xf8>)
 8002824:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002828:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800282a:	4b29      	ldr	r3, [pc, #164]	; (80028d0 <HAL_ETH_Init+0xf8>)
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	4927      	ldr	r1, [pc, #156]	; (80028d0 <HAL_ETH_Init+0xf8>)
 8002834:	4313      	orrs	r3, r2
 8002836:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002838:	4b25      	ldr	r3, [pc, #148]	; (80028d0 <HAL_ETH_Init+0xf8>)
 800283a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	6812      	ldr	r2, [r2, #0]
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002852:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002854:	f7ff fdec 	bl	8002430 <HAL_GetTick>
 8002858:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800285a:	e011      	b.n	8002880 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800285c:	f7ff fde8 	bl	8002430 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800286a:	d909      	bls.n	8002880 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2204      	movs	r2, #4
 8002870:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	22e0      	movs	r2, #224	; 0xe0
 8002878:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e021      	b.n	80028c4 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1e4      	bne.n	800285c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f958 	bl	8002b48 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f000 f9ff 	bl	8002c9c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f000 fa55 	bl	8002d4e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	461a      	mov	r2, r3
 80028aa:	2100      	movs	r1, #0
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f000 f9bd 	bl	8002c2c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2210      	movs	r2, #16
 80028be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3710      	adds	r7, #16
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40023800 	.word	0x40023800
 80028d0:	40013800 	.word	0x40013800

080028d4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	4b51      	ldr	r3, [pc, #324]	; (8002a30 <ETH_SetMACConfig+0x15c>)
 80028ea:	4013      	ands	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	7c1b      	ldrb	r3, [r3, #16]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d102      	bne.n	80028fc <ETH_SetMACConfig+0x28>
 80028f6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80028fa:	e000      	b.n	80028fe <ETH_SetMACConfig+0x2a>
 80028fc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	7c5b      	ldrb	r3, [r3, #17]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d102      	bne.n	800290c <ETH_SetMACConfig+0x38>
 8002906:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800290a:	e000      	b.n	800290e <ETH_SetMACConfig+0x3a>
 800290c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800290e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002914:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	7fdb      	ldrb	r3, [r3, #31]
 800291a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800291c:	431a      	orrs	r2, r3
                        macconf->Speed |
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002922:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	7f92      	ldrb	r2, [r2, #30]
 8002928:	2a00      	cmp	r2, #0
 800292a:	d102      	bne.n	8002932 <ETH_SetMACConfig+0x5e>
 800292c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002930:	e000      	b.n	8002934 <ETH_SetMACConfig+0x60>
 8002932:	2200      	movs	r2, #0
                        macconf->Speed |
 8002934:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	7f1b      	ldrb	r3, [r3, #28]
 800293a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800293c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002942:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	791b      	ldrb	r3, [r3, #4]
 8002948:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800294a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800294c:	683a      	ldr	r2, [r7, #0]
 800294e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002952:	2a00      	cmp	r2, #0
 8002954:	d102      	bne.n	800295c <ETH_SetMACConfig+0x88>
 8002956:	f44f 7200 	mov.w	r2, #512	; 0x200
 800295a:	e000      	b.n	800295e <ETH_SetMACConfig+0x8a>
 800295c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800295e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	7bdb      	ldrb	r3, [r3, #15]
 8002964:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002966:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800296c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002974:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002976:	4313      	orrs	r3, r2
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	4313      	orrs	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800298e:	2001      	movs	r0, #1
 8002990:	f7ff fd5a 	bl	8002448 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	f64f 7341 	movw	r3, #65345	; 0xff41
 80029aa:	4013      	ands	r3, r2
 80029ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80029ba:	2a00      	cmp	r2, #0
 80029bc:	d101      	bne.n	80029c2 <ETH_SetMACConfig+0xee>
 80029be:	2280      	movs	r2, #128	; 0x80
 80029c0:	e000      	b.n	80029c4 <ETH_SetMACConfig+0xf0>
 80029c2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80029c4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80029ca:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80029d2:	2a01      	cmp	r2, #1
 80029d4:	d101      	bne.n	80029da <ETH_SetMACConfig+0x106>
 80029d6:	2208      	movs	r2, #8
 80029d8:	e000      	b.n	80029dc <ETH_SetMACConfig+0x108>
 80029da:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80029dc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80029e4:	2a01      	cmp	r2, #1
 80029e6:	d101      	bne.n	80029ec <ETH_SetMACConfig+0x118>
 80029e8:	2204      	movs	r2, #4
 80029ea:	e000      	b.n	80029ee <ETH_SetMACConfig+0x11a>
 80029ec:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80029ee:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 80029f6:	2a01      	cmp	r2, #1
 80029f8:	d101      	bne.n	80029fe <ETH_SetMACConfig+0x12a>
 80029fa:	2202      	movs	r2, #2
 80029fc:	e000      	b.n	8002a00 <ETH_SetMACConfig+0x12c>
 80029fe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002a00:	4313      	orrs	r3, r2
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	699b      	ldr	r3, [r3, #24]
 8002a16:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a18:	2001      	movs	r0, #1
 8002a1a:	f7ff fd15 	bl	8002448 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	619a      	str	r2, [r3, #24]
}
 8002a26:	bf00      	nop
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	ff20810f 	.word	0xff20810f

08002a34 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	4b3d      	ldr	r3, [pc, #244]	; (8002b44 <ETH_SetDMAConfig+0x110>)
 8002a4e:	4013      	ands	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	7b1b      	ldrb	r3, [r3, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d102      	bne.n	8002a60 <ETH_SetDMAConfig+0x2c>
 8002a5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002a5e:	e000      	b.n	8002a62 <ETH_SetDMAConfig+0x2e>
 8002a60:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	7b5b      	ldrb	r3, [r3, #13]
 8002a66:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002a68:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	7f52      	ldrb	r2, [r2, #29]
 8002a6e:	2a00      	cmp	r2, #0
 8002a70:	d102      	bne.n	8002a78 <ETH_SetDMAConfig+0x44>
 8002a72:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002a76:	e000      	b.n	8002a7a <ETH_SetDMAConfig+0x46>
 8002a78:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002a7a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	7b9b      	ldrb	r3, [r3, #14]
 8002a80:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002a82:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002a88:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	7f1b      	ldrb	r3, [r3, #28]
 8002a8e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002a90:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	7f9b      	ldrb	r3, [r3, #30]
 8002a96:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002a98:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002a9e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002aa6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ab8:	461a      	mov	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002aca:	2001      	movs	r0, #1
 8002acc:	f7ff fcbc 	bl	8002448 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ad8:	461a      	mov	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	791b      	ldrb	r3, [r3, #4]
 8002ae2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ae8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002aee:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002af4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002afc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002afe:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b04:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002b06:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002b0c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6812      	ldr	r2, [r2, #0]
 8002b12:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b16:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002b1a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f7ff fc8d 	bl	8002448 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002b36:	461a      	mov	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6013      	str	r3, [r2, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	f8de3f23 	.word	0xf8de3f23

08002b48 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b0a6      	sub	sp, #152	; 0x98
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002b50:	2301      	movs	r3, #1
 8002b52:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8002b56:	2301      	movs	r3, #1
 8002b58:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002b60:	2300      	movs	r3, #0
 8002b62:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002b66:	2301      	movs	r3, #1
 8002b68:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002b72:	2301      	movs	r3, #1
 8002b74:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002b84:	2300      	movs	r3, #0
 8002b86:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002b92:	2300      	movs	r3, #0
 8002b94:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002baa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bae:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002bb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002bbc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff fe86 	bl	80028d4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002bde:	2300      	movs	r3, #0
 8002be0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002be4:	2300      	movs	r3, #0
 8002be6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002bea:	2300      	movs	r3, #0
 8002bec:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002bf8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bfc:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002bfe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002c02:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002c04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c08:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002c18:	f107 0308 	add.w	r3, r7, #8
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff08 	bl	8002a34 <ETH_SetDMAConfig>
}
 8002c24:	bf00      	nop
 8002c26:	3798      	adds	r7, #152	; 0x98
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	3305      	adds	r3, #5
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	021b      	lsls	r3, r3, #8
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	3204      	adds	r2, #4
 8002c44:	7812      	ldrb	r2, [r2, #0]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002c4a:	68ba      	ldr	r2, [r7, #8]
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <ETH_MACAddressConfig+0x68>)
 8002c4e:	4413      	add	r3, r2
 8002c50:	461a      	mov	r2, r3
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3303      	adds	r3, #3
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	061a      	lsls	r2, r3, #24
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3302      	adds	r3, #2
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	041b      	lsls	r3, r3, #16
 8002c66:	431a      	orrs	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	021b      	lsls	r3, r3, #8
 8002c70:	4313      	orrs	r3, r2
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	7812      	ldrb	r2, [r2, #0]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <ETH_MACAddressConfig+0x6c>)
 8002c7e:	4413      	add	r3, r2
 8002c80:	461a      	mov	r2, r3
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	6013      	str	r3, [r2, #0]
}
 8002c86:	bf00      	nop
 8002c88:	371c      	adds	r7, #28
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	40028040 	.word	0x40028040
 8002c98:	40028044 	.word	0x40028044

08002c9c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b085      	sub	sp, #20
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60fb      	str	r3, [r7, #12]
 8002ca8:	e03e      	b.n	8002d28 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68d9      	ldr	r1, [r3, #12]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	440b      	add	r3, r1
 8002cba:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002cd4:	68b9      	ldr	r1, [r7, #8]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	3206      	adds	r2, #6
 8002cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d80c      	bhi.n	8002d0c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68d9      	ldr	r1, [r3, #12]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	440b      	add	r3, r1
 8002d04:	461a      	mov	r2, r3
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	e004      	b.n	8002d16 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	461a      	mov	r2, r3
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3301      	adds	r3, #1
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2b03      	cmp	r3, #3
 8002d2c:	d9bd      	bls.n	8002caa <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d40:	611a      	str	r2, [r3, #16]
}
 8002d42:	bf00      	nop
 8002d44:	3714      	adds	r7, #20
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b085      	sub	sp, #20
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	e046      	b.n	8002dea <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6919      	ldr	r1, [r3, #16]
 8002d60:	68fa      	ldr	r2, [r7, #12]
 8002d62:	4613      	mov	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4413      	add	r3, r2
 8002d68:	00db      	lsls	r3, r3, #3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	2200      	movs	r2, #0
 8002d72:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2200      	movs	r2, #0
 8002d78:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2200      	movs	r2, #0
 8002d84:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002d98:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002da0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002dae:	68b9      	ldr	r1, [r7, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	3212      	adds	r2, #18
 8002db6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d80c      	bhi.n	8002dda <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6919      	ldr	r1, [r3, #16]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	1c5a      	adds	r2, r3, #1
 8002dc8:	4613      	mov	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	00db      	lsls	r3, r3, #3
 8002dd0:	440b      	add	r3, r1
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	60da      	str	r2, [r3, #12]
 8002dd8:	e004      	b.n	8002de4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	461a      	mov	r2, r3
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	3301      	adds	r3, #1
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2b03      	cmp	r3, #3
 8002dee:	d9b5      	bls.n	8002d5c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691a      	ldr	r2, [r3, #16]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e1a:	60da      	str	r2, [r3, #12]
}
 8002e1c:	bf00      	nop
 8002e1e:	3714      	adds	r7, #20
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b089      	sub	sp, #36	; 0x24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e3e:	2300      	movs	r3, #0
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	e177      	b.n	8003134 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e44:	2201      	movs	r2, #1
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4013      	ands	r3, r2
 8002e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	f040 8166 	bne.w	800312e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d005      	beq.n	8002e7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d130      	bne.n	8002edc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	2203      	movs	r2, #3
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	68da      	ldr	r2, [r3, #12]
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	091b      	lsrs	r3, r3, #4
 8002ec6:	f003 0201 	and.w	r2, r3, #1
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d017      	beq.n	8002f18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	689a      	ldr	r2, [r3, #8]
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	005b      	lsls	r3, r3, #1
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d123      	bne.n	8002f6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	08da      	lsrs	r2, r3, #3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3208      	adds	r2, #8
 8002f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	220f      	movs	r2, #15
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	43db      	mvns	r3, r3
 8002f42:	69ba      	ldr	r2, [r7, #24]
 8002f44:	4013      	ands	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	691a      	ldr	r2, [r3, #16]
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	08da      	lsrs	r2, r3, #3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	3208      	adds	r2, #8
 8002f66:	69b9      	ldr	r1, [r7, #24]
 8002f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	2203      	movs	r2, #3
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0203 	and.w	r2, r3, #3
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 80c0 	beq.w	800312e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60fb      	str	r3, [r7, #12]
 8002fb2:	4b66      	ldr	r3, [pc, #408]	; (800314c <HAL_GPIO_Init+0x324>)
 8002fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb6:	4a65      	ldr	r2, [pc, #404]	; (800314c <HAL_GPIO_Init+0x324>)
 8002fb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8002fbe:	4b63      	ldr	r3, [pc, #396]	; (800314c <HAL_GPIO_Init+0x324>)
 8002fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002fca:	4a61      	ldr	r2, [pc, #388]	; (8003150 <HAL_GPIO_Init+0x328>)
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	089b      	lsrs	r3, r3, #2
 8002fd0:	3302      	adds	r3, #2
 8002fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	220f      	movs	r2, #15
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	43db      	mvns	r3, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4013      	ands	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a58      	ldr	r2, [pc, #352]	; (8003154 <HAL_GPIO_Init+0x32c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d037      	beq.n	8003066 <HAL_GPIO_Init+0x23e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a57      	ldr	r2, [pc, #348]	; (8003158 <HAL_GPIO_Init+0x330>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d031      	beq.n	8003062 <HAL_GPIO_Init+0x23a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a56      	ldr	r2, [pc, #344]	; (800315c <HAL_GPIO_Init+0x334>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d02b      	beq.n	800305e <HAL_GPIO_Init+0x236>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a55      	ldr	r2, [pc, #340]	; (8003160 <HAL_GPIO_Init+0x338>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d025      	beq.n	800305a <HAL_GPIO_Init+0x232>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a54      	ldr	r2, [pc, #336]	; (8003164 <HAL_GPIO_Init+0x33c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d01f      	beq.n	8003056 <HAL_GPIO_Init+0x22e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a53      	ldr	r2, [pc, #332]	; (8003168 <HAL_GPIO_Init+0x340>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d019      	beq.n	8003052 <HAL_GPIO_Init+0x22a>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a52      	ldr	r2, [pc, #328]	; (800316c <HAL_GPIO_Init+0x344>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d013      	beq.n	800304e <HAL_GPIO_Init+0x226>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a51      	ldr	r2, [pc, #324]	; (8003170 <HAL_GPIO_Init+0x348>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d00d      	beq.n	800304a <HAL_GPIO_Init+0x222>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a50      	ldr	r2, [pc, #320]	; (8003174 <HAL_GPIO_Init+0x34c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d007      	beq.n	8003046 <HAL_GPIO_Init+0x21e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4f      	ldr	r2, [pc, #316]	; (8003178 <HAL_GPIO_Init+0x350>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d101      	bne.n	8003042 <HAL_GPIO_Init+0x21a>
 800303e:	2309      	movs	r3, #9
 8003040:	e012      	b.n	8003068 <HAL_GPIO_Init+0x240>
 8003042:	230a      	movs	r3, #10
 8003044:	e010      	b.n	8003068 <HAL_GPIO_Init+0x240>
 8003046:	2308      	movs	r3, #8
 8003048:	e00e      	b.n	8003068 <HAL_GPIO_Init+0x240>
 800304a:	2307      	movs	r3, #7
 800304c:	e00c      	b.n	8003068 <HAL_GPIO_Init+0x240>
 800304e:	2306      	movs	r3, #6
 8003050:	e00a      	b.n	8003068 <HAL_GPIO_Init+0x240>
 8003052:	2305      	movs	r3, #5
 8003054:	e008      	b.n	8003068 <HAL_GPIO_Init+0x240>
 8003056:	2304      	movs	r3, #4
 8003058:	e006      	b.n	8003068 <HAL_GPIO_Init+0x240>
 800305a:	2303      	movs	r3, #3
 800305c:	e004      	b.n	8003068 <HAL_GPIO_Init+0x240>
 800305e:	2302      	movs	r3, #2
 8003060:	e002      	b.n	8003068 <HAL_GPIO_Init+0x240>
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <HAL_GPIO_Init+0x240>
 8003066:	2300      	movs	r3, #0
 8003068:	69fa      	ldr	r2, [r7, #28]
 800306a:	f002 0203 	and.w	r2, r2, #3
 800306e:	0092      	lsls	r2, r2, #2
 8003070:	4093      	lsls	r3, r2
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4313      	orrs	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003078:	4935      	ldr	r1, [pc, #212]	; (8003150 <HAL_GPIO_Init+0x328>)
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	089b      	lsrs	r3, r3, #2
 800307e:	3302      	adds	r3, #2
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003086:	4b3d      	ldr	r3, [pc, #244]	; (800317c <HAL_GPIO_Init+0x354>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	43db      	mvns	r3, r3
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	4013      	ands	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030aa:	4a34      	ldr	r2, [pc, #208]	; (800317c <HAL_GPIO_Init+0x354>)
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030b0:	4b32      	ldr	r3, [pc, #200]	; (800317c <HAL_GPIO_Init+0x354>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d003      	beq.n	80030d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030d4:	4a29      	ldr	r2, [pc, #164]	; (800317c <HAL_GPIO_Init+0x354>)
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030da:	4b28      	ldr	r3, [pc, #160]	; (800317c <HAL_GPIO_Init+0x354>)
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	43db      	mvns	r3, r3
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	4013      	ands	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030fe:	4a1f      	ldr	r2, [pc, #124]	; (800317c <HAL_GPIO_Init+0x354>)
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003104:	4b1d      	ldr	r3, [pc, #116]	; (800317c <HAL_GPIO_Init+0x354>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003128:	4a14      	ldr	r2, [pc, #80]	; (800317c <HAL_GPIO_Init+0x354>)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	3301      	adds	r3, #1
 8003132:	61fb      	str	r3, [r7, #28]
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	2b0f      	cmp	r3, #15
 8003138:	f67f ae84 	bls.w	8002e44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	3724      	adds	r7, #36	; 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40023800 	.word	0x40023800
 8003150:	40013800 	.word	0x40013800
 8003154:	40020000 	.word	0x40020000
 8003158:	40020400 	.word	0x40020400
 800315c:	40020800 	.word	0x40020800
 8003160:	40020c00 	.word	0x40020c00
 8003164:	40021000 	.word	0x40021000
 8003168:	40021400 	.word	0x40021400
 800316c:	40021800 	.word	0x40021800
 8003170:	40021c00 	.word	0x40021c00
 8003174:	40022000 	.word	0x40022000
 8003178:	40022400 	.word	0x40022400
 800317c:	40013c00 	.word	0x40013c00

08003180 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	887b      	ldrh	r3, [r7, #2]
 8003192:	4013      	ands	r3, r2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d002      	beq.n	800319e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003198:	2301      	movs	r3, #1
 800319a:	73fb      	strb	r3, [r7, #15]
 800319c:	e001      	b.n	80031a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800319e:	2300      	movs	r3, #0
 80031a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	807b      	strh	r3, [r7, #2]
 80031bc:	4613      	mov	r3, r2
 80031be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031c0:	787b      	ldrb	r3, [r7, #1]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d003      	beq.n	80031ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031c6:	887a      	ldrh	r2, [r7, #2]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031cc:	e003      	b.n	80031d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031ce:	887b      	ldrh	r3, [r7, #2]
 80031d0:	041a      	lsls	r2, r3, #16
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	619a      	str	r2, [r3, #24]
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e12b      	b.n	800344e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d106      	bne.n	8003210 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7fe fc36 	bl	8001a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2224      	movs	r2, #36	; 0x24
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0201 	bic.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003236:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003246:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003248:	f001 fa20 	bl	800468c <HAL_RCC_GetPCLK1Freq>
 800324c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	4a81      	ldr	r2, [pc, #516]	; (8003458 <HAL_I2C_Init+0x274>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d807      	bhi.n	8003268 <HAL_I2C_Init+0x84>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	4a80      	ldr	r2, [pc, #512]	; (800345c <HAL_I2C_Init+0x278>)
 800325c:	4293      	cmp	r3, r2
 800325e:	bf94      	ite	ls
 8003260:	2301      	movls	r3, #1
 8003262:	2300      	movhi	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	e006      	b.n	8003276 <HAL_I2C_Init+0x92>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4a7d      	ldr	r2, [pc, #500]	; (8003460 <HAL_I2C_Init+0x27c>)
 800326c:	4293      	cmp	r3, r2
 800326e:	bf94      	ite	ls
 8003270:	2301      	movls	r3, #1
 8003272:	2300      	movhi	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e0e7      	b.n	800344e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	4a78      	ldr	r2, [pc, #480]	; (8003464 <HAL_I2C_Init+0x280>)
 8003282:	fba2 2303 	umull	r2, r3, r2, r3
 8003286:	0c9b      	lsrs	r3, r3, #18
 8003288:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68ba      	ldr	r2, [r7, #8]
 800329a:	430a      	orrs	r2, r1
 800329c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	4a6a      	ldr	r2, [pc, #424]	; (8003458 <HAL_I2C_Init+0x274>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d802      	bhi.n	80032b8 <HAL_I2C_Init+0xd4>
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	3301      	adds	r3, #1
 80032b6:	e009      	b.n	80032cc <HAL_I2C_Init+0xe8>
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80032be:	fb02 f303 	mul.w	r3, r2, r3
 80032c2:	4a69      	ldr	r2, [pc, #420]	; (8003468 <HAL_I2C_Init+0x284>)
 80032c4:	fba2 2303 	umull	r2, r3, r2, r3
 80032c8:	099b      	lsrs	r3, r3, #6
 80032ca:	3301      	adds	r3, #1
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	430b      	orrs	r3, r1
 80032d2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032de:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	495c      	ldr	r1, [pc, #368]	; (8003458 <HAL_I2C_Init+0x274>)
 80032e8:	428b      	cmp	r3, r1
 80032ea:	d819      	bhi.n	8003320 <HAL_I2C_Init+0x13c>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	1e59      	subs	r1, r3, #1
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	fbb1 f3f3 	udiv	r3, r1, r3
 80032fa:	1c59      	adds	r1, r3, #1
 80032fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003300:	400b      	ands	r3, r1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d00a      	beq.n	800331c <HAL_I2C_Init+0x138>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	1e59      	subs	r1, r3, #1
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	005b      	lsls	r3, r3, #1
 8003310:	fbb1 f3f3 	udiv	r3, r1, r3
 8003314:	3301      	adds	r3, #1
 8003316:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800331a:	e051      	b.n	80033c0 <HAL_I2C_Init+0x1dc>
 800331c:	2304      	movs	r3, #4
 800331e:	e04f      	b.n	80033c0 <HAL_I2C_Init+0x1dc>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d111      	bne.n	800334c <HAL_I2C_Init+0x168>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	1e58      	subs	r0, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6859      	ldr	r1, [r3, #4]
 8003330:	460b      	mov	r3, r1
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	440b      	add	r3, r1
 8003336:	fbb0 f3f3 	udiv	r3, r0, r3
 800333a:	3301      	adds	r3, #1
 800333c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003340:	2b00      	cmp	r3, #0
 8003342:	bf0c      	ite	eq
 8003344:	2301      	moveq	r3, #1
 8003346:	2300      	movne	r3, #0
 8003348:	b2db      	uxtb	r3, r3
 800334a:	e012      	b.n	8003372 <HAL_I2C_Init+0x18e>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1e58      	subs	r0, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6859      	ldr	r1, [r3, #4]
 8003354:	460b      	mov	r3, r1
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	0099      	lsls	r1, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003362:	3301      	adds	r3, #1
 8003364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003368:	2b00      	cmp	r3, #0
 800336a:	bf0c      	ite	eq
 800336c:	2301      	moveq	r3, #1
 800336e:	2300      	movne	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_I2C_Init+0x196>
 8003376:	2301      	movs	r3, #1
 8003378:	e022      	b.n	80033c0 <HAL_I2C_Init+0x1dc>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d10e      	bne.n	80033a0 <HAL_I2C_Init+0x1bc>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	1e58      	subs	r0, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6859      	ldr	r1, [r3, #4]
 800338a:	460b      	mov	r3, r1
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	440b      	add	r3, r1
 8003390:	fbb0 f3f3 	udiv	r3, r0, r3
 8003394:	3301      	adds	r3, #1
 8003396:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800339a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800339e:	e00f      	b.n	80033c0 <HAL_I2C_Init+0x1dc>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	1e58      	subs	r0, r3, #1
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6859      	ldr	r1, [r3, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	0099      	lsls	r1, r3, #2
 80033b0:	440b      	add	r3, r1
 80033b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033b6:	3301      	adds	r3, #1
 80033b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033c0:	6879      	ldr	r1, [r7, #4]
 80033c2:	6809      	ldr	r1, [r1, #0]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69da      	ldr	r2, [r3, #28]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a1b      	ldr	r3, [r3, #32]
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6911      	ldr	r1, [r2, #16]
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	68d2      	ldr	r2, [r2, #12]
 80033fa:	4311      	orrs	r1, r2
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	6812      	ldr	r2, [r2, #0]
 8003400:	430b      	orrs	r3, r1
 8003402:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	695a      	ldr	r2, [r3, #20]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 0201 	orr.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	000186a0 	.word	0x000186a0
 800345c:	001e847f 	.word	0x001e847f
 8003460:	003d08ff 	.word	0x003d08ff
 8003464:	431bde83 	.word	0x431bde83
 8003468:	10624dd3 	.word	0x10624dd3

0800346c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af02      	add	r7, sp, #8
 8003472:	60f8      	str	r0, [r7, #12]
 8003474:	607a      	str	r2, [r7, #4]
 8003476:	461a      	mov	r2, r3
 8003478:	460b      	mov	r3, r1
 800347a:	817b      	strh	r3, [r7, #10]
 800347c:	4613      	mov	r3, r2
 800347e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7fe ffd6 	bl	8002430 <HAL_GetTick>
 8003484:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b20      	cmp	r3, #32
 8003490:	f040 80e0 	bne.w	8003654 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	2319      	movs	r3, #25
 800349a:	2201      	movs	r2, #1
 800349c:	4970      	ldr	r1, [pc, #448]	; (8003660 <HAL_I2C_Master_Transmit+0x1f4>)
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 f964 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80034aa:	2302      	movs	r3, #2
 80034ac:	e0d3      	b.n	8003656 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <HAL_I2C_Master_Transmit+0x50>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e0cc      	b.n	8003656 <HAL_I2C_Master_Transmit+0x1ea>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d007      	beq.n	80034e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f042 0201 	orr.w	r2, r2, #1
 80034e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	2221      	movs	r2, #33	; 0x21
 80034f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2210      	movs	r2, #16
 80034fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2200      	movs	r2, #0
 8003506:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	893a      	ldrh	r2, [r7, #8]
 8003512:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29a      	uxth	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	4a50      	ldr	r2, [pc, #320]	; (8003664 <HAL_I2C_Master_Transmit+0x1f8>)
 8003522:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003524:	8979      	ldrh	r1, [r7, #10]
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	6a3a      	ldr	r2, [r7, #32]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 f89c 	bl	8003668 <I2C_MasterRequestWrite>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e08d      	b.n	8003656 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800353a:	2300      	movs	r3, #0
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	613b      	str	r3, [r7, #16]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	613b      	str	r3, [r7, #16]
 800354e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003550:	e066      	b.n	8003620 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	6a39      	ldr	r1, [r7, #32]
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f000 f9de 	bl	8003918 <I2C_WaitOnTXEFlagUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00d      	beq.n	800357e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	2b04      	cmp	r3, #4
 8003568:	d107      	bne.n	800357a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003578:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e06b      	b.n	8003656 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	781a      	ldrb	r2, [r3, #0]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358e:	1c5a      	adds	r2, r3, #1
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003598:	b29b      	uxth	r3, r3
 800359a:	3b01      	subs	r3, #1
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	d11b      	bne.n	80035f4 <HAL_I2C_Master_Transmit+0x188>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d017      	beq.n	80035f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	781a      	ldrb	r2, [r3, #0]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	1c5a      	adds	r2, r3, #1
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035de:	b29b      	uxth	r3, r3
 80035e0:	3b01      	subs	r3, #1
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	6a39      	ldr	r1, [r7, #32]
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 f9ce 	bl	800399a <I2C_WaitOnBTFFlagUntilTimeout>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00d      	beq.n	8003620 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003608:	2b04      	cmp	r3, #4
 800360a:	d107      	bne.n	800361c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800361a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e01a      	b.n	8003656 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003624:	2b00      	cmp	r3, #0
 8003626:	d194      	bne.n	8003552 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003636:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	e000      	b.n	8003656 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003654:	2302      	movs	r3, #2
  }
}
 8003656:	4618      	mov	r0, r3
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	00100002 	.word	0x00100002
 8003664:	ffff0000 	.word	0xffff0000

08003668 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b088      	sub	sp, #32
 800366c:	af02      	add	r7, sp, #8
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	607a      	str	r2, [r7, #4]
 8003672:	603b      	str	r3, [r7, #0]
 8003674:	460b      	mov	r3, r1
 8003676:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	2b08      	cmp	r3, #8
 8003682:	d006      	beq.n	8003692 <I2C_MasterRequestWrite+0x2a>
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d003      	beq.n	8003692 <I2C_MasterRequestWrite+0x2a>
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003690:	d108      	bne.n	80036a4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036a0:	601a      	str	r2, [r3, #0]
 80036a2:	e00b      	b.n	80036bc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a8:	2b12      	cmp	r3, #18
 80036aa:	d107      	bne.n	80036bc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	9300      	str	r3, [sp, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036c8:	68f8      	ldr	r0, [r7, #12]
 80036ca:	f000 f84f 	bl	800376c <I2C_WaitOnFlagUntilTimeout>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00d      	beq.n	80036f0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036e2:	d103      	bne.n	80036ec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e035      	b.n	800375c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	691b      	ldr	r3, [r3, #16]
 80036f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036f8:	d108      	bne.n	800370c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036fa:	897b      	ldrh	r3, [r7, #10]
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	461a      	mov	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003708:	611a      	str	r2, [r3, #16]
 800370a:	e01b      	b.n	8003744 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800370c:	897b      	ldrh	r3, [r7, #10]
 800370e:	11db      	asrs	r3, r3, #7
 8003710:	b2db      	uxtb	r3, r3
 8003712:	f003 0306 	and.w	r3, r3, #6
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f063 030f 	orn	r3, r3, #15
 800371c:	b2da      	uxtb	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	490e      	ldr	r1, [pc, #56]	; (8003764 <I2C_MasterRequestWrite+0xfc>)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f875 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e010      	b.n	800375c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800373a:	897b      	ldrh	r3, [r7, #10]
 800373c:	b2da      	uxtb	r2, r3
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	4907      	ldr	r1, [pc, #28]	; (8003768 <I2C_MasterRequestWrite+0x100>)
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f865 	bl	800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3718      	adds	r7, #24
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	00010008 	.word	0x00010008
 8003768:	00010002 	.word	0x00010002

0800376c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	603b      	str	r3, [r7, #0]
 8003778:	4613      	mov	r3, r2
 800377a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377c:	e025      	b.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003784:	d021      	beq.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003786:	f7fe fe53 	bl	8002430 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	683a      	ldr	r2, [r7, #0]
 8003792:	429a      	cmp	r2, r3
 8003794:	d302      	bcc.n	800379c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d116      	bne.n	80037ca <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f043 0220 	orr.w	r2, r3, #32
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e023      	b.n	8003812 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	0c1b      	lsrs	r3, r3, #16
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d10d      	bne.n	80037f0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	43da      	mvns	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4013      	ands	r3, r2
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	bf0c      	ite	eq
 80037e6:	2301      	moveq	r3, #1
 80037e8:	2300      	movne	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	461a      	mov	r2, r3
 80037ee:	e00c      	b.n	800380a <I2C_WaitOnFlagUntilTimeout+0x9e>
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	43da      	mvns	r2, r3
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	4013      	ands	r3, r2
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	bf0c      	ite	eq
 8003802:	2301      	moveq	r3, #1
 8003804:	2300      	movne	r3, #0
 8003806:	b2db      	uxtb	r3, r3
 8003808:	461a      	mov	r2, r3
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	429a      	cmp	r2, r3
 800380e:	d0b6      	beq.n	800377e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b084      	sub	sp, #16
 800381e:	af00      	add	r7, sp, #0
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	60b9      	str	r1, [r7, #8]
 8003824:	607a      	str	r2, [r7, #4]
 8003826:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003828:	e051      	b.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	695b      	ldr	r3, [r3, #20]
 8003830:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003838:	d123      	bne.n	8003882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003848:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003852:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2200      	movs	r2, #0
 8003858:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	f043 0204 	orr.w	r2, r3, #4
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e046      	b.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003888:	d021      	beq.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388a:	f7fe fdd1 	bl	8002430 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	429a      	cmp	r2, r3
 8003898:	d302      	bcc.n	80038a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d116      	bne.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2200      	movs	r2, #0
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	f043 0220 	orr.w	r2, r3, #32
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e020      	b.n	8003910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	0c1b      	lsrs	r3, r3, #16
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d10c      	bne.n	80038f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	43da      	mvns	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4013      	ands	r3, r2
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bf14      	ite	ne
 80038ea:	2301      	movne	r3, #1
 80038ec:	2300      	moveq	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	e00b      	b.n	800390a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	43da      	mvns	r2, r3
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d18d      	bne.n	800382a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003924:	e02d      	b.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 f878 	bl	8003a1c <I2C_IsAcknowledgeFailed>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e02d      	b.n	8003992 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800393c:	d021      	beq.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800393e:	f7fe fd77 	bl	8002430 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	429a      	cmp	r2, r3
 800394c:	d302      	bcc.n	8003954 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d116      	bne.n	8003982 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	f043 0220 	orr.w	r2, r3, #32
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e007      	b.n	8003992 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695b      	ldr	r3, [r3, #20]
 8003988:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800398c:	2b80      	cmp	r3, #128	; 0x80
 800398e:	d1ca      	bne.n	8003926 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b084      	sub	sp, #16
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039a6:	e02d      	b.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 f837 	bl	8003a1c <I2C_IsAcknowledgeFailed>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d001      	beq.n	80039b8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e02d      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039be:	d021      	beq.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c0:	f7fe fd36 	bl	8002430 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d302      	bcc.n	80039d6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d116      	bne.n	8003a04 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f0:	f043 0220 	orr.w	r2, r3, #32
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e007      	b.n	8003a14 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d1ca      	bne.n	80039a8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a32:	d11b      	bne.n	8003a6c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a3c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2200      	movs	r2, #0
 8003a42:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a58:	f043 0204 	orr.w	r2, r3, #4
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e000      	b.n	8003a6e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr

08003a7a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a7a:	b480      	push	{r7}
 8003a7c:	b083      	sub	sp, #12
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
 8003a82:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b20      	cmp	r3, #32
 8003a8e:	d129      	bne.n	8003ae4 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2224      	movs	r2, #36	; 0x24
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0201 	bic.w	r2, r2, #1
 8003aa6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0210 	bic.w	r2, r2, #16
 8003ab6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	683a      	ldr	r2, [r7, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2220      	movs	r2, #32
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e000      	b.n	8003ae6 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003ae4:	2302      	movs	r3, #2
  }
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b085      	sub	sp, #20
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003afc:	2300      	movs	r3, #0
 8003afe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b20      	cmp	r3, #32
 8003b0a:	d12a      	bne.n	8003b62 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2224      	movs	r2, #36	; 0x24
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003b2c:	89fb      	ldrh	r3, [r7, #14]
 8003b2e:	f023 030f 	bic.w	r3, r3, #15
 8003b32:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	89fb      	ldrh	r3, [r7, #14]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	89fa      	ldrh	r2, [r7, #14]
 8003b44:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f042 0201 	orr.w	r2, r2, #1
 8003b54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2220      	movs	r2, #32
 8003b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	e000      	b.n	8003b64 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003b62:	2302      	movs	r3, #2
  }
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3714      	adds	r7, #20
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b72:	b08f      	sub	sp, #60	; 0x3c
 8003b74:	af0a      	add	r7, sp, #40	; 0x28
 8003b76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e10f      	b.n	8003da2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d106      	bne.n	8003ba2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7fe f8d9 	bl	8001d54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d102      	bne.n	8003bbc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f002 fd22 	bl	800660a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	603b      	str	r3, [r7, #0]
 8003bcc:	687e      	ldr	r6, [r7, #4]
 8003bce:	466d      	mov	r5, sp
 8003bd0:	f106 0410 	add.w	r4, r6, #16
 8003bd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bdc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003be0:	e885 0003 	stmia.w	r5, {r0, r1}
 8003be4:	1d33      	adds	r3, r6, #4
 8003be6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003be8:	6838      	ldr	r0, [r7, #0]
 8003bea:	f002 fcad 	bl	8006548 <USB_CoreInit>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2202      	movs	r2, #2
 8003bf8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e0d0      	b.n	8003da2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2100      	movs	r1, #0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f002 fd10 	bl	800662c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	73fb      	strb	r3, [r7, #15]
 8003c10:	e04a      	b.n	8003ca8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c12:	7bfa      	ldrb	r2, [r7, #15]
 8003c14:	6879      	ldr	r1, [r7, #4]
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	440b      	add	r3, r1
 8003c20:	333d      	adds	r3, #61	; 0x3d
 8003c22:	2201      	movs	r2, #1
 8003c24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003c26:	7bfa      	ldrb	r2, [r7, #15]
 8003c28:	6879      	ldr	r1, [r7, #4]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4413      	add	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	440b      	add	r3, r1
 8003c34:	333c      	adds	r3, #60	; 0x3c
 8003c36:	7bfa      	ldrb	r2, [r7, #15]
 8003c38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c3a:	7bfa      	ldrb	r2, [r7, #15]
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	b298      	uxth	r0, r3
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	3344      	adds	r3, #68	; 0x44
 8003c4e:	4602      	mov	r2, r0
 8003c50:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c52:	7bfa      	ldrb	r2, [r7, #15]
 8003c54:	6879      	ldr	r1, [r7, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	00db      	lsls	r3, r3, #3
 8003c5a:	4413      	add	r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	440b      	add	r3, r1
 8003c60:	3340      	adds	r3, #64	; 0x40
 8003c62:	2200      	movs	r2, #0
 8003c64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c66:	7bfa      	ldrb	r2, [r7, #15]
 8003c68:	6879      	ldr	r1, [r7, #4]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	4413      	add	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	440b      	add	r3, r1
 8003c74:	3348      	adds	r3, #72	; 0x48
 8003c76:	2200      	movs	r2, #0
 8003c78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c7a:	7bfa      	ldrb	r2, [r7, #15]
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	4413      	add	r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	334c      	adds	r3, #76	; 0x4c
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c8e:	7bfa      	ldrb	r2, [r7, #15]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	00db      	lsls	r3, r3, #3
 8003c96:	4413      	add	r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	3354      	adds	r3, #84	; 0x54
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ca2:	7bfb      	ldrb	r3, [r7, #15]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	73fb      	strb	r3, [r7, #15]
 8003ca8:	7bfa      	ldrb	r2, [r7, #15]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d3af      	bcc.n	8003c12 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	73fb      	strb	r3, [r7, #15]
 8003cb6:	e044      	b.n	8003d42 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003cb8:	7bfa      	ldrb	r2, [r7, #15]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	4413      	add	r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003cca:	2200      	movs	r2, #0
 8003ccc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003cce:	7bfa      	ldrb	r2, [r7, #15]
 8003cd0:	6879      	ldr	r1, [r7, #4]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	00db      	lsls	r3, r3, #3
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	440b      	add	r3, r1
 8003cdc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003ce0:	7bfa      	ldrb	r2, [r7, #15]
 8003ce2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003ce4:	7bfa      	ldrb	r2, [r7, #15]
 8003ce6:	6879      	ldr	r1, [r7, #4]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	00db      	lsls	r3, r3, #3
 8003cec:	4413      	add	r3, r2
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	440b      	add	r3, r1
 8003cf2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003cfa:	7bfa      	ldrb	r2, [r7, #15]
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4613      	mov	r3, r2
 8003d00:	00db      	lsls	r3, r3, #3
 8003d02:	4413      	add	r3, r2
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	440b      	add	r3, r1
 8003d08:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d10:	7bfa      	ldrb	r2, [r7, #15]
 8003d12:	6879      	ldr	r1, [r7, #4]
 8003d14:	4613      	mov	r3, r2
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	4413      	add	r3, r2
 8003d1a:	009b      	lsls	r3, r3, #2
 8003d1c:	440b      	add	r3, r1
 8003d1e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003d22:	2200      	movs	r2, #0
 8003d24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003d26:	7bfa      	ldrb	r2, [r7, #15]
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	00db      	lsls	r3, r3, #3
 8003d2e:	4413      	add	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	73fb      	strb	r3, [r7, #15]
 8003d42:	7bfa      	ldrb	r2, [r7, #15]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d3b5      	bcc.n	8003cb8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	603b      	str	r3, [r7, #0]
 8003d52:	687e      	ldr	r6, [r7, #4]
 8003d54:	466d      	mov	r5, sp
 8003d56:	f106 0410 	add.w	r4, r6, #16
 8003d5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003d66:	e885 0003 	stmia.w	r5, {r0, r1}
 8003d6a:	1d33      	adds	r3, r6, #4
 8003d6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d6e:	6838      	ldr	r0, [r7, #0]
 8003d70:	f002 fca8 	bl	80066c4 <USB_DevInit>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d005      	beq.n	8003d86 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2202      	movs	r2, #2
 8003d7e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e00d      	b.n	8003da2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f002 fe73 	bl	8006a86 <USB_DevDisconnect>

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3714      	adds	r7, #20
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003dac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b086      	sub	sp, #24
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e267      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d075      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dca:	4b88      	ldr	r3, [pc, #544]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d00c      	beq.n	8003df0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dd6:	4b85      	ldr	r3, [pc, #532]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d112      	bne.n	8003e08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003de2:	4b82      	ldr	r3, [pc, #520]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dee:	d10b      	bne.n	8003e08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df0:	4b7e      	ldr	r3, [pc, #504]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d05b      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x108>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d157      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e242      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e10:	d106      	bne.n	8003e20 <HAL_RCC_OscConfig+0x74>
 8003e12:	4b76      	ldr	r3, [pc, #472]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a75      	ldr	r2, [pc, #468]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	e01d      	b.n	8003e5c <HAL_RCC_OscConfig+0xb0>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e28:	d10c      	bne.n	8003e44 <HAL_RCC_OscConfig+0x98>
 8003e2a:	4b70      	ldr	r3, [pc, #448]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a6f      	ldr	r2, [pc, #444]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	4b6d      	ldr	r3, [pc, #436]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a6c      	ldr	r2, [pc, #432]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e40:	6013      	str	r3, [r2, #0]
 8003e42:	e00b      	b.n	8003e5c <HAL_RCC_OscConfig+0xb0>
 8003e44:	4b69      	ldr	r3, [pc, #420]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a68      	ldr	r2, [pc, #416]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e4e:	6013      	str	r3, [r2, #0]
 8003e50:	4b66      	ldr	r3, [pc, #408]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a65      	ldr	r2, [pc, #404]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d013      	beq.n	8003e8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e64:	f7fe fae4 	bl	8002430 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e6c:	f7fe fae0 	bl	8002430 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b64      	cmp	r3, #100	; 0x64
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e207      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7e:	4b5b      	ldr	r3, [pc, #364]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d0f0      	beq.n	8003e6c <HAL_RCC_OscConfig+0xc0>
 8003e8a:	e014      	b.n	8003eb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8c:	f7fe fad0 	bl	8002430 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e92:	e008      	b.n	8003ea6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e94:	f7fe facc 	bl	8002430 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b64      	cmp	r3, #100	; 0x64
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e1f3      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ea6:	4b51      	ldr	r3, [pc, #324]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1f0      	bne.n	8003e94 <HAL_RCC_OscConfig+0xe8>
 8003eb2:	e000      	b.n	8003eb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d063      	beq.n	8003f8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ec2:	4b4a      	ldr	r3, [pc, #296]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ece:	4b47      	ldr	r3, [pc, #284]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d11c      	bne.n	8003f14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eda:	4b44      	ldr	r3, [pc, #272]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d116      	bne.n	8003f14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee6:	4b41      	ldr	r3, [pc, #260]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <HAL_RCC_OscConfig+0x152>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d001      	beq.n	8003efe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e1c7      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efe:	4b3b      	ldr	r3, [pc, #236]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4937      	ldr	r1, [pc, #220]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f12:	e03a      	b.n	8003f8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d020      	beq.n	8003f5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f1c:	4b34      	ldr	r3, [pc, #208]	; (8003ff0 <HAL_RCC_OscConfig+0x244>)
 8003f1e:	2201      	movs	r2, #1
 8003f20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f22:	f7fe fa85 	bl	8002430 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f2a:	f7fe fa81 	bl	8002430 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e1a8      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3c:	4b2b      	ldr	r3, [pc, #172]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0302 	and.w	r3, r3, #2
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d0f0      	beq.n	8003f2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f48:	4b28      	ldr	r3, [pc, #160]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	00db      	lsls	r3, r3, #3
 8003f56:	4925      	ldr	r1, [pc, #148]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	600b      	str	r3, [r1, #0]
 8003f5c:	e015      	b.n	8003f8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f5e:	4b24      	ldr	r3, [pc, #144]	; (8003ff0 <HAL_RCC_OscConfig+0x244>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f64:	f7fe fa64 	bl	8002430 <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f6c:	f7fe fa60 	bl	8002430 <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e187      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f7e:	4b1b      	ldr	r3, [pc, #108]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1f0      	bne.n	8003f6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d036      	beq.n	8004004 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d016      	beq.n	8003fcc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f9e:	4b15      	ldr	r3, [pc, #84]	; (8003ff4 <HAL_RCC_OscConfig+0x248>)
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa4:	f7fe fa44 	bl	8002430 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fac:	f7fe fa40 	bl	8002430 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e167      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fbe:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <HAL_RCC_OscConfig+0x240>)
 8003fc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0f0      	beq.n	8003fac <HAL_RCC_OscConfig+0x200>
 8003fca:	e01b      	b.n	8004004 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fcc:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <HAL_RCC_OscConfig+0x248>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fd2:	f7fe fa2d 	bl	8002430 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd8:	e00e      	b.n	8003ff8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fda:	f7fe fa29 	bl	8002430 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d907      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e150      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	42470000 	.word	0x42470000
 8003ff4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ff8:	4b88      	ldr	r3, [pc, #544]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8003ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1ea      	bne.n	8003fda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b00      	cmp	r3, #0
 800400e:	f000 8097 	beq.w	8004140 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004012:	2300      	movs	r3, #0
 8004014:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004016:	4b81      	ldr	r3, [pc, #516]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d10f      	bne.n	8004042 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004022:	2300      	movs	r3, #0
 8004024:	60bb      	str	r3, [r7, #8]
 8004026:	4b7d      	ldr	r3, [pc, #500]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	4a7c      	ldr	r2, [pc, #496]	; (800421c <HAL_RCC_OscConfig+0x470>)
 800402c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004030:	6413      	str	r3, [r2, #64]	; 0x40
 8004032:	4b7a      	ldr	r3, [pc, #488]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800403a:	60bb      	str	r3, [r7, #8]
 800403c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800403e:	2301      	movs	r3, #1
 8004040:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004042:	4b77      	ldr	r3, [pc, #476]	; (8004220 <HAL_RCC_OscConfig+0x474>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800404a:	2b00      	cmp	r3, #0
 800404c:	d118      	bne.n	8004080 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800404e:	4b74      	ldr	r3, [pc, #464]	; (8004220 <HAL_RCC_OscConfig+0x474>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a73      	ldr	r2, [pc, #460]	; (8004220 <HAL_RCC_OscConfig+0x474>)
 8004054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004058:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800405a:	f7fe f9e9 	bl	8002430 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004062:	f7fe f9e5 	bl	8002430 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e10c      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004074:	4b6a      	ldr	r3, [pc, #424]	; (8004220 <HAL_RCC_OscConfig+0x474>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f0      	beq.n	8004062 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d106      	bne.n	8004096 <HAL_RCC_OscConfig+0x2ea>
 8004088:	4b64      	ldr	r3, [pc, #400]	; (800421c <HAL_RCC_OscConfig+0x470>)
 800408a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408c:	4a63      	ldr	r2, [pc, #396]	; (800421c <HAL_RCC_OscConfig+0x470>)
 800408e:	f043 0301 	orr.w	r3, r3, #1
 8004092:	6713      	str	r3, [r2, #112]	; 0x70
 8004094:	e01c      	b.n	80040d0 <HAL_RCC_OscConfig+0x324>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	2b05      	cmp	r3, #5
 800409c:	d10c      	bne.n	80040b8 <HAL_RCC_OscConfig+0x30c>
 800409e:	4b5f      	ldr	r3, [pc, #380]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a2:	4a5e      	ldr	r2, [pc, #376]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040a4:	f043 0304 	orr.w	r3, r3, #4
 80040a8:	6713      	str	r3, [r2, #112]	; 0x70
 80040aa:	4b5c      	ldr	r3, [pc, #368]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ae:	4a5b      	ldr	r2, [pc, #364]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	6713      	str	r3, [r2, #112]	; 0x70
 80040b6:	e00b      	b.n	80040d0 <HAL_RCC_OscConfig+0x324>
 80040b8:	4b58      	ldr	r3, [pc, #352]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040bc:	4a57      	ldr	r2, [pc, #348]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040be:	f023 0301 	bic.w	r3, r3, #1
 80040c2:	6713      	str	r3, [r2, #112]	; 0x70
 80040c4:	4b55      	ldr	r3, [pc, #340]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c8:	4a54      	ldr	r2, [pc, #336]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040ca:	f023 0304 	bic.w	r3, r3, #4
 80040ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d015      	beq.n	8004104 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d8:	f7fe f9aa 	bl	8002430 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040de:	e00a      	b.n	80040f6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e0:	f7fe f9a6 	bl	8002430 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e0cb      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f6:	4b49      	ldr	r3, [pc, #292]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80040f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d0ee      	beq.n	80040e0 <HAL_RCC_OscConfig+0x334>
 8004102:	e014      	b.n	800412e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004104:	f7fe f994 	bl	8002430 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410a:	e00a      	b.n	8004122 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800410c:	f7fe f990 	bl	8002430 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	f241 3288 	movw	r2, #5000	; 0x1388
 800411a:	4293      	cmp	r3, r2
 800411c:	d901      	bls.n	8004122 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e0b5      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004122:	4b3e      	ldr	r3, [pc, #248]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1ee      	bne.n	800410c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800412e:	7dfb      	ldrb	r3, [r7, #23]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d105      	bne.n	8004140 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004134:	4b39      	ldr	r3, [pc, #228]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004138:	4a38      	ldr	r2, [pc, #224]	; (800421c <HAL_RCC_OscConfig+0x470>)
 800413a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800413e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	699b      	ldr	r3, [r3, #24]
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 80a1 	beq.w	800428c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800414a:	4b34      	ldr	r3, [pc, #208]	; (800421c <HAL_RCC_OscConfig+0x470>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 030c 	and.w	r3, r3, #12
 8004152:	2b08      	cmp	r3, #8
 8004154:	d05c      	beq.n	8004210 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	2b02      	cmp	r3, #2
 800415c:	d141      	bne.n	80041e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800415e:	4b31      	ldr	r3, [pc, #196]	; (8004224 <HAL_RCC_OscConfig+0x478>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004164:	f7fe f964 	bl	8002430 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800416c:	f7fe f960 	bl	8002430 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e087      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800417e:	4b27      	ldr	r3, [pc, #156]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d1f0      	bne.n	800416c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69da      	ldr	r2, [r3, #28]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	019b      	lsls	r3, r3, #6
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a0:	085b      	lsrs	r3, r3, #1
 80041a2:	3b01      	subs	r3, #1
 80041a4:	041b      	lsls	r3, r3, #16
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ac:	061b      	lsls	r3, r3, #24
 80041ae:	491b      	ldr	r1, [pc, #108]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b4:	4b1b      	ldr	r3, [pc, #108]	; (8004224 <HAL_RCC_OscConfig+0x478>)
 80041b6:	2201      	movs	r2, #1
 80041b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ba:	f7fe f939 	bl	8002430 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041c2:	f7fe f935 	bl	8002430 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e05c      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d4:	4b11      	ldr	r3, [pc, #68]	; (800421c <HAL_RCC_OscConfig+0x470>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d0f0      	beq.n	80041c2 <HAL_RCC_OscConfig+0x416>
 80041e0:	e054      	b.n	800428c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e2:	4b10      	ldr	r3, [pc, #64]	; (8004224 <HAL_RCC_OscConfig+0x478>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7fe f922 	bl	8002430 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f0:	f7fe f91e 	bl	8002430 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e045      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004202:	4b06      	ldr	r3, [pc, #24]	; (800421c <HAL_RCC_OscConfig+0x470>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1f0      	bne.n	80041f0 <HAL_RCC_OscConfig+0x444>
 800420e:	e03d      	b.n	800428c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d107      	bne.n	8004228 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e038      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
 800421c:	40023800 	.word	0x40023800
 8004220:	40007000 	.word	0x40007000
 8004224:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004228:	4b1b      	ldr	r3, [pc, #108]	; (8004298 <HAL_RCC_OscConfig+0x4ec>)
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d028      	beq.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004240:	429a      	cmp	r2, r3
 8004242:	d121      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800424e:	429a      	cmp	r2, r3
 8004250:	d11a      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004258:	4013      	ands	r3, r2
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800425e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004260:	4293      	cmp	r3, r2
 8004262:	d111      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426e:	085b      	lsrs	r3, r3, #1
 8004270:	3b01      	subs	r3, #1
 8004272:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004274:	429a      	cmp	r2, r3
 8004276:	d107      	bne.n	8004288 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004282:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004284:	429a      	cmp	r2, r3
 8004286:	d001      	beq.n	800428c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3718      	adds	r7, #24
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	40023800 	.word	0x40023800

0800429c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0cc      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042b0:	4b68      	ldr	r3, [pc, #416]	; (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 030f 	and.w	r3, r3, #15
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d90c      	bls.n	80042d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042be:	4b65      	ldr	r3, [pc, #404]	; (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042c6:	4b63      	ldr	r3, [pc, #396]	; (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	683a      	ldr	r2, [r7, #0]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d001      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e0b8      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d020      	beq.n	8004326 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d005      	beq.n	80042fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042f0:	4b59      	ldr	r3, [pc, #356]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	4a58      	ldr	r2, [pc, #352]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80042f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0308 	and.w	r3, r3, #8
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004308:	4b53      	ldr	r3, [pc, #332]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	4a52      	ldr	r2, [pc, #328]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800430e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004312:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004314:	4b50      	ldr	r3, [pc, #320]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	494d      	ldr	r1, [pc, #308]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004322:	4313      	orrs	r3, r2
 8004324:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 0301 	and.w	r3, r3, #1
 800432e:	2b00      	cmp	r3, #0
 8004330:	d044      	beq.n	80043bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d107      	bne.n	800434a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433a:	4b47      	ldr	r3, [pc, #284]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d119      	bne.n	800437a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e07f      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2b02      	cmp	r3, #2
 8004350:	d003      	beq.n	800435a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004356:	2b03      	cmp	r3, #3
 8004358:	d107      	bne.n	800436a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800435a:	4b3f      	ldr	r3, [pc, #252]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e06f      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436a:	4b3b      	ldr	r3, [pc, #236]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e067      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800437a:	4b37      	ldr	r3, [pc, #220]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f023 0203 	bic.w	r2, r3, #3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	4934      	ldr	r1, [pc, #208]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004388:	4313      	orrs	r3, r2
 800438a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800438c:	f7fe f850 	bl	8002430 <HAL_GetTick>
 8004390:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004392:	e00a      	b.n	80043aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004394:	f7fe f84c 	bl	8002430 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	f241 3288 	movw	r2, #5000	; 0x1388
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e04f      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043aa:	4b2b      	ldr	r3, [pc, #172]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 020c 	and.w	r2, r3, #12
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d1eb      	bne.n	8004394 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043bc:	4b25      	ldr	r3, [pc, #148]	; (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d20c      	bcs.n	80043e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ca:	4b22      	ldr	r3, [pc, #136]	; (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043d2:	4b20      	ldr	r3, [pc, #128]	; (8004454 <HAL_RCC_ClockConfig+0x1b8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 030f 	and.w	r3, r3, #15
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d001      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e032      	b.n	800444a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d008      	beq.n	8004402 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043f0:	4b19      	ldr	r3, [pc, #100]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	4916      	ldr	r1, [pc, #88]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	d009      	beq.n	8004422 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800440e:	4b12      	ldr	r3, [pc, #72]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	490e      	ldr	r1, [pc, #56]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800441e:	4313      	orrs	r3, r2
 8004420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004422:	f000 f821 	bl	8004468 <HAL_RCC_GetSysClockFreq>
 8004426:	4602      	mov	r2, r0
 8004428:	4b0b      	ldr	r3, [pc, #44]	; (8004458 <HAL_RCC_ClockConfig+0x1bc>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	091b      	lsrs	r3, r3, #4
 800442e:	f003 030f 	and.w	r3, r3, #15
 8004432:	490a      	ldr	r1, [pc, #40]	; (800445c <HAL_RCC_ClockConfig+0x1c0>)
 8004434:	5ccb      	ldrb	r3, [r1, r3]
 8004436:	fa22 f303 	lsr.w	r3, r2, r3
 800443a:	4a09      	ldr	r2, [pc, #36]	; (8004460 <HAL_RCC_ClockConfig+0x1c4>)
 800443c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800443e:	4b09      	ldr	r3, [pc, #36]	; (8004464 <HAL_RCC_ClockConfig+0x1c8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4618      	mov	r0, r3
 8004444:	f7fd ffb0 	bl	80023a8 <HAL_InitTick>

  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40023c00 	.word	0x40023c00
 8004458:	40023800 	.word	0x40023800
 800445c:	080080dc 	.word	0x080080dc
 8004460:	20000004 	.word	0x20000004
 8004464:	20000008 	.word	0x20000008

08004468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800446c:	b094      	sub	sp, #80	; 0x50
 800446e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004470:	2300      	movs	r3, #0
 8004472:	647b      	str	r3, [r7, #68]	; 0x44
 8004474:	2300      	movs	r3, #0
 8004476:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004478:	2300      	movs	r3, #0
 800447a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800447c:	2300      	movs	r3, #0
 800447e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004480:	4b79      	ldr	r3, [pc, #484]	; (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f003 030c 	and.w	r3, r3, #12
 8004488:	2b08      	cmp	r3, #8
 800448a:	d00d      	beq.n	80044a8 <HAL_RCC_GetSysClockFreq+0x40>
 800448c:	2b08      	cmp	r3, #8
 800448e:	f200 80e1 	bhi.w	8004654 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <HAL_RCC_GetSysClockFreq+0x34>
 8004496:	2b04      	cmp	r3, #4
 8004498:	d003      	beq.n	80044a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800449a:	e0db      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800449c:	4b73      	ldr	r3, [pc, #460]	; (800466c <HAL_RCC_GetSysClockFreq+0x204>)
 800449e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80044a0:	e0db      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044a2:	4b73      	ldr	r3, [pc, #460]	; (8004670 <HAL_RCC_GetSysClockFreq+0x208>)
 80044a4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80044a6:	e0d8      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044a8:	4b6f      	ldr	r3, [pc, #444]	; (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044b0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044b2:	4b6d      	ldr	r3, [pc, #436]	; (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d063      	beq.n	8004586 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044be:	4b6a      	ldr	r3, [pc, #424]	; (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	099b      	lsrs	r3, r3, #6
 80044c4:	2200      	movs	r2, #0
 80044c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80044c8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80044ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044d0:	633b      	str	r3, [r7, #48]	; 0x30
 80044d2:	2300      	movs	r3, #0
 80044d4:	637b      	str	r3, [r7, #52]	; 0x34
 80044d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80044da:	4622      	mov	r2, r4
 80044dc:	462b      	mov	r3, r5
 80044de:	f04f 0000 	mov.w	r0, #0
 80044e2:	f04f 0100 	mov.w	r1, #0
 80044e6:	0159      	lsls	r1, r3, #5
 80044e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044ec:	0150      	lsls	r0, r2, #5
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	4621      	mov	r1, r4
 80044f4:	1a51      	subs	r1, r2, r1
 80044f6:	6139      	str	r1, [r7, #16]
 80044f8:	4629      	mov	r1, r5
 80044fa:	eb63 0301 	sbc.w	r3, r3, r1
 80044fe:	617b      	str	r3, [r7, #20]
 8004500:	f04f 0200 	mov.w	r2, #0
 8004504:	f04f 0300 	mov.w	r3, #0
 8004508:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800450c:	4659      	mov	r1, fp
 800450e:	018b      	lsls	r3, r1, #6
 8004510:	4651      	mov	r1, sl
 8004512:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004516:	4651      	mov	r1, sl
 8004518:	018a      	lsls	r2, r1, #6
 800451a:	4651      	mov	r1, sl
 800451c:	ebb2 0801 	subs.w	r8, r2, r1
 8004520:	4659      	mov	r1, fp
 8004522:	eb63 0901 	sbc.w	r9, r3, r1
 8004526:	f04f 0200 	mov.w	r2, #0
 800452a:	f04f 0300 	mov.w	r3, #0
 800452e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004532:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004536:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800453a:	4690      	mov	r8, r2
 800453c:	4699      	mov	r9, r3
 800453e:	4623      	mov	r3, r4
 8004540:	eb18 0303 	adds.w	r3, r8, r3
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	462b      	mov	r3, r5
 8004548:	eb49 0303 	adc.w	r3, r9, r3
 800454c:	60fb      	str	r3, [r7, #12]
 800454e:	f04f 0200 	mov.w	r2, #0
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800455a:	4629      	mov	r1, r5
 800455c:	024b      	lsls	r3, r1, #9
 800455e:	4621      	mov	r1, r4
 8004560:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004564:	4621      	mov	r1, r4
 8004566:	024a      	lsls	r2, r1, #9
 8004568:	4610      	mov	r0, r2
 800456a:	4619      	mov	r1, r3
 800456c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800456e:	2200      	movs	r2, #0
 8004570:	62bb      	str	r3, [r7, #40]	; 0x28
 8004572:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004574:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004578:	f7fc fa80 	bl	8000a7c <__aeabi_uldivmod>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	4613      	mov	r3, r2
 8004582:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004584:	e058      	b.n	8004638 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004586:	4b38      	ldr	r3, [pc, #224]	; (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	099b      	lsrs	r3, r3, #6
 800458c:	2200      	movs	r2, #0
 800458e:	4618      	mov	r0, r3
 8004590:	4611      	mov	r1, r2
 8004592:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004596:	623b      	str	r3, [r7, #32]
 8004598:	2300      	movs	r3, #0
 800459a:	627b      	str	r3, [r7, #36]	; 0x24
 800459c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80045a0:	4642      	mov	r2, r8
 80045a2:	464b      	mov	r3, r9
 80045a4:	f04f 0000 	mov.w	r0, #0
 80045a8:	f04f 0100 	mov.w	r1, #0
 80045ac:	0159      	lsls	r1, r3, #5
 80045ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045b2:	0150      	lsls	r0, r2, #5
 80045b4:	4602      	mov	r2, r0
 80045b6:	460b      	mov	r3, r1
 80045b8:	4641      	mov	r1, r8
 80045ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80045be:	4649      	mov	r1, r9
 80045c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	f04f 0300 	mov.w	r3, #0
 80045cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80045d8:	ebb2 040a 	subs.w	r4, r2, sl
 80045dc:	eb63 050b 	sbc.w	r5, r3, fp
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	f04f 0300 	mov.w	r3, #0
 80045e8:	00eb      	lsls	r3, r5, #3
 80045ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ee:	00e2      	lsls	r2, r4, #3
 80045f0:	4614      	mov	r4, r2
 80045f2:	461d      	mov	r5, r3
 80045f4:	4643      	mov	r3, r8
 80045f6:	18e3      	adds	r3, r4, r3
 80045f8:	603b      	str	r3, [r7, #0]
 80045fa:	464b      	mov	r3, r9
 80045fc:	eb45 0303 	adc.w	r3, r5, r3
 8004600:	607b      	str	r3, [r7, #4]
 8004602:	f04f 0200 	mov.w	r2, #0
 8004606:	f04f 0300 	mov.w	r3, #0
 800460a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800460e:	4629      	mov	r1, r5
 8004610:	028b      	lsls	r3, r1, #10
 8004612:	4621      	mov	r1, r4
 8004614:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004618:	4621      	mov	r1, r4
 800461a:	028a      	lsls	r2, r1, #10
 800461c:	4610      	mov	r0, r2
 800461e:	4619      	mov	r1, r3
 8004620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004622:	2200      	movs	r2, #0
 8004624:	61bb      	str	r3, [r7, #24]
 8004626:	61fa      	str	r2, [r7, #28]
 8004628:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800462c:	f7fc fa26 	bl	8000a7c <__aeabi_uldivmod>
 8004630:	4602      	mov	r2, r0
 8004632:	460b      	mov	r3, r1
 8004634:	4613      	mov	r3, r2
 8004636:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004638:	4b0b      	ldr	r3, [pc, #44]	; (8004668 <HAL_RCC_GetSysClockFreq+0x200>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	3301      	adds	r3, #1
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004648:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800464a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800464c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004650:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004652:	e002      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004654:	4b05      	ldr	r3, [pc, #20]	; (800466c <HAL_RCC_GetSysClockFreq+0x204>)
 8004656:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800465a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800465c:	4618      	mov	r0, r3
 800465e:	3750      	adds	r7, #80	; 0x50
 8004660:	46bd      	mov	sp, r7
 8004662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004666:	bf00      	nop
 8004668:	40023800 	.word	0x40023800
 800466c:	00f42400 	.word	0x00f42400
 8004670:	007a1200 	.word	0x007a1200

08004674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004674:	b480      	push	{r7}
 8004676:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004678:	4b03      	ldr	r3, [pc, #12]	; (8004688 <HAL_RCC_GetHCLKFreq+0x14>)
 800467a:	681b      	ldr	r3, [r3, #0]
}
 800467c:	4618      	mov	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	20000004 	.word	0x20000004

0800468c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004690:	f7ff fff0 	bl	8004674 <HAL_RCC_GetHCLKFreq>
 8004694:	4602      	mov	r2, r0
 8004696:	4b05      	ldr	r3, [pc, #20]	; (80046ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	0a9b      	lsrs	r3, r3, #10
 800469c:	f003 0307 	and.w	r3, r3, #7
 80046a0:	4903      	ldr	r1, [pc, #12]	; (80046b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046a2:	5ccb      	ldrb	r3, [r1, r3]
 80046a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	40023800 	.word	0x40023800
 80046b0:	080080ec 	.word	0x080080ec

080046b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80046b8:	f7ff ffdc 	bl	8004674 <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b05      	ldr	r3, [pc, #20]	; (80046d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0b5b      	lsrs	r3, r3, #13
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4903      	ldr	r1, [pc, #12]	; (80046d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40023800 	.word	0x40023800
 80046d8:	080080ec 	.word	0x080080ec

080046dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e041      	b.n	8004772 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d106      	bne.n	8004708 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fd fa52 	bl	8001bac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3304      	adds	r3, #4
 8004718:	4619      	mov	r1, r3
 800471a:	4610      	mov	r0, r2
 800471c:	f000 fc1c 	bl	8004f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	3708      	adds	r7, #8
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
	...

0800477c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b01      	cmp	r3, #1
 800478e:	d001      	beq.n	8004794 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e04e      	b.n	8004832 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f042 0201 	orr.w	r2, r2, #1
 80047aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a23      	ldr	r2, [pc, #140]	; (8004840 <HAL_TIM_Base_Start_IT+0xc4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d022      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047be:	d01d      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a1f      	ldr	r2, [pc, #124]	; (8004844 <HAL_TIM_Base_Start_IT+0xc8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d018      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a1e      	ldr	r2, [pc, #120]	; (8004848 <HAL_TIM_Base_Start_IT+0xcc>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d013      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a1c      	ldr	r2, [pc, #112]	; (800484c <HAL_TIM_Base_Start_IT+0xd0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d00e      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a1b      	ldr	r2, [pc, #108]	; (8004850 <HAL_TIM_Base_Start_IT+0xd4>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d009      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a19      	ldr	r2, [pc, #100]	; (8004854 <HAL_TIM_Base_Start_IT+0xd8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d004      	beq.n	80047fc <HAL_TIM_Base_Start_IT+0x80>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a18      	ldr	r2, [pc, #96]	; (8004858 <HAL_TIM_Base_Start_IT+0xdc>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d111      	bne.n	8004820 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2b06      	cmp	r3, #6
 800480c:	d010      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0201 	orr.w	r2, r2, #1
 800481c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800481e:	e007      	b.n	8004830 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f042 0201 	orr.w	r2, r2, #1
 800482e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40010000 	.word	0x40010000
 8004844:	40000400 	.word	0x40000400
 8004848:	40000800 	.word	0x40000800
 800484c:	40000c00 	.word	0x40000c00
 8004850:	40010400 	.word	0x40010400
 8004854:	40014000 	.word	0x40014000
 8004858:	40001800 	.word	0x40001800

0800485c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e041      	b.n	80048f2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004874:	b2db      	uxtb	r3, r3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d106      	bne.n	8004888 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7fd f942 	bl	8001b0c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3304      	adds	r3, #4
 8004898:	4619      	mov	r1, r3
 800489a:	4610      	mov	r0, r2
 800489c:	f000 fb5c 	bl	8004f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004906:	2300      	movs	r3, #0
 8004908:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d104      	bne.n	800491a <HAL_TIM_IC_Start_IT+0x1e>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004916:	b2db      	uxtb	r3, r3
 8004918:	e013      	b.n	8004942 <HAL_TIM_IC_Start_IT+0x46>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	2b04      	cmp	r3, #4
 800491e:	d104      	bne.n	800492a <HAL_TIM_IC_Start_IT+0x2e>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004926:	b2db      	uxtb	r3, r3
 8004928:	e00b      	b.n	8004942 <HAL_TIM_IC_Start_IT+0x46>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	2b08      	cmp	r3, #8
 800492e:	d104      	bne.n	800493a <HAL_TIM_IC_Start_IT+0x3e>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004936:	b2db      	uxtb	r3, r3
 8004938:	e003      	b.n	8004942 <HAL_TIM_IC_Start_IT+0x46>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004940:	b2db      	uxtb	r3, r3
 8004942:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d104      	bne.n	8004954 <HAL_TIM_IC_Start_IT+0x58>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004950:	b2db      	uxtb	r3, r3
 8004952:	e013      	b.n	800497c <HAL_TIM_IC_Start_IT+0x80>
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	2b04      	cmp	r3, #4
 8004958:	d104      	bne.n	8004964 <HAL_TIM_IC_Start_IT+0x68>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004960:	b2db      	uxtb	r3, r3
 8004962:	e00b      	b.n	800497c <HAL_TIM_IC_Start_IT+0x80>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	2b08      	cmp	r3, #8
 8004968:	d104      	bne.n	8004974 <HAL_TIM_IC_Start_IT+0x78>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004970:	b2db      	uxtb	r3, r3
 8004972:	e003      	b.n	800497c <HAL_TIM_IC_Start_IT+0x80>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800497a:	b2db      	uxtb	r3, r3
 800497c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800497e:	7bbb      	ldrb	r3, [r7, #14]
 8004980:	2b01      	cmp	r3, #1
 8004982:	d102      	bne.n	800498a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004984:	7b7b      	ldrb	r3, [r7, #13]
 8004986:	2b01      	cmp	r3, #1
 8004988:	d001      	beq.n	800498e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e0cc      	b.n	8004b28 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d104      	bne.n	800499e <HAL_TIM_IC_Start_IT+0xa2>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2202      	movs	r2, #2
 8004998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800499c:	e013      	b.n	80049c6 <HAL_TIM_IC_Start_IT+0xca>
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	2b04      	cmp	r3, #4
 80049a2:	d104      	bne.n	80049ae <HAL_TIM_IC_Start_IT+0xb2>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049ac:	e00b      	b.n	80049c6 <HAL_TIM_IC_Start_IT+0xca>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d104      	bne.n	80049be <HAL_TIM_IC_Start_IT+0xc2>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2202      	movs	r2, #2
 80049b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049bc:	e003      	b.n	80049c6 <HAL_TIM_IC_Start_IT+0xca>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2202      	movs	r2, #2
 80049c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d104      	bne.n	80049d6 <HAL_TIM_IC_Start_IT+0xda>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80049d4:	e013      	b.n	80049fe <HAL_TIM_IC_Start_IT+0x102>
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	2b04      	cmp	r3, #4
 80049da:	d104      	bne.n	80049e6 <HAL_TIM_IC_Start_IT+0xea>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80049e4:	e00b      	b.n	80049fe <HAL_TIM_IC_Start_IT+0x102>
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	d104      	bne.n	80049f6 <HAL_TIM_IC_Start_IT+0xfa>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f4:	e003      	b.n	80049fe <HAL_TIM_IC_Start_IT+0x102>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2202      	movs	r2, #2
 80049fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2b0c      	cmp	r3, #12
 8004a02:	d841      	bhi.n	8004a88 <HAL_TIM_IC_Start_IT+0x18c>
 8004a04:	a201      	add	r2, pc, #4	; (adr r2, 8004a0c <HAL_TIM_IC_Start_IT+0x110>)
 8004a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0a:	bf00      	nop
 8004a0c:	08004a41 	.word	0x08004a41
 8004a10:	08004a89 	.word	0x08004a89
 8004a14:	08004a89 	.word	0x08004a89
 8004a18:	08004a89 	.word	0x08004a89
 8004a1c:	08004a53 	.word	0x08004a53
 8004a20:	08004a89 	.word	0x08004a89
 8004a24:	08004a89 	.word	0x08004a89
 8004a28:	08004a89 	.word	0x08004a89
 8004a2c:	08004a65 	.word	0x08004a65
 8004a30:	08004a89 	.word	0x08004a89
 8004a34:	08004a89 	.word	0x08004a89
 8004a38:	08004a89 	.word	0x08004a89
 8004a3c:	08004a77 	.word	0x08004a77
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0202 	orr.w	r2, r2, #2
 8004a4e:	60da      	str	r2, [r3, #12]
      break;
 8004a50:	e01d      	b.n	8004a8e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68da      	ldr	r2, [r3, #12]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0204 	orr.w	r2, r2, #4
 8004a60:	60da      	str	r2, [r3, #12]
      break;
 8004a62:	e014      	b.n	8004a8e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f042 0208 	orr.w	r2, r2, #8
 8004a72:	60da      	str	r2, [r3, #12]
      break;
 8004a74:	e00b      	b.n	8004a8e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	68da      	ldr	r2, [r3, #12]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0210 	orr.w	r2, r2, #16
 8004a84:	60da      	str	r2, [r3, #12]
      break;
 8004a86:	e002      	b.n	8004a8e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	73fb      	strb	r3, [r7, #15]
      break;
 8004a8c:	bf00      	nop
  }

  if (status == HAL_OK)
 8004a8e:	7bfb      	ldrb	r3, [r7, #15]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d148      	bne.n	8004b26 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	6839      	ldr	r1, [r7, #0]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f000 fc25 	bl	80052ec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a22      	ldr	r2, [pc, #136]	; (8004b30 <HAL_TIM_IC_Start_IT+0x234>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d022      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab4:	d01d      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a1e      	ldr	r2, [pc, #120]	; (8004b34 <HAL_TIM_IC_Start_IT+0x238>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d018      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a1c      	ldr	r2, [pc, #112]	; (8004b38 <HAL_TIM_IC_Start_IT+0x23c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d013      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a1b      	ldr	r2, [pc, #108]	; (8004b3c <HAL_TIM_IC_Start_IT+0x240>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00e      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a19      	ldr	r2, [pc, #100]	; (8004b40 <HAL_TIM_IC_Start_IT+0x244>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d009      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a18      	ldr	r2, [pc, #96]	; (8004b44 <HAL_TIM_IC_Start_IT+0x248>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d004      	beq.n	8004af2 <HAL_TIM_IC_Start_IT+0x1f6>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a16      	ldr	r2, [pc, #88]	; (8004b48 <HAL_TIM_IC_Start_IT+0x24c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d111      	bne.n	8004b16 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 0307 	and.w	r3, r3, #7
 8004afc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b06      	cmp	r3, #6
 8004b02:	d010      	beq.n	8004b26 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f042 0201 	orr.w	r2, r2, #1
 8004b12:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b14:	e007      	b.n	8004b26 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 0201 	orr.w	r2, r2, #1
 8004b24:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3710      	adds	r7, #16
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	40010000 	.word	0x40010000
 8004b34:	40000400 	.word	0x40000400
 8004b38:	40000800 	.word	0x40000800
 8004b3c:	40000c00 	.word	0x40000c00
 8004b40:	40010400 	.word	0x40010400
 8004b44:	40014000 	.word	0x40014000
 8004b48:	40001800 	.word	0x40001800

08004b4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d122      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d11b      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f06f 0202 	mvn.w	r2, #2
 8004b78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	f003 0303 	and.w	r3, r3, #3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d003      	beq.n	8004b96 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b8e:	6878      	ldr	r0, [r7, #4]
 8004b90:	f7fd fb12 	bl	80021b8 <HAL_TIM_IC_CaptureCallback>
 8004b94:	e005      	b.n	8004ba2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f000 f9c0 	bl	8004f1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f9c7 	bl	8004f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	f003 0304 	and.w	r3, r3, #4
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d122      	bne.n	8004bfc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d11b      	bne.n	8004bfc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0204 	mvn.w	r2, #4
 8004bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d003      	beq.n	8004bea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7fd fae8 	bl	80021b8 <HAL_TIM_IC_CaptureCallback>
 8004be8:	e005      	b.n	8004bf6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f000 f996 	bl	8004f1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 f99d 	bl	8004f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d122      	bne.n	8004c50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f003 0308 	and.w	r3, r3, #8
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d11b      	bne.n	8004c50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f06f 0208 	mvn.w	r2, #8
 8004c20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2204      	movs	r2, #4
 8004c26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	f003 0303 	and.w	r3, r3, #3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c36:	6878      	ldr	r0, [r7, #4]
 8004c38:	f7fd fabe 	bl	80021b8 <HAL_TIM_IC_CaptureCallback>
 8004c3c:	e005      	b.n	8004c4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f96c 	bl	8004f1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 f973 	bl	8004f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f003 0310 	and.w	r3, r3, #16
 8004c5a:	2b10      	cmp	r3, #16
 8004c5c:	d122      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b10      	cmp	r3, #16
 8004c6a:	d11b      	bne.n	8004ca4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f06f 0210 	mvn.w	r2, #16
 8004c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2208      	movs	r2, #8
 8004c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	69db      	ldr	r3, [r3, #28]
 8004c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f7fd fa94 	bl	80021b8 <HAL_TIM_IC_CaptureCallback>
 8004c90:	e005      	b.n	8004c9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f942 	bl	8004f1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f949 	bl	8004f30 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d10e      	bne.n	8004cd0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d107      	bne.n	8004cd0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f06f 0201 	mvn.w	r2, #1
 8004cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7fc fa1a 	bl	8001104 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cda:	2b80      	cmp	r3, #128	; 0x80
 8004cdc:	d10e      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce8:	2b80      	cmp	r3, #128	; 0x80
 8004cea:	d107      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fba4 	bl	8005444 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d06:	2b40      	cmp	r3, #64	; 0x40
 8004d08:	d10e      	bne.n	8004d28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d14:	2b40      	cmp	r3, #64	; 0x40
 8004d16:	d107      	bne.n	8004d28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f90e 	bl	8004f44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f003 0320 	and.w	r3, r3, #32
 8004d32:	2b20      	cmp	r3, #32
 8004d34:	d10e      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f003 0320 	and.w	r3, r3, #32
 8004d40:	2b20      	cmp	r3, #32
 8004d42:	d107      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f06f 0220 	mvn.w	r2, #32
 8004d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fb6e 	bl	8005430 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d54:	bf00      	nop
 8004d56:	3708      	adds	r7, #8
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d101      	bne.n	8004d7a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d76:	2302      	movs	r3, #2
 8004d78:	e088      	b.n	8004e8c <HAL_TIM_IC_ConfigChannel+0x130>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d11b      	bne.n	8004dc0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6818      	ldr	r0, [r3, #0]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	6819      	ldr	r1, [r3, #0]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	f000 f97e 	bl	8005098 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699a      	ldr	r2, [r3, #24]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f022 020c 	bic.w	r2, r2, #12
 8004daa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6999      	ldr	r1, [r3, #24]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	689a      	ldr	r2, [r3, #8]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	619a      	str	r2, [r3, #24]
 8004dbe:	e060      	b.n	8004e82 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b04      	cmp	r3, #4
 8004dc4:	d11c      	bne.n	8004e00 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6819      	ldr	r1, [r3, #0]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f000 f9d3 	bl	8005180 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	699a      	ldr	r2, [r3, #24]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004de8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	6999      	ldr	r1, [r3, #24]
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	021a      	lsls	r2, r3, #8
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	430a      	orrs	r2, r1
 8004dfc:	619a      	str	r2, [r3, #24]
 8004dfe:	e040      	b.n	8004e82 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2b08      	cmp	r3, #8
 8004e04:	d11b      	bne.n	8004e3e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6818      	ldr	r0, [r3, #0]
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	6819      	ldr	r1, [r3, #0]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	f000 f9f0 	bl	80051fa <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69da      	ldr	r2, [r3, #28]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 020c 	bic.w	r2, r2, #12
 8004e28:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	69d9      	ldr	r1, [r3, #28]
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	61da      	str	r2, [r3, #28]
 8004e3c:	e021      	b.n	8004e82 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b0c      	cmp	r3, #12
 8004e42:	d11c      	bne.n	8004e7e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6818      	ldr	r0, [r3, #0]
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	6819      	ldr	r1, [r3, #0]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f000 fa0d 	bl	8005272 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	69da      	ldr	r2, [r3, #28]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004e66:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	69d9      	ldr	r1, [r3, #28]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	021a      	lsls	r2, r3, #8
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	61da      	str	r2, [r3, #28]
 8004e7c:	e001      	b.n	8004e82 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3718      	adds	r7, #24
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b0c      	cmp	r3, #12
 8004ea6:	d831      	bhi.n	8004f0c <HAL_TIM_ReadCapturedValue+0x78>
 8004ea8:	a201      	add	r2, pc, #4	; (adr r2, 8004eb0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eae:	bf00      	nop
 8004eb0:	08004ee5 	.word	0x08004ee5
 8004eb4:	08004f0d 	.word	0x08004f0d
 8004eb8:	08004f0d 	.word	0x08004f0d
 8004ebc:	08004f0d 	.word	0x08004f0d
 8004ec0:	08004eef 	.word	0x08004eef
 8004ec4:	08004f0d 	.word	0x08004f0d
 8004ec8:	08004f0d 	.word	0x08004f0d
 8004ecc:	08004f0d 	.word	0x08004f0d
 8004ed0:	08004ef9 	.word	0x08004ef9
 8004ed4:	08004f0d 	.word	0x08004f0d
 8004ed8:	08004f0d 	.word	0x08004f0d
 8004edc:	08004f0d 	.word	0x08004f0d
 8004ee0:	08004f03 	.word	0x08004f03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eea:	60fb      	str	r3, [r7, #12]

      break;
 8004eec:	e00f      	b.n	8004f0e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef4:	60fb      	str	r3, [r7, #12]

      break;
 8004ef6:	e00a      	b.n	8004f0e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004efe:	60fb      	str	r3, [r7, #12]

      break;
 8004f00:	e005      	b.n	8004f0e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f08:	60fb      	str	r3, [r7, #12]

      break;
 8004f0a:	e000      	b.n	8004f0e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004f0c:	bf00      	nop
  }

  return tmpreg;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3714      	adds	r7, #20
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b083      	sub	sp, #12
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f24:	bf00      	nop
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b083      	sub	sp, #12
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f38:	bf00      	nop
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr

08004f44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a40      	ldr	r2, [pc, #256]	; (800506c <TIM_Base_SetConfig+0x114>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d013      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f76:	d00f      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a3d      	ldr	r2, [pc, #244]	; (8005070 <TIM_Base_SetConfig+0x118>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00b      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a3c      	ldr	r2, [pc, #240]	; (8005074 <TIM_Base_SetConfig+0x11c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d007      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a3b      	ldr	r2, [pc, #236]	; (8005078 <TIM_Base_SetConfig+0x120>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d003      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a3a      	ldr	r2, [pc, #232]	; (800507c <TIM_Base_SetConfig+0x124>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d108      	bne.n	8004faa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2f      	ldr	r2, [pc, #188]	; (800506c <TIM_Base_SetConfig+0x114>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d02b      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb8:	d027      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a2c      	ldr	r2, [pc, #176]	; (8005070 <TIM_Base_SetConfig+0x118>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d023      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a2b      	ldr	r2, [pc, #172]	; (8005074 <TIM_Base_SetConfig+0x11c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d01f      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a2a      	ldr	r2, [pc, #168]	; (8005078 <TIM_Base_SetConfig+0x120>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d01b      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a29      	ldr	r2, [pc, #164]	; (800507c <TIM_Base_SetConfig+0x124>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d017      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a28      	ldr	r2, [pc, #160]	; (8005080 <TIM_Base_SetConfig+0x128>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d013      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a27      	ldr	r2, [pc, #156]	; (8005084 <TIM_Base_SetConfig+0x12c>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d00f      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a26      	ldr	r2, [pc, #152]	; (8005088 <TIM_Base_SetConfig+0x130>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d00b      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a25      	ldr	r2, [pc, #148]	; (800508c <TIM_Base_SetConfig+0x134>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d007      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a24      	ldr	r2, [pc, #144]	; (8005090 <TIM_Base_SetConfig+0x138>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d003      	beq.n	800500a <TIM_Base_SetConfig+0xb2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a23      	ldr	r2, [pc, #140]	; (8005094 <TIM_Base_SetConfig+0x13c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d108      	bne.n	800501c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	68fa      	ldr	r2, [r7, #12]
 8005018:	4313      	orrs	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a0a      	ldr	r2, [pc, #40]	; (800506c <TIM_Base_SetConfig+0x114>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d003      	beq.n	8005050 <TIM_Base_SetConfig+0xf8>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a0c      	ldr	r2, [pc, #48]	; (800507c <TIM_Base_SetConfig+0x124>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d103      	bne.n	8005058 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	615a      	str	r2, [r3, #20]
}
 800505e:	bf00      	nop
 8005060:	3714      	adds	r7, #20
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	40010000 	.word	0x40010000
 8005070:	40000400 	.word	0x40000400
 8005074:	40000800 	.word	0x40000800
 8005078:	40000c00 	.word	0x40000c00
 800507c:	40010400 	.word	0x40010400
 8005080:	40014000 	.word	0x40014000
 8005084:	40014400 	.word	0x40014400
 8005088:	40014800 	.word	0x40014800
 800508c:	40001800 	.word	0x40001800
 8005090:	40001c00 	.word	0x40001c00
 8005094:	40002000 	.word	0x40002000

08005098 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	f023 0201 	bic.w	r2, r3, #1
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	4a28      	ldr	r2, [pc, #160]	; (8005164 <TIM_TI1_SetConfig+0xcc>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d01b      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050cc:	d017      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	4a25      	ldr	r2, [pc, #148]	; (8005168 <TIM_TI1_SetConfig+0xd0>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d013      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	4a24      	ldr	r2, [pc, #144]	; (800516c <TIM_TI1_SetConfig+0xd4>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00f      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	4a23      	ldr	r2, [pc, #140]	; (8005170 <TIM_TI1_SetConfig+0xd8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d00b      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4a22      	ldr	r2, [pc, #136]	; (8005174 <TIM_TI1_SetConfig+0xdc>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d007      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	4a21      	ldr	r2, [pc, #132]	; (8005178 <TIM_TI1_SetConfig+0xe0>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d003      	beq.n	80050fe <TIM_TI1_SetConfig+0x66>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	4a20      	ldr	r2, [pc, #128]	; (800517c <TIM_TI1_SetConfig+0xe4>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d101      	bne.n	8005102 <TIM_TI1_SetConfig+0x6a>
 80050fe:	2301      	movs	r3, #1
 8005100:	e000      	b.n	8005104 <TIM_TI1_SetConfig+0x6c>
 8005102:	2300      	movs	r3, #0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d008      	beq.n	800511a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f023 0303 	bic.w	r3, r3, #3
 800510e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4313      	orrs	r3, r2
 8005116:	617b      	str	r3, [r7, #20]
 8005118:	e003      	b.n	8005122 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	f043 0301 	orr.w	r3, r3, #1
 8005120:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005128:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	011b      	lsls	r3, r3, #4
 800512e:	b2db      	uxtb	r3, r3
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	4313      	orrs	r3, r2
 8005134:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f023 030a 	bic.w	r3, r3, #10
 800513c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f003 030a 	and.w	r3, r3, #10
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	621a      	str	r2, [r3, #32]
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	40010000 	.word	0x40010000
 8005168:	40000400 	.word	0x40000400
 800516c:	40000800 	.word	0x40000800
 8005170:	40000c00 	.word	0x40000c00
 8005174:	40010400 	.word	0x40010400
 8005178:	40014000 	.word	0x40014000
 800517c:	40001800 	.word	0x40001800

08005180 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
 800518c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	f023 0210 	bic.w	r2, r3, #16
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	021b      	lsls	r3, r3, #8
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	031b      	lsls	r3, r3, #12
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051d2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4313      	orrs	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	621a      	str	r2, [r3, #32]
}
 80051ee:	bf00      	nop
 80051f0:	371c      	adds	r7, #28
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b087      	sub	sp, #28
 80051fe:	af00      	add	r7, sp, #0
 8005200:	60f8      	str	r0, [r7, #12]
 8005202:	60b9      	str	r1, [r7, #8]
 8005204:	607a      	str	r2, [r7, #4]
 8005206:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	69db      	ldr	r3, [r3, #28]
 8005218:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	f023 0303 	bic.w	r3, r3, #3
 8005226:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4313      	orrs	r3, r2
 800522e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005236:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	011b      	lsls	r3, r3, #4
 800523c:	b2db      	uxtb	r3, r3
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	4313      	orrs	r3, r2
 8005242:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800524a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	021b      	lsls	r3, r3, #8
 8005250:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4313      	orrs	r3, r2
 8005258:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	693a      	ldr	r2, [r7, #16]
 8005264:	621a      	str	r2, [r3, #32]
}
 8005266:	bf00      	nop
 8005268:	371c      	adds	r7, #28
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005272:	b480      	push	{r7}
 8005274:	b087      	sub	sp, #28
 8005276:	af00      	add	r7, sp, #0
 8005278:	60f8      	str	r0, [r7, #12]
 800527a:	60b9      	str	r1, [r7, #8]
 800527c:	607a      	str	r2, [r7, #4]
 800527e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6a1b      	ldr	r3, [r3, #32]
 8005284:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	021b      	lsls	r3, r3, #8
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	031b      	lsls	r3, r3, #12
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	697a      	ldr	r2, [r7, #20]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80052c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	031b      	lsls	r3, r3, #12
 80052ca:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	693a      	ldr	r2, [r7, #16]
 80052de:	621a      	str	r2, [r3, #32]
}
 80052e0:	bf00      	nop
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052ec:	b480      	push	{r7}
 80052ee:	b087      	sub	sp, #28
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	2201      	movs	r2, #1
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6a1a      	ldr	r2, [r3, #32]
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	43db      	mvns	r3, r3
 800530e:	401a      	ands	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a1a      	ldr	r2, [r3, #32]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	f003 031f 	and.w	r3, r3, #31
 800531e:	6879      	ldr	r1, [r7, #4]
 8005320:	fa01 f303 	lsl.w	r3, r1, r3
 8005324:	431a      	orrs	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
	...

08005338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005348:	2b01      	cmp	r3, #1
 800534a:	d101      	bne.n	8005350 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800534c:	2302      	movs	r3, #2
 800534e:	e05a      	b.n	8005406 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005376:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4313      	orrs	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a21      	ldr	r2, [pc, #132]	; (8005414 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d022      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800539c:	d01d      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1d      	ldr	r2, [pc, #116]	; (8005418 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d018      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1b      	ldr	r2, [pc, #108]	; (800541c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d013      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1a      	ldr	r2, [pc, #104]	; (8005420 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d00e      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a18      	ldr	r2, [pc, #96]	; (8005424 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d009      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a17      	ldr	r2, [pc, #92]	; (8005428 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d004      	beq.n	80053da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a15      	ldr	r2, [pc, #84]	; (800542c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d10c      	bne.n	80053f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2201      	movs	r2, #1
 80053f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	40010000 	.word	0x40010000
 8005418:	40000400 	.word	0x40000400
 800541c:	40000800 	.word	0x40000800
 8005420:	40000c00 	.word	0x40000c00
 8005424:	40010400 	.word	0x40010400
 8005428:	40014000 	.word	0x40014000
 800542c:	40001800 	.word	0x40001800

08005430 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d101      	bne.n	800546a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	e03f      	b.n	80054ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d106      	bne.n	8005484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7fc fbda 	bl	8001c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2224      	movs	r2, #36	; 0x24
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800549a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fddf 	bl	8006060 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	691a      	ldr	r2, [r3, #16]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	695a      	ldr	r2, [r3, #20]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2220      	movs	r2, #32
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2220      	movs	r2, #32
 80054e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3708      	adds	r7, #8
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b08a      	sub	sp, #40	; 0x28
 80054f6:	af02      	add	r7, sp, #8
 80054f8:	60f8      	str	r0, [r7, #12]
 80054fa:	60b9      	str	r1, [r7, #8]
 80054fc:	603b      	str	r3, [r7, #0]
 80054fe:	4613      	mov	r3, r2
 8005500:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005502:	2300      	movs	r3, #0
 8005504:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b20      	cmp	r3, #32
 8005510:	d17c      	bne.n	800560c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_UART_Transmit+0x2c>
 8005518:	88fb      	ldrh	r3, [r7, #6]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e075      	b.n	800560e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005528:	2b01      	cmp	r3, #1
 800552a:	d101      	bne.n	8005530 <HAL_UART_Transmit+0x3e>
 800552c:	2302      	movs	r3, #2
 800552e:	e06e      	b.n	800560e <HAL_UART_Transmit+0x11c>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2221      	movs	r2, #33	; 0x21
 8005542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005546:	f7fc ff73 	bl	8002430 <HAL_GetTick>
 800554a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	88fa      	ldrh	r2, [r7, #6]
 8005550:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	88fa      	ldrh	r2, [r7, #6]
 8005556:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005560:	d108      	bne.n	8005574 <HAL_UART_Transmit+0x82>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d104      	bne.n	8005574 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800556a:	2300      	movs	r3, #0
 800556c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	61bb      	str	r3, [r7, #24]
 8005572:	e003      	b.n	800557c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005578:	2300      	movs	r3, #0
 800557a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005584:	e02a      	b.n	80055dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2200      	movs	r2, #0
 800558e:	2180      	movs	r1, #128	; 0x80
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 fb1f 	bl	8005bd4 <UART_WaitOnFlagUntilTimeout>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d001      	beq.n	80055a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e036      	b.n	800560e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10b      	bne.n	80055be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055a6:	69bb      	ldr	r3, [r7, #24]
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	461a      	mov	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	3302      	adds	r3, #2
 80055ba:	61bb      	str	r3, [r7, #24]
 80055bc:	e007      	b.n	80055ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	781a      	ldrb	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	3301      	adds	r3, #1
 80055cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1cf      	bne.n	8005586 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2200      	movs	r2, #0
 80055ee:	2140      	movs	r1, #64	; 0x40
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 faef 	bl	8005bd4 <UART_WaitOnFlagUntilTimeout>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80055fc:	2303      	movs	r3, #3
 80055fe:	e006      	b.n	800560e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005608:	2300      	movs	r3, #0
 800560a:	e000      	b.n	800560e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800560c:	2302      	movs	r3, #2
  }
}
 800560e:	4618      	mov	r0, r3
 8005610:	3720      	adds	r7, #32
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b084      	sub	sp, #16
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	4613      	mov	r3, r2
 8005622:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b20      	cmp	r3, #32
 800562e:	d11d      	bne.n	800566c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d002      	beq.n	800563c <HAL_UART_Receive_IT+0x26>
 8005636:	88fb      	ldrh	r3, [r7, #6]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d101      	bne.n	8005640 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e016      	b.n	800566e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <HAL_UART_Receive_IT+0x38>
 800564a:	2302      	movs	r3, #2
 800564c:	e00f      	b.n	800566e <HAL_UART_Receive_IT+0x58>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800565c:	88fb      	ldrh	r3, [r7, #6]
 800565e:	461a      	mov	r2, r3
 8005660:	68b9      	ldr	r1, [r7, #8]
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 fb24 	bl	8005cb0 <UART_Start_Receive_IT>
 8005668:	4603      	mov	r3, r0
 800566a:	e000      	b.n	800566e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800566c:	2302      	movs	r3, #2
  }
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
	...

08005678 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b0ba      	sub	sp, #232	; 0xe8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800569e:	2300      	movs	r3, #0
 80056a0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ae:	f003 030f 	and.w	r3, r3, #15
 80056b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80056b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10f      	bne.n	80056de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c2:	f003 0320 	and.w	r3, r3, #32
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d009      	beq.n	80056de <HAL_UART_IRQHandler+0x66>
 80056ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056ce:	f003 0320 	and.w	r3, r3, #32
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 fc07 	bl	8005eea <UART_Receive_IT>
      return;
 80056dc:	e256      	b.n	8005b8c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80056de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 80de 	beq.w	80058a4 <HAL_UART_IRQHandler+0x22c>
 80056e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d106      	bne.n	8005702 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80056f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056f8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 80d1 	beq.w	80058a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00b      	beq.n	8005726 <HAL_UART_IRQHandler+0xae>
 800570e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005716:	2b00      	cmp	r3, #0
 8005718:	d005      	beq.n	8005726 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	f043 0201 	orr.w	r2, r3, #1
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800572a:	f003 0304 	and.w	r3, r3, #4
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00b      	beq.n	800574a <HAL_UART_IRQHandler+0xd2>
 8005732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d005      	beq.n	800574a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005742:	f043 0202 	orr.w	r2, r3, #2
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800574a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800574e:	f003 0302 	and.w	r3, r3, #2
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00b      	beq.n	800576e <HAL_UART_IRQHandler+0xf6>
 8005756:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b00      	cmp	r3, #0
 8005760:	d005      	beq.n	800576e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005766:	f043 0204 	orr.w	r2, r3, #4
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800576e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005772:	f003 0308 	and.w	r3, r3, #8
 8005776:	2b00      	cmp	r3, #0
 8005778:	d011      	beq.n	800579e <HAL_UART_IRQHandler+0x126>
 800577a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800577e:	f003 0320 	and.w	r3, r3, #32
 8005782:	2b00      	cmp	r3, #0
 8005784:	d105      	bne.n	8005792 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005786:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	d005      	beq.n	800579e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	f043 0208 	orr.w	r2, r3, #8
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 81ed 	beq.w	8005b82 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d008      	beq.n	80057c6 <HAL_UART_IRQHandler+0x14e>
 80057b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057b8:	f003 0320 	and.w	r3, r3, #32
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fb92 	bl	8005eea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d0:	2b40      	cmp	r3, #64	; 0x40
 80057d2:	bf0c      	ite	eq
 80057d4:	2301      	moveq	r3, #1
 80057d6:	2300      	movne	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d103      	bne.n	80057f2 <HAL_UART_IRQHandler+0x17a>
 80057ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d04f      	beq.n	8005892 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 fa9a 	bl	8005d2c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005802:	2b40      	cmp	r3, #64	; 0x40
 8005804:	d141      	bne.n	800588a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	3314      	adds	r3, #20
 800580c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005810:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005814:	e853 3f00 	ldrex	r3, [r3]
 8005818:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800581c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005820:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005824:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3314      	adds	r3, #20
 800582e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005832:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005836:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800583e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800584a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1d9      	bne.n	8005806 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005856:	2b00      	cmp	r3, #0
 8005858:	d013      	beq.n	8005882 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585e:	4a7d      	ldr	r2, [pc, #500]	; (8005a54 <HAL_UART_IRQHandler+0x3dc>)
 8005860:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005866:	4618      	mov	r0, r3
 8005868:	f7fc ff93 	bl	8002792 <HAL_DMA_Abort_IT>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d016      	beq.n	80058a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005876:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800587c:	4610      	mov	r0, r2
 800587e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005880:	e00e      	b.n	80058a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f990 	bl	8005ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005888:	e00a      	b.n	80058a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f98c 	bl	8005ba8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005890:	e006      	b.n	80058a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f988 	bl	8005ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800589e:	e170      	b.n	8005b82 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a0:	bf00      	nop
    return;
 80058a2:	e16e      	b.n	8005b82 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	f040 814a 	bne.w	8005b42 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80058ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058b2:	f003 0310 	and.w	r3, r3, #16
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 8143 	beq.w	8005b42 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80058bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058c0:	f003 0310 	and.w	r3, r3, #16
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f000 813c 	beq.w	8005b42 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058ca:	2300      	movs	r3, #0
 80058cc:	60bb      	str	r3, [r7, #8]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	60bb      	str	r3, [r7, #8]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	60bb      	str	r3, [r7, #8]
 80058de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ea:	2b40      	cmp	r3, #64	; 0x40
 80058ec:	f040 80b4 	bne.w	8005a58 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80058fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 8140 	beq.w	8005b86 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800590a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800590e:	429a      	cmp	r2, r3
 8005910:	f080 8139 	bcs.w	8005b86 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800591a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005926:	f000 8088 	beq.w	8005a3a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	330c      	adds	r3, #12
 8005930:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005938:	e853 3f00 	ldrex	r3, [r3]
 800593c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005940:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005948:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	330c      	adds	r3, #12
 8005952:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005956:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800595a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005962:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005966:	e841 2300 	strex	r3, r2, [r1]
 800596a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800596e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1d9      	bne.n	800592a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3314      	adds	r3, #20
 800597c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005986:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005988:	f023 0301 	bic.w	r3, r3, #1
 800598c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	3314      	adds	r3, #20
 8005996:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800599a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800599e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80059a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80059a6:	e841 2300 	strex	r3, r2, [r1]
 80059aa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80059ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1e1      	bne.n	8005976 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	3314      	adds	r3, #20
 80059b8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059bc:	e853 3f00 	ldrex	r3, [r3]
 80059c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80059c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	3314      	adds	r3, #20
 80059d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80059d6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80059d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059da:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80059dc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80059de:	e841 2300 	strex	r3, r2, [r1]
 80059e2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80059e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1e3      	bne.n	80059b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2220      	movs	r2, #32
 80059ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a02:	e853 3f00 	ldrex	r3, [r3]
 8005a06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a0a:	f023 0310 	bic.w	r3, r3, #16
 8005a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	330c      	adds	r3, #12
 8005a18:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005a1c:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a1e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a24:	e841 2300 	strex	r3, r2, [r1]
 8005a28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1e3      	bne.n	80059f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7fc fe3c 	bl	80026b2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	4619      	mov	r1, r3
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f8b6 	bl	8005bbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a50:	e099      	b.n	8005b86 <HAL_UART_IRQHandler+0x50e>
 8005a52:	bf00      	nop
 8005a54:	08005df3 	.word	0x08005df3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	f000 808b 	beq.w	8005b8a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005a74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f000 8086 	beq.w	8005b8a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	330c      	adds	r3, #12
 8005a84:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a88:	e853 3f00 	ldrex	r3, [r3]
 8005a8c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	330c      	adds	r3, #12
 8005a9e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005aa2:	647a      	str	r2, [r7, #68]	; 0x44
 8005aa4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005aa8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005aaa:	e841 2300 	strex	r3, r2, [r1]
 8005aae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d1e3      	bne.n	8005a7e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3314      	adds	r3, #20
 8005abc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac0:	e853 3f00 	ldrex	r3, [r3]
 8005ac4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	f023 0301 	bic.w	r3, r3, #1
 8005acc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3314      	adds	r3, #20
 8005ad6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005ada:	633a      	str	r2, [r7, #48]	; 0x30
 8005adc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e3      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	330c      	adds	r3, #12
 8005b02:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	e853 3f00 	ldrex	r3, [r3]
 8005b0a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f023 0310 	bic.w	r3, r3, #16
 8005b12:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	330c      	adds	r3, #12
 8005b1c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005b20:	61fa      	str	r2, [r7, #28]
 8005b22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b24:	69b9      	ldr	r1, [r7, #24]
 8005b26:	69fa      	ldr	r2, [r7, #28]
 8005b28:	e841 2300 	strex	r3, r2, [r1]
 8005b2c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1e3      	bne.n	8005afc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f83e 	bl	8005bbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b40:	e023      	b.n	8005b8a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d009      	beq.n	8005b62 <HAL_UART_IRQHandler+0x4ea>
 8005b4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d003      	beq.n	8005b62 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f95d 	bl	8005e1a <UART_Transmit_IT>
    return;
 8005b60:	e014      	b.n	8005b8c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00e      	beq.n	8005b8c <HAL_UART_IRQHandler+0x514>
 8005b6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d008      	beq.n	8005b8c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f99d 	bl	8005eba <UART_EndTransmit_IT>
    return;
 8005b80:	e004      	b.n	8005b8c <HAL_UART_IRQHandler+0x514>
    return;
 8005b82:	bf00      	nop
 8005b84:	e002      	b.n	8005b8c <HAL_UART_IRQHandler+0x514>
      return;
 8005b86:	bf00      	nop
 8005b88:	e000      	b.n	8005b8c <HAL_UART_IRQHandler+0x514>
      return;
 8005b8a:	bf00      	nop
  }
}
 8005b8c:	37e8      	adds	r7, #232	; 0xe8
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop

08005b94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b090      	sub	sp, #64	; 0x40
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	603b      	str	r3, [r7, #0]
 8005be0:	4613      	mov	r3, r2
 8005be2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be4:	e050      	b.n	8005c88 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bec:	d04c      	beq.n	8005c88 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005bee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d007      	beq.n	8005c04 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bf4:	f7fc fc1c 	bl	8002430 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d241      	bcs.n	8005c88 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	330c      	adds	r3, #12
 8005c0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c0e:	e853 3f00 	ldrex	r3, [r3]
 8005c12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c16:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	330c      	adds	r3, #12
 8005c22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c24:	637a      	str	r2, [r7, #52]	; 0x34
 8005c26:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c2c:	e841 2300 	strex	r3, r2, [r1]
 8005c30:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e5      	bne.n	8005c04 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	3314      	adds	r3, #20
 8005c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	e853 3f00 	ldrex	r3, [r3]
 8005c46:	613b      	str	r3, [r7, #16]
   return(result);
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	f023 0301 	bic.w	r3, r3, #1
 8005c4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	3314      	adds	r3, #20
 8005c56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c58:	623a      	str	r2, [r7, #32]
 8005c5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5c:	69f9      	ldr	r1, [r7, #28]
 8005c5e:	6a3a      	ldr	r2, [r7, #32]
 8005c60:	e841 2300 	strex	r3, r2, [r1]
 8005c64:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1e5      	bne.n	8005c38 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2220      	movs	r2, #32
 8005c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c84:	2303      	movs	r3, #3
 8005c86:	e00f      	b.n	8005ca8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	4013      	ands	r3, r2
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	bf0c      	ite	eq
 8005c98:	2301      	moveq	r3, #1
 8005c9a:	2300      	movne	r3, #0
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	79fb      	ldrb	r3, [r7, #7]
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d09f      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3740      	adds	r7, #64	; 0x40
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	4613      	mov	r3, r2
 8005cbc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	88fa      	ldrh	r2, [r7, #6]
 8005cc8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	88fa      	ldrh	r2, [r7, #6]
 8005cce:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2222      	movs	r2, #34	; 0x22
 8005cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d007      	beq.n	8005cfe <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68da      	ldr	r2, [r3, #12]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cfc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	695a      	ldr	r2, [r3, #20]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f042 0201 	orr.w	r2, r2, #1
 8005d0c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68da      	ldr	r2, [r3, #12]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f042 0220 	orr.w	r2, r2, #32
 8005d1c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b095      	sub	sp, #84	; 0x54
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	330c      	adds	r3, #12
 8005d3a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d3e:	e853 3f00 	ldrex	r3, [r3]
 8005d42:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	330c      	adds	r3, #12
 8005d52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d54:	643a      	str	r2, [r7, #64]	; 0x40
 8005d56:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d5c:	e841 2300 	strex	r3, r2, [r1]
 8005d60:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1e5      	bne.n	8005d34 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3314      	adds	r3, #20
 8005d6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d70:	6a3b      	ldr	r3, [r7, #32]
 8005d72:	e853 3f00 	ldrex	r3, [r3]
 8005d76:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	f023 0301 	bic.w	r3, r3, #1
 8005d7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3314      	adds	r3, #20
 8005d86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d90:	e841 2300 	strex	r3, r2, [r1]
 8005d94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e5      	bne.n	8005d68 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d119      	bne.n	8005dd8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	330c      	adds	r3, #12
 8005daa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	f023 0310 	bic.w	r3, r3, #16
 8005dba:	647b      	str	r3, [r7, #68]	; 0x44
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	330c      	adds	r3, #12
 8005dc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dc4:	61ba      	str	r2, [r7, #24]
 8005dc6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc8:	6979      	ldr	r1, [r7, #20]
 8005dca:	69ba      	ldr	r2, [r7, #24]
 8005dcc:	e841 2300 	strex	r3, r2, [r1]
 8005dd0:	613b      	str	r3, [r7, #16]
   return(result);
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e5      	bne.n	8005da4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005de6:	bf00      	nop
 8005de8:	3754      	adds	r7, #84	; 0x54
 8005dea:	46bd      	mov	sp, r7
 8005dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df0:	4770      	bx	lr

08005df2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b084      	sub	sp, #16
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e0c:	68f8      	ldr	r0, [r7, #12]
 8005e0e:	f7ff fecb 	bl	8005ba8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e12:	bf00      	nop
 8005e14:	3710      	adds	r7, #16
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bd80      	pop	{r7, pc}

08005e1a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b085      	sub	sp, #20
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b21      	cmp	r3, #33	; 0x21
 8005e2c:	d13e      	bne.n	8005eac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e36:	d114      	bne.n	8005e62 <UART_Transmit_IT+0x48>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	691b      	ldr	r3, [r3, #16]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d110      	bne.n	8005e62 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a1b      	ldr	r3, [r3, #32]
 8005e44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	881b      	ldrh	r3, [r3, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e54:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a1b      	ldr	r3, [r3, #32]
 8005e5a:	1c9a      	adds	r2, r3, #2
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	621a      	str	r2, [r3, #32]
 8005e60:	e008      	b.n	8005e74 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a1b      	ldr	r3, [r3, #32]
 8005e66:	1c59      	adds	r1, r3, #1
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6211      	str	r1, [r2, #32]
 8005e6c:	781a      	ldrb	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	4619      	mov	r1, r3
 8005e82:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10f      	bne.n	8005ea8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e96:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ea6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e000      	b.n	8005eae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005eac:	2302      	movs	r3, #2
  }
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3714      	adds	r7, #20
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb8:	4770      	bx	lr

08005eba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b082      	sub	sp, #8
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68da      	ldr	r2, [r3, #12]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ed0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f7ff fe5a 	bl	8005b94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3708      	adds	r7, #8
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b08c      	sub	sp, #48	; 0x30
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b22      	cmp	r3, #34	; 0x22
 8005efc:	f040 80ab 	bne.w	8006056 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f08:	d117      	bne.n	8005f3a <UART_Receive_IT+0x50>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d113      	bne.n	8005f3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005f12:	2300      	movs	r3, #0
 8005f14:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f32:	1c9a      	adds	r2, r3, #2
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	629a      	str	r2, [r3, #40]	; 0x28
 8005f38:	e026      	b.n	8005f88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005f40:	2300      	movs	r3, #0
 8005f42:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f4c:	d007      	beq.n	8005f5e <UART_Receive_IT+0x74>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10a      	bne.n	8005f6c <UART_Receive_IT+0x82>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	b2da      	uxtb	r2, r3
 8005f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f68:	701a      	strb	r2, [r3, #0]
 8005f6a:	e008      	b.n	8005f7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	b2db      	uxtb	r3, r3
 8005f74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	4619      	mov	r1, r3
 8005f96:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d15a      	bne.n	8006052 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68da      	ldr	r2, [r3, #12]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0220 	bic.w	r2, r2, #32
 8005faa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68da      	ldr	r2, [r3, #12]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f022 0201 	bic.w	r2, r2, #1
 8005fca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d135      	bne.n	8006048 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	330c      	adds	r3, #12
 8005fe8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	e853 3f00 	ldrex	r3, [r3]
 8005ff0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	f023 0310 	bic.w	r3, r3, #16
 8005ff8:	627b      	str	r3, [r7, #36]	; 0x24
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	330c      	adds	r3, #12
 8006000:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006002:	623a      	str	r2, [r7, #32]
 8006004:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006006:	69f9      	ldr	r1, [r7, #28]
 8006008:	6a3a      	ldr	r2, [r7, #32]
 800600a:	e841 2300 	strex	r3, r2, [r1]
 800600e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006010:	69bb      	ldr	r3, [r7, #24]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1e5      	bne.n	8005fe2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0310 	and.w	r3, r3, #16
 8006020:	2b10      	cmp	r3, #16
 8006022:	d10a      	bne.n	800603a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006024:	2300      	movs	r3, #0
 8006026:	60fb      	str	r3, [r7, #12]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	60fb      	str	r3, [r7, #12]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800603e:	4619      	mov	r1, r3
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f7ff fdbb 	bl	8005bbc <HAL_UARTEx_RxEventCallback>
 8006046:	e002      	b.n	800604e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f7fb fff1 	bl	8002030 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800604e:	2300      	movs	r3, #0
 8006050:	e002      	b.n	8006058 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006052:	2300      	movs	r3, #0
 8006054:	e000      	b.n	8006058 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006056:	2302      	movs	r3, #2
  }
}
 8006058:	4618      	mov	r0, r3
 800605a:	3730      	adds	r7, #48	; 0x30
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006064:	b0c0      	sub	sp, #256	; 0x100
 8006066:	af00      	add	r7, sp, #0
 8006068:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800606c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800607c:	68d9      	ldr	r1, [r3, #12]
 800607e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	ea40 0301 	orr.w	r3, r0, r1
 8006088:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800608a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608e:	689a      	ldr	r2, [r3, #8]
 8006090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	431a      	orrs	r2, r3
 8006098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	431a      	orrs	r2, r3
 80060a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80060b8:	f021 010c 	bic.w	r1, r1, #12
 80060bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80060c6:	430b      	orrs	r3, r1
 80060c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80060d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060da:	6999      	ldr	r1, [r3, #24]
 80060dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	ea40 0301 	orr.w	r3, r0, r1
 80060e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	4b8f      	ldr	r3, [pc, #572]	; (800632c <UART_SetConfig+0x2cc>)
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d005      	beq.n	8006100 <UART_SetConfig+0xa0>
 80060f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	4b8d      	ldr	r3, [pc, #564]	; (8006330 <UART_SetConfig+0x2d0>)
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d104      	bne.n	800610a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006100:	f7fe fad8 	bl	80046b4 <HAL_RCC_GetPCLK2Freq>
 8006104:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006108:	e003      	b.n	8006112 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800610a:	f7fe fabf 	bl	800468c <HAL_RCC_GetPCLK1Freq>
 800610e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006116:	69db      	ldr	r3, [r3, #28]
 8006118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800611c:	f040 810c 	bne.w	8006338 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006120:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006124:	2200      	movs	r2, #0
 8006126:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800612a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800612e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006132:	4622      	mov	r2, r4
 8006134:	462b      	mov	r3, r5
 8006136:	1891      	adds	r1, r2, r2
 8006138:	65b9      	str	r1, [r7, #88]	; 0x58
 800613a:	415b      	adcs	r3, r3
 800613c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800613e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006142:	4621      	mov	r1, r4
 8006144:	eb12 0801 	adds.w	r8, r2, r1
 8006148:	4629      	mov	r1, r5
 800614a:	eb43 0901 	adc.w	r9, r3, r1
 800614e:	f04f 0200 	mov.w	r2, #0
 8006152:	f04f 0300 	mov.w	r3, #0
 8006156:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800615a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800615e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006162:	4690      	mov	r8, r2
 8006164:	4699      	mov	r9, r3
 8006166:	4623      	mov	r3, r4
 8006168:	eb18 0303 	adds.w	r3, r8, r3
 800616c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006170:	462b      	mov	r3, r5
 8006172:	eb49 0303 	adc.w	r3, r9, r3
 8006176:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800617a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006186:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800618a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800618e:	460b      	mov	r3, r1
 8006190:	18db      	adds	r3, r3, r3
 8006192:	653b      	str	r3, [r7, #80]	; 0x50
 8006194:	4613      	mov	r3, r2
 8006196:	eb42 0303 	adc.w	r3, r2, r3
 800619a:	657b      	str	r3, [r7, #84]	; 0x54
 800619c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80061a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80061a4:	f7fa fc6a 	bl	8000a7c <__aeabi_uldivmod>
 80061a8:	4602      	mov	r2, r0
 80061aa:	460b      	mov	r3, r1
 80061ac:	4b61      	ldr	r3, [pc, #388]	; (8006334 <UART_SetConfig+0x2d4>)
 80061ae:	fba3 2302 	umull	r2, r3, r3, r2
 80061b2:	095b      	lsrs	r3, r3, #5
 80061b4:	011c      	lsls	r4, r3, #4
 80061b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ba:	2200      	movs	r2, #0
 80061bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80061c0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80061c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80061c8:	4642      	mov	r2, r8
 80061ca:	464b      	mov	r3, r9
 80061cc:	1891      	adds	r1, r2, r2
 80061ce:	64b9      	str	r1, [r7, #72]	; 0x48
 80061d0:	415b      	adcs	r3, r3
 80061d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80061d8:	4641      	mov	r1, r8
 80061da:	eb12 0a01 	adds.w	sl, r2, r1
 80061de:	4649      	mov	r1, r9
 80061e0:	eb43 0b01 	adc.w	fp, r3, r1
 80061e4:	f04f 0200 	mov.w	r2, #0
 80061e8:	f04f 0300 	mov.w	r3, #0
 80061ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061f8:	4692      	mov	sl, r2
 80061fa:	469b      	mov	fp, r3
 80061fc:	4643      	mov	r3, r8
 80061fe:	eb1a 0303 	adds.w	r3, sl, r3
 8006202:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006206:	464b      	mov	r3, r9
 8006208:	eb4b 0303 	adc.w	r3, fp, r3
 800620c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800621c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006220:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006224:	460b      	mov	r3, r1
 8006226:	18db      	adds	r3, r3, r3
 8006228:	643b      	str	r3, [r7, #64]	; 0x40
 800622a:	4613      	mov	r3, r2
 800622c:	eb42 0303 	adc.w	r3, r2, r3
 8006230:	647b      	str	r3, [r7, #68]	; 0x44
 8006232:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006236:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800623a:	f7fa fc1f 	bl	8000a7c <__aeabi_uldivmod>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4611      	mov	r1, r2
 8006244:	4b3b      	ldr	r3, [pc, #236]	; (8006334 <UART_SetConfig+0x2d4>)
 8006246:	fba3 2301 	umull	r2, r3, r3, r1
 800624a:	095b      	lsrs	r3, r3, #5
 800624c:	2264      	movs	r2, #100	; 0x64
 800624e:	fb02 f303 	mul.w	r3, r2, r3
 8006252:	1acb      	subs	r3, r1, r3
 8006254:	00db      	lsls	r3, r3, #3
 8006256:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800625a:	4b36      	ldr	r3, [pc, #216]	; (8006334 <UART_SetConfig+0x2d4>)
 800625c:	fba3 2302 	umull	r2, r3, r3, r2
 8006260:	095b      	lsrs	r3, r3, #5
 8006262:	005b      	lsls	r3, r3, #1
 8006264:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006268:	441c      	add	r4, r3
 800626a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800626e:	2200      	movs	r2, #0
 8006270:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006274:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006278:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800627c:	4642      	mov	r2, r8
 800627e:	464b      	mov	r3, r9
 8006280:	1891      	adds	r1, r2, r2
 8006282:	63b9      	str	r1, [r7, #56]	; 0x38
 8006284:	415b      	adcs	r3, r3
 8006286:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006288:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800628c:	4641      	mov	r1, r8
 800628e:	1851      	adds	r1, r2, r1
 8006290:	6339      	str	r1, [r7, #48]	; 0x30
 8006292:	4649      	mov	r1, r9
 8006294:	414b      	adcs	r3, r1
 8006296:	637b      	str	r3, [r7, #52]	; 0x34
 8006298:	f04f 0200 	mov.w	r2, #0
 800629c:	f04f 0300 	mov.w	r3, #0
 80062a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80062a4:	4659      	mov	r1, fp
 80062a6:	00cb      	lsls	r3, r1, #3
 80062a8:	4651      	mov	r1, sl
 80062aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ae:	4651      	mov	r1, sl
 80062b0:	00ca      	lsls	r2, r1, #3
 80062b2:	4610      	mov	r0, r2
 80062b4:	4619      	mov	r1, r3
 80062b6:	4603      	mov	r3, r0
 80062b8:	4642      	mov	r2, r8
 80062ba:	189b      	adds	r3, r3, r2
 80062bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062c0:	464b      	mov	r3, r9
 80062c2:	460a      	mov	r2, r1
 80062c4:	eb42 0303 	adc.w	r3, r2, r3
 80062c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80062d8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80062dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80062e0:	460b      	mov	r3, r1
 80062e2:	18db      	adds	r3, r3, r3
 80062e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80062e6:	4613      	mov	r3, r2
 80062e8:	eb42 0303 	adc.w	r3, r2, r3
 80062ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80062f6:	f7fa fbc1 	bl	8000a7c <__aeabi_uldivmod>
 80062fa:	4602      	mov	r2, r0
 80062fc:	460b      	mov	r3, r1
 80062fe:	4b0d      	ldr	r3, [pc, #52]	; (8006334 <UART_SetConfig+0x2d4>)
 8006300:	fba3 1302 	umull	r1, r3, r3, r2
 8006304:	095b      	lsrs	r3, r3, #5
 8006306:	2164      	movs	r1, #100	; 0x64
 8006308:	fb01 f303 	mul.w	r3, r1, r3
 800630c:	1ad3      	subs	r3, r2, r3
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	3332      	adds	r3, #50	; 0x32
 8006312:	4a08      	ldr	r2, [pc, #32]	; (8006334 <UART_SetConfig+0x2d4>)
 8006314:	fba2 2303 	umull	r2, r3, r2, r3
 8006318:	095b      	lsrs	r3, r3, #5
 800631a:	f003 0207 	and.w	r2, r3, #7
 800631e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4422      	add	r2, r4
 8006326:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006328:	e105      	b.n	8006536 <UART_SetConfig+0x4d6>
 800632a:	bf00      	nop
 800632c:	40011000 	.word	0x40011000
 8006330:	40011400 	.word	0x40011400
 8006334:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006338:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800633c:	2200      	movs	r2, #0
 800633e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006342:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006346:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800634a:	4642      	mov	r2, r8
 800634c:	464b      	mov	r3, r9
 800634e:	1891      	adds	r1, r2, r2
 8006350:	6239      	str	r1, [r7, #32]
 8006352:	415b      	adcs	r3, r3
 8006354:	627b      	str	r3, [r7, #36]	; 0x24
 8006356:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800635a:	4641      	mov	r1, r8
 800635c:	1854      	adds	r4, r2, r1
 800635e:	4649      	mov	r1, r9
 8006360:	eb43 0501 	adc.w	r5, r3, r1
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	00eb      	lsls	r3, r5, #3
 800636e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006372:	00e2      	lsls	r2, r4, #3
 8006374:	4614      	mov	r4, r2
 8006376:	461d      	mov	r5, r3
 8006378:	4643      	mov	r3, r8
 800637a:	18e3      	adds	r3, r4, r3
 800637c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006380:	464b      	mov	r3, r9
 8006382:	eb45 0303 	adc.w	r3, r5, r3
 8006386:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800638a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006396:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800639a:	f04f 0200 	mov.w	r2, #0
 800639e:	f04f 0300 	mov.w	r3, #0
 80063a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80063a6:	4629      	mov	r1, r5
 80063a8:	008b      	lsls	r3, r1, #2
 80063aa:	4621      	mov	r1, r4
 80063ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063b0:	4621      	mov	r1, r4
 80063b2:	008a      	lsls	r2, r1, #2
 80063b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80063b8:	f7fa fb60 	bl	8000a7c <__aeabi_uldivmod>
 80063bc:	4602      	mov	r2, r0
 80063be:	460b      	mov	r3, r1
 80063c0:	4b60      	ldr	r3, [pc, #384]	; (8006544 <UART_SetConfig+0x4e4>)
 80063c2:	fba3 2302 	umull	r2, r3, r3, r2
 80063c6:	095b      	lsrs	r3, r3, #5
 80063c8:	011c      	lsls	r4, r3, #4
 80063ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063ce:	2200      	movs	r2, #0
 80063d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80063d4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80063d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80063dc:	4642      	mov	r2, r8
 80063de:	464b      	mov	r3, r9
 80063e0:	1891      	adds	r1, r2, r2
 80063e2:	61b9      	str	r1, [r7, #24]
 80063e4:	415b      	adcs	r3, r3
 80063e6:	61fb      	str	r3, [r7, #28]
 80063e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063ec:	4641      	mov	r1, r8
 80063ee:	1851      	adds	r1, r2, r1
 80063f0:	6139      	str	r1, [r7, #16]
 80063f2:	4649      	mov	r1, r9
 80063f4:	414b      	adcs	r3, r1
 80063f6:	617b      	str	r3, [r7, #20]
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006404:	4659      	mov	r1, fp
 8006406:	00cb      	lsls	r3, r1, #3
 8006408:	4651      	mov	r1, sl
 800640a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800640e:	4651      	mov	r1, sl
 8006410:	00ca      	lsls	r2, r1, #3
 8006412:	4610      	mov	r0, r2
 8006414:	4619      	mov	r1, r3
 8006416:	4603      	mov	r3, r0
 8006418:	4642      	mov	r2, r8
 800641a:	189b      	adds	r3, r3, r2
 800641c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006420:	464b      	mov	r3, r9
 8006422:	460a      	mov	r2, r1
 8006424:	eb42 0303 	adc.w	r3, r2, r3
 8006428:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800642c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	67bb      	str	r3, [r7, #120]	; 0x78
 8006436:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006438:	f04f 0200 	mov.w	r2, #0
 800643c:	f04f 0300 	mov.w	r3, #0
 8006440:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006444:	4649      	mov	r1, r9
 8006446:	008b      	lsls	r3, r1, #2
 8006448:	4641      	mov	r1, r8
 800644a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800644e:	4641      	mov	r1, r8
 8006450:	008a      	lsls	r2, r1, #2
 8006452:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006456:	f7fa fb11 	bl	8000a7c <__aeabi_uldivmod>
 800645a:	4602      	mov	r2, r0
 800645c:	460b      	mov	r3, r1
 800645e:	4b39      	ldr	r3, [pc, #228]	; (8006544 <UART_SetConfig+0x4e4>)
 8006460:	fba3 1302 	umull	r1, r3, r3, r2
 8006464:	095b      	lsrs	r3, r3, #5
 8006466:	2164      	movs	r1, #100	; 0x64
 8006468:	fb01 f303 	mul.w	r3, r1, r3
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	011b      	lsls	r3, r3, #4
 8006470:	3332      	adds	r3, #50	; 0x32
 8006472:	4a34      	ldr	r2, [pc, #208]	; (8006544 <UART_SetConfig+0x4e4>)
 8006474:	fba2 2303 	umull	r2, r3, r2, r3
 8006478:	095b      	lsrs	r3, r3, #5
 800647a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800647e:	441c      	add	r4, r3
 8006480:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006484:	2200      	movs	r2, #0
 8006486:	673b      	str	r3, [r7, #112]	; 0x70
 8006488:	677a      	str	r2, [r7, #116]	; 0x74
 800648a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800648e:	4642      	mov	r2, r8
 8006490:	464b      	mov	r3, r9
 8006492:	1891      	adds	r1, r2, r2
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	415b      	adcs	r3, r3
 8006498:	60fb      	str	r3, [r7, #12]
 800649a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800649e:	4641      	mov	r1, r8
 80064a0:	1851      	adds	r1, r2, r1
 80064a2:	6039      	str	r1, [r7, #0]
 80064a4:	4649      	mov	r1, r9
 80064a6:	414b      	adcs	r3, r1
 80064a8:	607b      	str	r3, [r7, #4]
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	f04f 0300 	mov.w	r3, #0
 80064b2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064b6:	4659      	mov	r1, fp
 80064b8:	00cb      	lsls	r3, r1, #3
 80064ba:	4651      	mov	r1, sl
 80064bc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064c0:	4651      	mov	r1, sl
 80064c2:	00ca      	lsls	r2, r1, #3
 80064c4:	4610      	mov	r0, r2
 80064c6:	4619      	mov	r1, r3
 80064c8:	4603      	mov	r3, r0
 80064ca:	4642      	mov	r2, r8
 80064cc:	189b      	adds	r3, r3, r2
 80064ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80064d0:	464b      	mov	r3, r9
 80064d2:	460a      	mov	r2, r1
 80064d4:	eb42 0303 	adc.w	r3, r2, r3
 80064d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	663b      	str	r3, [r7, #96]	; 0x60
 80064e4:	667a      	str	r2, [r7, #100]	; 0x64
 80064e6:	f04f 0200 	mov.w	r2, #0
 80064ea:	f04f 0300 	mov.w	r3, #0
 80064ee:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80064f2:	4649      	mov	r1, r9
 80064f4:	008b      	lsls	r3, r1, #2
 80064f6:	4641      	mov	r1, r8
 80064f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064fc:	4641      	mov	r1, r8
 80064fe:	008a      	lsls	r2, r1, #2
 8006500:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006504:	f7fa faba 	bl	8000a7c <__aeabi_uldivmod>
 8006508:	4602      	mov	r2, r0
 800650a:	460b      	mov	r3, r1
 800650c:	4b0d      	ldr	r3, [pc, #52]	; (8006544 <UART_SetConfig+0x4e4>)
 800650e:	fba3 1302 	umull	r1, r3, r3, r2
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	2164      	movs	r1, #100	; 0x64
 8006516:	fb01 f303 	mul.w	r3, r1, r3
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	011b      	lsls	r3, r3, #4
 800651e:	3332      	adds	r3, #50	; 0x32
 8006520:	4a08      	ldr	r2, [pc, #32]	; (8006544 <UART_SetConfig+0x4e4>)
 8006522:	fba2 2303 	umull	r2, r3, r2, r3
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	f003 020f 	and.w	r2, r3, #15
 800652c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4422      	add	r2, r4
 8006534:	609a      	str	r2, [r3, #8]
}
 8006536:	bf00      	nop
 8006538:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800653c:	46bd      	mov	sp, r7
 800653e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006542:	bf00      	nop
 8006544:	51eb851f 	.word	0x51eb851f

08006548 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006548:	b084      	sub	sp, #16
 800654a:	b580      	push	{r7, lr}
 800654c:	b084      	sub	sp, #16
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
 8006552:	f107 001c 	add.w	r0, r7, #28
 8006556:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800655a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655c:	2b01      	cmp	r3, #1
 800655e:	d122      	bne.n	80065a6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006574:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006588:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800658a:	2b01      	cmp	r3, #1
 800658c:	d105      	bne.n	800659a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 faa2 	bl	8006ae4 <USB_CoreReset>
 80065a0:	4603      	mov	r3, r0
 80065a2:	73fb      	strb	r3, [r7, #15]
 80065a4:	e01a      	b.n	80065dc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 fa96 	bl	8006ae4 <USB_CoreReset>
 80065b8:	4603      	mov	r3, r0
 80065ba:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d106      	bne.n	80065d0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	639a      	str	r2, [r3, #56]	; 0x38
 80065ce:	e005      	b.n	80065dc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80065dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d10b      	bne.n	80065fa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f043 0206 	orr.w	r2, r3, #6
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f043 0220 	orr.w	r2, r3, #32
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80065fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006606:	b004      	add	sp, #16
 8006608:	4770      	bx	lr

0800660a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f023 0201 	bic.w	r2, r3, #1
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	460b      	mov	r3, r1
 8006636:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006638:	2300      	movs	r3, #0
 800663a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006648:	78fb      	ldrb	r3, [r7, #3]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d115      	bne.n	800667a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68db      	ldr	r3, [r3, #12]
 8006652:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800665a:	2001      	movs	r0, #1
 800665c:	f7fb fef4 	bl	8002448 <HAL_Delay>
      ms++;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	3301      	adds	r3, #1
 8006664:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 fa2e 	bl	8006ac8 <USB_GetMode>
 800666c:	4603      	mov	r3, r0
 800666e:	2b01      	cmp	r3, #1
 8006670:	d01e      	beq.n	80066b0 <USB_SetCurrentMode+0x84>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2b31      	cmp	r3, #49	; 0x31
 8006676:	d9f0      	bls.n	800665a <USB_SetCurrentMode+0x2e>
 8006678:	e01a      	b.n	80066b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800667a:	78fb      	ldrb	r3, [r7, #3]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d115      	bne.n	80066ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800668c:	2001      	movs	r0, #1
 800668e:	f7fb fedb 	bl	8002448 <HAL_Delay>
      ms++;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	3301      	adds	r3, #1
 8006696:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 fa15 	bl	8006ac8 <USB_GetMode>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d005      	beq.n	80066b0 <USB_SetCurrentMode+0x84>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2b31      	cmp	r3, #49	; 0x31
 80066a8:	d9f0      	bls.n	800668c <USB_SetCurrentMode+0x60>
 80066aa:	e001      	b.n	80066b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e005      	b.n	80066bc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2b32      	cmp	r3, #50	; 0x32
 80066b4:	d101      	bne.n	80066ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e000      	b.n	80066bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066c4:	b084      	sub	sp, #16
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b086      	sub	sp, #24
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
 80066ce:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80066d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80066d6:	2300      	movs	r3, #0
 80066d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80066de:	2300      	movs	r3, #0
 80066e0:	613b      	str	r3, [r7, #16]
 80066e2:	e009      	b.n	80066f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	3340      	adds	r3, #64	; 0x40
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	4413      	add	r3, r2
 80066ee:	2200      	movs	r2, #0
 80066f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80066f2:	693b      	ldr	r3, [r7, #16]
 80066f4:	3301      	adds	r3, #1
 80066f6:	613b      	str	r3, [r7, #16]
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	2b0e      	cmp	r3, #14
 80066fc:	d9f2      	bls.n	80066e4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80066fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006700:	2b00      	cmp	r3, #0
 8006702:	d11c      	bne.n	800673e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006712:	f043 0302 	orr.w	r3, r3, #2
 8006716:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006728:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006734:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	639a      	str	r2, [r3, #56]	; 0x38
 800673c:	e00b      	b.n	8006756 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006742:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800675c:	461a      	mov	r2, r3
 800675e:	2300      	movs	r3, #0
 8006760:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006768:	4619      	mov	r1, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006770:	461a      	mov	r2, r3
 8006772:	680b      	ldr	r3, [r1, #0]
 8006774:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006778:	2b01      	cmp	r3, #1
 800677a:	d10c      	bne.n	8006796 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800677c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800677e:	2b00      	cmp	r3, #0
 8006780:	d104      	bne.n	800678c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006782:	2100      	movs	r1, #0
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 f965 	bl	8006a54 <USB_SetDevSpeed>
 800678a:	e008      	b.n	800679e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800678c:	2101      	movs	r1, #1
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 f960 	bl	8006a54 <USB_SetDevSpeed>
 8006794:	e003      	b.n	800679e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006796:	2103      	movs	r1, #3
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f95b 	bl	8006a54 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800679e:	2110      	movs	r1, #16
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f8f3 	bl	800698c <USB_FlushTxFifo>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 f91f 	bl	80069f4 <USB_FlushRxFifo>
 80067b6:	4603      	mov	r3, r0
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d001      	beq.n	80067c0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067c6:	461a      	mov	r2, r3
 80067c8:	2300      	movs	r3, #0
 80067ca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067d2:	461a      	mov	r2, r3
 80067d4:	2300      	movs	r3, #0
 80067d6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067de:	461a      	mov	r2, r3
 80067e0:	2300      	movs	r3, #0
 80067e2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067e4:	2300      	movs	r3, #0
 80067e6:	613b      	str	r3, [r7, #16]
 80067e8:	e043      	b.n	8006872 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	015a      	lsls	r2, r3, #5
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	4413      	add	r3, r2
 80067f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006800:	d118      	bne.n	8006834 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d10a      	bne.n	800681e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	015a      	lsls	r2, r3, #5
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4413      	add	r3, r2
 8006810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006814:	461a      	mov	r2, r3
 8006816:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800681a:	6013      	str	r3, [r2, #0]
 800681c:	e013      	b.n	8006846 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	015a      	lsls	r2, r3, #5
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	4413      	add	r3, r2
 8006826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800682a:	461a      	mov	r2, r3
 800682c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006830:	6013      	str	r3, [r2, #0]
 8006832:	e008      	b.n	8006846 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006834:	693b      	ldr	r3, [r7, #16]
 8006836:	015a      	lsls	r2, r3, #5
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	4413      	add	r3, r2
 800683c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006840:	461a      	mov	r2, r3
 8006842:	2300      	movs	r3, #0
 8006844:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006846:	693b      	ldr	r3, [r7, #16]
 8006848:	015a      	lsls	r2, r3, #5
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	4413      	add	r3, r2
 800684e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006852:	461a      	mov	r2, r3
 8006854:	2300      	movs	r3, #0
 8006856:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	015a      	lsls	r2, r3, #5
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4413      	add	r3, r2
 8006860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006864:	461a      	mov	r2, r3
 8006866:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800686a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	3301      	adds	r3, #1
 8006870:	613b      	str	r3, [r7, #16]
 8006872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	429a      	cmp	r2, r3
 8006878:	d3b7      	bcc.n	80067ea <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800687a:	2300      	movs	r3, #0
 800687c:	613b      	str	r3, [r7, #16]
 800687e:	e043      	b.n	8006908 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	015a      	lsls	r2, r3, #5
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	4413      	add	r3, r2
 8006888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006892:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006896:	d118      	bne.n	80068ca <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d10a      	bne.n	80068b4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068aa:	461a      	mov	r2, r3
 80068ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80068b0:	6013      	str	r3, [r2, #0]
 80068b2:	e013      	b.n	80068dc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	015a      	lsls	r2, r3, #5
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	4413      	add	r3, r2
 80068bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068c0:	461a      	mov	r2, r3
 80068c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80068c6:	6013      	str	r3, [r2, #0]
 80068c8:	e008      	b.n	80068dc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	015a      	lsls	r2, r3, #5
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068d6:	461a      	mov	r2, r3
 80068d8:	2300      	movs	r3, #0
 80068da:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	015a      	lsls	r2, r3, #5
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	4413      	add	r3, r2
 80068e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068e8:	461a      	mov	r2, r3
 80068ea:	2300      	movs	r3, #0
 80068ec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	015a      	lsls	r2, r3, #5
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	4413      	add	r3, r2
 80068f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068fa:	461a      	mov	r2, r3
 80068fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006900:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	3301      	adds	r3, #1
 8006906:	613b      	str	r3, [r7, #16]
 8006908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	429a      	cmp	r2, r3
 800690e:	d3b7      	bcc.n	8006880 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800691e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006922:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006930:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006934:	2b00      	cmp	r3, #0
 8006936:	d105      	bne.n	8006944 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	699b      	ldr	r3, [r3, #24]
 800693c:	f043 0210 	orr.w	r2, r3, #16
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	699a      	ldr	r2, [r3, #24]
 8006948:	4b0f      	ldr	r3, [pc, #60]	; (8006988 <USB_DevInit+0x2c4>)
 800694a:	4313      	orrs	r3, r2
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006950:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006952:	2b00      	cmp	r3, #0
 8006954:	d005      	beq.n	8006962 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	699b      	ldr	r3, [r3, #24]
 800695a:	f043 0208 	orr.w	r2, r3, #8
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006964:	2b01      	cmp	r3, #1
 8006966:	d107      	bne.n	8006978 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006970:	f043 0304 	orr.w	r3, r3, #4
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006978:	7dfb      	ldrb	r3, [r7, #23]
}
 800697a:	4618      	mov	r0, r3
 800697c:	3718      	adds	r7, #24
 800697e:	46bd      	mov	sp, r7
 8006980:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006984:	b004      	add	sp, #16
 8006986:	4770      	bx	lr
 8006988:	803c3800 	.word	0x803c3800

0800698c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800698c:	b480      	push	{r7}
 800698e:	b085      	sub	sp, #20
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006996:	2300      	movs	r3, #0
 8006998:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	3301      	adds	r3, #1
 800699e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	4a13      	ldr	r2, [pc, #76]	; (80069f0 <USB_FlushTxFifo+0x64>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d901      	bls.n	80069ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e01b      	b.n	80069e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	daf2      	bge.n	800699a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80069b4:	2300      	movs	r3, #0
 80069b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	019b      	lsls	r3, r3, #6
 80069bc:	f043 0220 	orr.w	r2, r3, #32
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	3301      	adds	r3, #1
 80069c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	4a08      	ldr	r2, [pc, #32]	; (80069f0 <USB_FlushTxFifo+0x64>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d901      	bls.n	80069d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e006      	b.n	80069e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	f003 0320 	and.w	r3, r3, #32
 80069de:	2b20      	cmp	r3, #32
 80069e0:	d0f0      	beq.n	80069c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3714      	adds	r7, #20
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr
 80069f0:	00030d40 	.word	0x00030d40

080069f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	3301      	adds	r3, #1
 8006a04:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4a11      	ldr	r2, [pc, #68]	; (8006a50 <USB_FlushRxFifo+0x5c>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d901      	bls.n	8006a12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006a0e:	2303      	movs	r3, #3
 8006a10:	e018      	b.n	8006a44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	daf2      	bge.n	8006a00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2210      	movs	r2, #16
 8006a22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	3301      	adds	r3, #1
 8006a28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	4a08      	ldr	r2, [pc, #32]	; (8006a50 <USB_FlushRxFifo+0x5c>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d901      	bls.n	8006a36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e006      	b.n	8006a44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	f003 0310 	and.w	r3, r3, #16
 8006a3e:	2b10      	cmp	r3, #16
 8006a40:	d0f0      	beq.n	8006a24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr
 8006a50:	00030d40 	.word	0x00030d40

08006a54 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	78fb      	ldrb	r3, [r7, #3]
 8006a6e:	68f9      	ldr	r1, [r7, #12]
 8006a70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006a74:	4313      	orrs	r3, r2
 8006a76:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3714      	adds	r7, #20
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b085      	sub	sp, #20
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006aa0:	f023 0303 	bic.w	r3, r3, #3
 8006aa4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ab4:	f043 0302 	orr.w	r3, r3, #2
 8006ab8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3714      	adds	r7, #20
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	695b      	ldr	r3, [r3, #20]
 8006ad4:	f003 0301 	and.w	r3, r3, #1
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	3301      	adds	r3, #1
 8006af4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	4a13      	ldr	r2, [pc, #76]	; (8006b48 <USB_CoreReset+0x64>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d901      	bls.n	8006b02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e01b      	b.n	8006b3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	daf2      	bge.n	8006af0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	f043 0201 	orr.w	r2, r3, #1
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	4a09      	ldr	r2, [pc, #36]	; (8006b48 <USB_CoreReset+0x64>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d901      	bls.n	8006b2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e006      	b.n	8006b3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d0f0      	beq.n	8006b1a <USB_CoreReset+0x36>

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3714      	adds	r7, #20
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	00030d40 	.word	0x00030d40

08006b4c <__errno>:
 8006b4c:	4b01      	ldr	r3, [pc, #4]	; (8006b54 <__errno+0x8>)
 8006b4e:	6818      	ldr	r0, [r3, #0]
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	20000010 	.word	0x20000010

08006b58 <__libc_init_array>:
 8006b58:	b570      	push	{r4, r5, r6, lr}
 8006b5a:	4d0d      	ldr	r5, [pc, #52]	; (8006b90 <__libc_init_array+0x38>)
 8006b5c:	4c0d      	ldr	r4, [pc, #52]	; (8006b94 <__libc_init_array+0x3c>)
 8006b5e:	1b64      	subs	r4, r4, r5
 8006b60:	10a4      	asrs	r4, r4, #2
 8006b62:	2600      	movs	r6, #0
 8006b64:	42a6      	cmp	r6, r4
 8006b66:	d109      	bne.n	8006b7c <__libc_init_array+0x24>
 8006b68:	4d0b      	ldr	r5, [pc, #44]	; (8006b98 <__libc_init_array+0x40>)
 8006b6a:	4c0c      	ldr	r4, [pc, #48]	; (8006b9c <__libc_init_array+0x44>)
 8006b6c:	f001 fa00 	bl	8007f70 <_init>
 8006b70:	1b64      	subs	r4, r4, r5
 8006b72:	10a4      	asrs	r4, r4, #2
 8006b74:	2600      	movs	r6, #0
 8006b76:	42a6      	cmp	r6, r4
 8006b78:	d105      	bne.n	8006b86 <__libc_init_array+0x2e>
 8006b7a:	bd70      	pop	{r4, r5, r6, pc}
 8006b7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b80:	4798      	blx	r3
 8006b82:	3601      	adds	r6, #1
 8006b84:	e7ee      	b.n	8006b64 <__libc_init_array+0xc>
 8006b86:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b8a:	4798      	blx	r3
 8006b8c:	3601      	adds	r6, #1
 8006b8e:	e7f2      	b.n	8006b76 <__libc_init_array+0x1e>
 8006b90:	08008194 	.word	0x08008194
 8006b94:	08008194 	.word	0x08008194
 8006b98:	08008194 	.word	0x08008194
 8006b9c:	08008198 	.word	0x08008198

08006ba0 <memset>:
 8006ba0:	4402      	add	r2, r0
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d100      	bne.n	8006baa <memset+0xa>
 8006ba8:	4770      	bx	lr
 8006baa:	f803 1b01 	strb.w	r1, [r3], #1
 8006bae:	e7f9      	b.n	8006ba4 <memset+0x4>

08006bb0 <iprintf>:
 8006bb0:	b40f      	push	{r0, r1, r2, r3}
 8006bb2:	4b0a      	ldr	r3, [pc, #40]	; (8006bdc <iprintf+0x2c>)
 8006bb4:	b513      	push	{r0, r1, r4, lr}
 8006bb6:	681c      	ldr	r4, [r3, #0]
 8006bb8:	b124      	cbz	r4, 8006bc4 <iprintf+0x14>
 8006bba:	69a3      	ldr	r3, [r4, #24]
 8006bbc:	b913      	cbnz	r3, 8006bc4 <iprintf+0x14>
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	f000 fa7e 	bl	80070c0 <__sinit>
 8006bc4:	ab05      	add	r3, sp, #20
 8006bc6:	9a04      	ldr	r2, [sp, #16]
 8006bc8:	68a1      	ldr	r1, [r4, #8]
 8006bca:	9301      	str	r3, [sp, #4]
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f000 fde3 	bl	8007798 <_vfiprintf_r>
 8006bd2:	b002      	add	sp, #8
 8006bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bd8:	b004      	add	sp, #16
 8006bda:	4770      	bx	lr
 8006bdc:	20000010 	.word	0x20000010

08006be0 <_puts_r>:
 8006be0:	b570      	push	{r4, r5, r6, lr}
 8006be2:	460e      	mov	r6, r1
 8006be4:	4605      	mov	r5, r0
 8006be6:	b118      	cbz	r0, 8006bf0 <_puts_r+0x10>
 8006be8:	6983      	ldr	r3, [r0, #24]
 8006bea:	b90b      	cbnz	r3, 8006bf0 <_puts_r+0x10>
 8006bec:	f000 fa68 	bl	80070c0 <__sinit>
 8006bf0:	69ab      	ldr	r3, [r5, #24]
 8006bf2:	68ac      	ldr	r4, [r5, #8]
 8006bf4:	b913      	cbnz	r3, 8006bfc <_puts_r+0x1c>
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f000 fa62 	bl	80070c0 <__sinit>
 8006bfc:	4b2c      	ldr	r3, [pc, #176]	; (8006cb0 <_puts_r+0xd0>)
 8006bfe:	429c      	cmp	r4, r3
 8006c00:	d120      	bne.n	8006c44 <_puts_r+0x64>
 8006c02:	686c      	ldr	r4, [r5, #4]
 8006c04:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c06:	07db      	lsls	r3, r3, #31
 8006c08:	d405      	bmi.n	8006c16 <_puts_r+0x36>
 8006c0a:	89a3      	ldrh	r3, [r4, #12]
 8006c0c:	0598      	lsls	r0, r3, #22
 8006c0e:	d402      	bmi.n	8006c16 <_puts_r+0x36>
 8006c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c12:	f000 faf3 	bl	80071fc <__retarget_lock_acquire_recursive>
 8006c16:	89a3      	ldrh	r3, [r4, #12]
 8006c18:	0719      	lsls	r1, r3, #28
 8006c1a:	d51d      	bpl.n	8006c58 <_puts_r+0x78>
 8006c1c:	6923      	ldr	r3, [r4, #16]
 8006c1e:	b1db      	cbz	r3, 8006c58 <_puts_r+0x78>
 8006c20:	3e01      	subs	r6, #1
 8006c22:	68a3      	ldr	r3, [r4, #8]
 8006c24:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	60a3      	str	r3, [r4, #8]
 8006c2c:	bb39      	cbnz	r1, 8006c7e <_puts_r+0x9e>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	da38      	bge.n	8006ca4 <_puts_r+0xc4>
 8006c32:	4622      	mov	r2, r4
 8006c34:	210a      	movs	r1, #10
 8006c36:	4628      	mov	r0, r5
 8006c38:	f000 f868 	bl	8006d0c <__swbuf_r>
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	d011      	beq.n	8006c64 <_puts_r+0x84>
 8006c40:	250a      	movs	r5, #10
 8006c42:	e011      	b.n	8006c68 <_puts_r+0x88>
 8006c44:	4b1b      	ldr	r3, [pc, #108]	; (8006cb4 <_puts_r+0xd4>)
 8006c46:	429c      	cmp	r4, r3
 8006c48:	d101      	bne.n	8006c4e <_puts_r+0x6e>
 8006c4a:	68ac      	ldr	r4, [r5, #8]
 8006c4c:	e7da      	b.n	8006c04 <_puts_r+0x24>
 8006c4e:	4b1a      	ldr	r3, [pc, #104]	; (8006cb8 <_puts_r+0xd8>)
 8006c50:	429c      	cmp	r4, r3
 8006c52:	bf08      	it	eq
 8006c54:	68ec      	ldreq	r4, [r5, #12]
 8006c56:	e7d5      	b.n	8006c04 <_puts_r+0x24>
 8006c58:	4621      	mov	r1, r4
 8006c5a:	4628      	mov	r0, r5
 8006c5c:	f000 f8a8 	bl	8006db0 <__swsetup_r>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d0dd      	beq.n	8006c20 <_puts_r+0x40>
 8006c64:	f04f 35ff 	mov.w	r5, #4294967295
 8006c68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c6a:	07da      	lsls	r2, r3, #31
 8006c6c:	d405      	bmi.n	8006c7a <_puts_r+0x9a>
 8006c6e:	89a3      	ldrh	r3, [r4, #12]
 8006c70:	059b      	lsls	r3, r3, #22
 8006c72:	d402      	bmi.n	8006c7a <_puts_r+0x9a>
 8006c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c76:	f000 fac2 	bl	80071fe <__retarget_lock_release_recursive>
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	bd70      	pop	{r4, r5, r6, pc}
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	da04      	bge.n	8006c8c <_puts_r+0xac>
 8006c82:	69a2      	ldr	r2, [r4, #24]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	dc06      	bgt.n	8006c96 <_puts_r+0xb6>
 8006c88:	290a      	cmp	r1, #10
 8006c8a:	d004      	beq.n	8006c96 <_puts_r+0xb6>
 8006c8c:	6823      	ldr	r3, [r4, #0]
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	6022      	str	r2, [r4, #0]
 8006c92:	7019      	strb	r1, [r3, #0]
 8006c94:	e7c5      	b.n	8006c22 <_puts_r+0x42>
 8006c96:	4622      	mov	r2, r4
 8006c98:	4628      	mov	r0, r5
 8006c9a:	f000 f837 	bl	8006d0c <__swbuf_r>
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	d1bf      	bne.n	8006c22 <_puts_r+0x42>
 8006ca2:	e7df      	b.n	8006c64 <_puts_r+0x84>
 8006ca4:	6823      	ldr	r3, [r4, #0]
 8006ca6:	250a      	movs	r5, #10
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	6022      	str	r2, [r4, #0]
 8006cac:	701d      	strb	r5, [r3, #0]
 8006cae:	e7db      	b.n	8006c68 <_puts_r+0x88>
 8006cb0:	08008118 	.word	0x08008118
 8006cb4:	08008138 	.word	0x08008138
 8006cb8:	080080f8 	.word	0x080080f8

08006cbc <puts>:
 8006cbc:	4b02      	ldr	r3, [pc, #8]	; (8006cc8 <puts+0xc>)
 8006cbe:	4601      	mov	r1, r0
 8006cc0:	6818      	ldr	r0, [r3, #0]
 8006cc2:	f7ff bf8d 	b.w	8006be0 <_puts_r>
 8006cc6:	bf00      	nop
 8006cc8:	20000010 	.word	0x20000010

08006ccc <siprintf>:
 8006ccc:	b40e      	push	{r1, r2, r3}
 8006cce:	b500      	push	{lr}
 8006cd0:	b09c      	sub	sp, #112	; 0x70
 8006cd2:	ab1d      	add	r3, sp, #116	; 0x74
 8006cd4:	9002      	str	r0, [sp, #8]
 8006cd6:	9006      	str	r0, [sp, #24]
 8006cd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cdc:	4809      	ldr	r0, [pc, #36]	; (8006d04 <siprintf+0x38>)
 8006cde:	9107      	str	r1, [sp, #28]
 8006ce0:	9104      	str	r1, [sp, #16]
 8006ce2:	4909      	ldr	r1, [pc, #36]	; (8006d08 <siprintf+0x3c>)
 8006ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ce8:	9105      	str	r1, [sp, #20]
 8006cea:	6800      	ldr	r0, [r0, #0]
 8006cec:	9301      	str	r3, [sp, #4]
 8006cee:	a902      	add	r1, sp, #8
 8006cf0:	f000 fc28 	bl	8007544 <_svfiprintf_r>
 8006cf4:	9b02      	ldr	r3, [sp, #8]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	701a      	strb	r2, [r3, #0]
 8006cfa:	b01c      	add	sp, #112	; 0x70
 8006cfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d00:	b003      	add	sp, #12
 8006d02:	4770      	bx	lr
 8006d04:	20000010 	.word	0x20000010
 8006d08:	ffff0208 	.word	0xffff0208

08006d0c <__swbuf_r>:
 8006d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0e:	460e      	mov	r6, r1
 8006d10:	4614      	mov	r4, r2
 8006d12:	4605      	mov	r5, r0
 8006d14:	b118      	cbz	r0, 8006d1e <__swbuf_r+0x12>
 8006d16:	6983      	ldr	r3, [r0, #24]
 8006d18:	b90b      	cbnz	r3, 8006d1e <__swbuf_r+0x12>
 8006d1a:	f000 f9d1 	bl	80070c0 <__sinit>
 8006d1e:	4b21      	ldr	r3, [pc, #132]	; (8006da4 <__swbuf_r+0x98>)
 8006d20:	429c      	cmp	r4, r3
 8006d22:	d12b      	bne.n	8006d7c <__swbuf_r+0x70>
 8006d24:	686c      	ldr	r4, [r5, #4]
 8006d26:	69a3      	ldr	r3, [r4, #24]
 8006d28:	60a3      	str	r3, [r4, #8]
 8006d2a:	89a3      	ldrh	r3, [r4, #12]
 8006d2c:	071a      	lsls	r2, r3, #28
 8006d2e:	d52f      	bpl.n	8006d90 <__swbuf_r+0x84>
 8006d30:	6923      	ldr	r3, [r4, #16]
 8006d32:	b36b      	cbz	r3, 8006d90 <__swbuf_r+0x84>
 8006d34:	6923      	ldr	r3, [r4, #16]
 8006d36:	6820      	ldr	r0, [r4, #0]
 8006d38:	1ac0      	subs	r0, r0, r3
 8006d3a:	6963      	ldr	r3, [r4, #20]
 8006d3c:	b2f6      	uxtb	r6, r6
 8006d3e:	4283      	cmp	r3, r0
 8006d40:	4637      	mov	r7, r6
 8006d42:	dc04      	bgt.n	8006d4e <__swbuf_r+0x42>
 8006d44:	4621      	mov	r1, r4
 8006d46:	4628      	mov	r0, r5
 8006d48:	f000 f926 	bl	8006f98 <_fflush_r>
 8006d4c:	bb30      	cbnz	r0, 8006d9c <__swbuf_r+0x90>
 8006d4e:	68a3      	ldr	r3, [r4, #8]
 8006d50:	3b01      	subs	r3, #1
 8006d52:	60a3      	str	r3, [r4, #8]
 8006d54:	6823      	ldr	r3, [r4, #0]
 8006d56:	1c5a      	adds	r2, r3, #1
 8006d58:	6022      	str	r2, [r4, #0]
 8006d5a:	701e      	strb	r6, [r3, #0]
 8006d5c:	6963      	ldr	r3, [r4, #20]
 8006d5e:	3001      	adds	r0, #1
 8006d60:	4283      	cmp	r3, r0
 8006d62:	d004      	beq.n	8006d6e <__swbuf_r+0x62>
 8006d64:	89a3      	ldrh	r3, [r4, #12]
 8006d66:	07db      	lsls	r3, r3, #31
 8006d68:	d506      	bpl.n	8006d78 <__swbuf_r+0x6c>
 8006d6a:	2e0a      	cmp	r6, #10
 8006d6c:	d104      	bne.n	8006d78 <__swbuf_r+0x6c>
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 f911 	bl	8006f98 <_fflush_r>
 8006d76:	b988      	cbnz	r0, 8006d9c <__swbuf_r+0x90>
 8006d78:	4638      	mov	r0, r7
 8006d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d7c:	4b0a      	ldr	r3, [pc, #40]	; (8006da8 <__swbuf_r+0x9c>)
 8006d7e:	429c      	cmp	r4, r3
 8006d80:	d101      	bne.n	8006d86 <__swbuf_r+0x7a>
 8006d82:	68ac      	ldr	r4, [r5, #8]
 8006d84:	e7cf      	b.n	8006d26 <__swbuf_r+0x1a>
 8006d86:	4b09      	ldr	r3, [pc, #36]	; (8006dac <__swbuf_r+0xa0>)
 8006d88:	429c      	cmp	r4, r3
 8006d8a:	bf08      	it	eq
 8006d8c:	68ec      	ldreq	r4, [r5, #12]
 8006d8e:	e7ca      	b.n	8006d26 <__swbuf_r+0x1a>
 8006d90:	4621      	mov	r1, r4
 8006d92:	4628      	mov	r0, r5
 8006d94:	f000 f80c 	bl	8006db0 <__swsetup_r>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	d0cb      	beq.n	8006d34 <__swbuf_r+0x28>
 8006d9c:	f04f 37ff 	mov.w	r7, #4294967295
 8006da0:	e7ea      	b.n	8006d78 <__swbuf_r+0x6c>
 8006da2:	bf00      	nop
 8006da4:	08008118 	.word	0x08008118
 8006da8:	08008138 	.word	0x08008138
 8006dac:	080080f8 	.word	0x080080f8

08006db0 <__swsetup_r>:
 8006db0:	4b32      	ldr	r3, [pc, #200]	; (8006e7c <__swsetup_r+0xcc>)
 8006db2:	b570      	push	{r4, r5, r6, lr}
 8006db4:	681d      	ldr	r5, [r3, #0]
 8006db6:	4606      	mov	r6, r0
 8006db8:	460c      	mov	r4, r1
 8006dba:	b125      	cbz	r5, 8006dc6 <__swsetup_r+0x16>
 8006dbc:	69ab      	ldr	r3, [r5, #24]
 8006dbe:	b913      	cbnz	r3, 8006dc6 <__swsetup_r+0x16>
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	f000 f97d 	bl	80070c0 <__sinit>
 8006dc6:	4b2e      	ldr	r3, [pc, #184]	; (8006e80 <__swsetup_r+0xd0>)
 8006dc8:	429c      	cmp	r4, r3
 8006dca:	d10f      	bne.n	8006dec <__swsetup_r+0x3c>
 8006dcc:	686c      	ldr	r4, [r5, #4]
 8006dce:	89a3      	ldrh	r3, [r4, #12]
 8006dd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dd4:	0719      	lsls	r1, r3, #28
 8006dd6:	d42c      	bmi.n	8006e32 <__swsetup_r+0x82>
 8006dd8:	06dd      	lsls	r5, r3, #27
 8006dda:	d411      	bmi.n	8006e00 <__swsetup_r+0x50>
 8006ddc:	2309      	movs	r3, #9
 8006dde:	6033      	str	r3, [r6, #0]
 8006de0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006de4:	81a3      	strh	r3, [r4, #12]
 8006de6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dea:	e03e      	b.n	8006e6a <__swsetup_r+0xba>
 8006dec:	4b25      	ldr	r3, [pc, #148]	; (8006e84 <__swsetup_r+0xd4>)
 8006dee:	429c      	cmp	r4, r3
 8006df0:	d101      	bne.n	8006df6 <__swsetup_r+0x46>
 8006df2:	68ac      	ldr	r4, [r5, #8]
 8006df4:	e7eb      	b.n	8006dce <__swsetup_r+0x1e>
 8006df6:	4b24      	ldr	r3, [pc, #144]	; (8006e88 <__swsetup_r+0xd8>)
 8006df8:	429c      	cmp	r4, r3
 8006dfa:	bf08      	it	eq
 8006dfc:	68ec      	ldreq	r4, [r5, #12]
 8006dfe:	e7e6      	b.n	8006dce <__swsetup_r+0x1e>
 8006e00:	0758      	lsls	r0, r3, #29
 8006e02:	d512      	bpl.n	8006e2a <__swsetup_r+0x7a>
 8006e04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e06:	b141      	cbz	r1, 8006e1a <__swsetup_r+0x6a>
 8006e08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e0c:	4299      	cmp	r1, r3
 8006e0e:	d002      	beq.n	8006e16 <__swsetup_r+0x66>
 8006e10:	4630      	mov	r0, r6
 8006e12:	f000 fa5b 	bl	80072cc <_free_r>
 8006e16:	2300      	movs	r3, #0
 8006e18:	6363      	str	r3, [r4, #52]	; 0x34
 8006e1a:	89a3      	ldrh	r3, [r4, #12]
 8006e1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e20:	81a3      	strh	r3, [r4, #12]
 8006e22:	2300      	movs	r3, #0
 8006e24:	6063      	str	r3, [r4, #4]
 8006e26:	6923      	ldr	r3, [r4, #16]
 8006e28:	6023      	str	r3, [r4, #0]
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	f043 0308 	orr.w	r3, r3, #8
 8006e30:	81a3      	strh	r3, [r4, #12]
 8006e32:	6923      	ldr	r3, [r4, #16]
 8006e34:	b94b      	cbnz	r3, 8006e4a <__swsetup_r+0x9a>
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e40:	d003      	beq.n	8006e4a <__swsetup_r+0x9a>
 8006e42:	4621      	mov	r1, r4
 8006e44:	4630      	mov	r0, r6
 8006e46:	f000 fa01 	bl	800724c <__smakebuf_r>
 8006e4a:	89a0      	ldrh	r0, [r4, #12]
 8006e4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e50:	f010 0301 	ands.w	r3, r0, #1
 8006e54:	d00a      	beq.n	8006e6c <__swsetup_r+0xbc>
 8006e56:	2300      	movs	r3, #0
 8006e58:	60a3      	str	r3, [r4, #8]
 8006e5a:	6963      	ldr	r3, [r4, #20]
 8006e5c:	425b      	negs	r3, r3
 8006e5e:	61a3      	str	r3, [r4, #24]
 8006e60:	6923      	ldr	r3, [r4, #16]
 8006e62:	b943      	cbnz	r3, 8006e76 <__swsetup_r+0xc6>
 8006e64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e68:	d1ba      	bne.n	8006de0 <__swsetup_r+0x30>
 8006e6a:	bd70      	pop	{r4, r5, r6, pc}
 8006e6c:	0781      	lsls	r1, r0, #30
 8006e6e:	bf58      	it	pl
 8006e70:	6963      	ldrpl	r3, [r4, #20]
 8006e72:	60a3      	str	r3, [r4, #8]
 8006e74:	e7f4      	b.n	8006e60 <__swsetup_r+0xb0>
 8006e76:	2000      	movs	r0, #0
 8006e78:	e7f7      	b.n	8006e6a <__swsetup_r+0xba>
 8006e7a:	bf00      	nop
 8006e7c:	20000010 	.word	0x20000010
 8006e80:	08008118 	.word	0x08008118
 8006e84:	08008138 	.word	0x08008138
 8006e88:	080080f8 	.word	0x080080f8

08006e8c <__sflush_r>:
 8006e8c:	898a      	ldrh	r2, [r1, #12]
 8006e8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e92:	4605      	mov	r5, r0
 8006e94:	0710      	lsls	r0, r2, #28
 8006e96:	460c      	mov	r4, r1
 8006e98:	d458      	bmi.n	8006f4c <__sflush_r+0xc0>
 8006e9a:	684b      	ldr	r3, [r1, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	dc05      	bgt.n	8006eac <__sflush_r+0x20>
 8006ea0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	dc02      	bgt.n	8006eac <__sflush_r+0x20>
 8006ea6:	2000      	movs	r0, #0
 8006ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eae:	2e00      	cmp	r6, #0
 8006eb0:	d0f9      	beq.n	8006ea6 <__sflush_r+0x1a>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006eb8:	682f      	ldr	r7, [r5, #0]
 8006eba:	602b      	str	r3, [r5, #0]
 8006ebc:	d032      	beq.n	8006f24 <__sflush_r+0x98>
 8006ebe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	075a      	lsls	r2, r3, #29
 8006ec4:	d505      	bpl.n	8006ed2 <__sflush_r+0x46>
 8006ec6:	6863      	ldr	r3, [r4, #4]
 8006ec8:	1ac0      	subs	r0, r0, r3
 8006eca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ecc:	b10b      	cbz	r3, 8006ed2 <__sflush_r+0x46>
 8006ece:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ed0:	1ac0      	subs	r0, r0, r3
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ed8:	6a21      	ldr	r1, [r4, #32]
 8006eda:	4628      	mov	r0, r5
 8006edc:	47b0      	blx	r6
 8006ede:	1c43      	adds	r3, r0, #1
 8006ee0:	89a3      	ldrh	r3, [r4, #12]
 8006ee2:	d106      	bne.n	8006ef2 <__sflush_r+0x66>
 8006ee4:	6829      	ldr	r1, [r5, #0]
 8006ee6:	291d      	cmp	r1, #29
 8006ee8:	d82c      	bhi.n	8006f44 <__sflush_r+0xb8>
 8006eea:	4a2a      	ldr	r2, [pc, #168]	; (8006f94 <__sflush_r+0x108>)
 8006eec:	40ca      	lsrs	r2, r1
 8006eee:	07d6      	lsls	r6, r2, #31
 8006ef0:	d528      	bpl.n	8006f44 <__sflush_r+0xb8>
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	6062      	str	r2, [r4, #4]
 8006ef6:	04d9      	lsls	r1, r3, #19
 8006ef8:	6922      	ldr	r2, [r4, #16]
 8006efa:	6022      	str	r2, [r4, #0]
 8006efc:	d504      	bpl.n	8006f08 <__sflush_r+0x7c>
 8006efe:	1c42      	adds	r2, r0, #1
 8006f00:	d101      	bne.n	8006f06 <__sflush_r+0x7a>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	b903      	cbnz	r3, 8006f08 <__sflush_r+0x7c>
 8006f06:	6560      	str	r0, [r4, #84]	; 0x54
 8006f08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f0a:	602f      	str	r7, [r5, #0]
 8006f0c:	2900      	cmp	r1, #0
 8006f0e:	d0ca      	beq.n	8006ea6 <__sflush_r+0x1a>
 8006f10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f14:	4299      	cmp	r1, r3
 8006f16:	d002      	beq.n	8006f1e <__sflush_r+0x92>
 8006f18:	4628      	mov	r0, r5
 8006f1a:	f000 f9d7 	bl	80072cc <_free_r>
 8006f1e:	2000      	movs	r0, #0
 8006f20:	6360      	str	r0, [r4, #52]	; 0x34
 8006f22:	e7c1      	b.n	8006ea8 <__sflush_r+0x1c>
 8006f24:	6a21      	ldr	r1, [r4, #32]
 8006f26:	2301      	movs	r3, #1
 8006f28:	4628      	mov	r0, r5
 8006f2a:	47b0      	blx	r6
 8006f2c:	1c41      	adds	r1, r0, #1
 8006f2e:	d1c7      	bne.n	8006ec0 <__sflush_r+0x34>
 8006f30:	682b      	ldr	r3, [r5, #0]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0c4      	beq.n	8006ec0 <__sflush_r+0x34>
 8006f36:	2b1d      	cmp	r3, #29
 8006f38:	d001      	beq.n	8006f3e <__sflush_r+0xb2>
 8006f3a:	2b16      	cmp	r3, #22
 8006f3c:	d101      	bne.n	8006f42 <__sflush_r+0xb6>
 8006f3e:	602f      	str	r7, [r5, #0]
 8006f40:	e7b1      	b.n	8006ea6 <__sflush_r+0x1a>
 8006f42:	89a3      	ldrh	r3, [r4, #12]
 8006f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f48:	81a3      	strh	r3, [r4, #12]
 8006f4a:	e7ad      	b.n	8006ea8 <__sflush_r+0x1c>
 8006f4c:	690f      	ldr	r7, [r1, #16]
 8006f4e:	2f00      	cmp	r7, #0
 8006f50:	d0a9      	beq.n	8006ea6 <__sflush_r+0x1a>
 8006f52:	0793      	lsls	r3, r2, #30
 8006f54:	680e      	ldr	r6, [r1, #0]
 8006f56:	bf08      	it	eq
 8006f58:	694b      	ldreq	r3, [r1, #20]
 8006f5a:	600f      	str	r7, [r1, #0]
 8006f5c:	bf18      	it	ne
 8006f5e:	2300      	movne	r3, #0
 8006f60:	eba6 0807 	sub.w	r8, r6, r7
 8006f64:	608b      	str	r3, [r1, #8]
 8006f66:	f1b8 0f00 	cmp.w	r8, #0
 8006f6a:	dd9c      	ble.n	8006ea6 <__sflush_r+0x1a>
 8006f6c:	6a21      	ldr	r1, [r4, #32]
 8006f6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f70:	4643      	mov	r3, r8
 8006f72:	463a      	mov	r2, r7
 8006f74:	4628      	mov	r0, r5
 8006f76:	47b0      	blx	r6
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	dc06      	bgt.n	8006f8a <__sflush_r+0xfe>
 8006f7c:	89a3      	ldrh	r3, [r4, #12]
 8006f7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f82:	81a3      	strh	r3, [r4, #12]
 8006f84:	f04f 30ff 	mov.w	r0, #4294967295
 8006f88:	e78e      	b.n	8006ea8 <__sflush_r+0x1c>
 8006f8a:	4407      	add	r7, r0
 8006f8c:	eba8 0800 	sub.w	r8, r8, r0
 8006f90:	e7e9      	b.n	8006f66 <__sflush_r+0xda>
 8006f92:	bf00      	nop
 8006f94:	20400001 	.word	0x20400001

08006f98 <_fflush_r>:
 8006f98:	b538      	push	{r3, r4, r5, lr}
 8006f9a:	690b      	ldr	r3, [r1, #16]
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	b913      	cbnz	r3, 8006fa8 <_fflush_r+0x10>
 8006fa2:	2500      	movs	r5, #0
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	b118      	cbz	r0, 8006fb2 <_fflush_r+0x1a>
 8006faa:	6983      	ldr	r3, [r0, #24]
 8006fac:	b90b      	cbnz	r3, 8006fb2 <_fflush_r+0x1a>
 8006fae:	f000 f887 	bl	80070c0 <__sinit>
 8006fb2:	4b14      	ldr	r3, [pc, #80]	; (8007004 <_fflush_r+0x6c>)
 8006fb4:	429c      	cmp	r4, r3
 8006fb6:	d11b      	bne.n	8006ff0 <_fflush_r+0x58>
 8006fb8:	686c      	ldr	r4, [r5, #4]
 8006fba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d0ef      	beq.n	8006fa2 <_fflush_r+0xa>
 8006fc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fc4:	07d0      	lsls	r0, r2, #31
 8006fc6:	d404      	bmi.n	8006fd2 <_fflush_r+0x3a>
 8006fc8:	0599      	lsls	r1, r3, #22
 8006fca:	d402      	bmi.n	8006fd2 <_fflush_r+0x3a>
 8006fcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fce:	f000 f915 	bl	80071fc <__retarget_lock_acquire_recursive>
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	4621      	mov	r1, r4
 8006fd6:	f7ff ff59 	bl	8006e8c <__sflush_r>
 8006fda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fdc:	07da      	lsls	r2, r3, #31
 8006fde:	4605      	mov	r5, r0
 8006fe0:	d4e0      	bmi.n	8006fa4 <_fflush_r+0xc>
 8006fe2:	89a3      	ldrh	r3, [r4, #12]
 8006fe4:	059b      	lsls	r3, r3, #22
 8006fe6:	d4dd      	bmi.n	8006fa4 <_fflush_r+0xc>
 8006fe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fea:	f000 f908 	bl	80071fe <__retarget_lock_release_recursive>
 8006fee:	e7d9      	b.n	8006fa4 <_fflush_r+0xc>
 8006ff0:	4b05      	ldr	r3, [pc, #20]	; (8007008 <_fflush_r+0x70>)
 8006ff2:	429c      	cmp	r4, r3
 8006ff4:	d101      	bne.n	8006ffa <_fflush_r+0x62>
 8006ff6:	68ac      	ldr	r4, [r5, #8]
 8006ff8:	e7df      	b.n	8006fba <_fflush_r+0x22>
 8006ffa:	4b04      	ldr	r3, [pc, #16]	; (800700c <_fflush_r+0x74>)
 8006ffc:	429c      	cmp	r4, r3
 8006ffe:	bf08      	it	eq
 8007000:	68ec      	ldreq	r4, [r5, #12]
 8007002:	e7da      	b.n	8006fba <_fflush_r+0x22>
 8007004:	08008118 	.word	0x08008118
 8007008:	08008138 	.word	0x08008138
 800700c:	080080f8 	.word	0x080080f8

08007010 <std>:
 8007010:	2300      	movs	r3, #0
 8007012:	b510      	push	{r4, lr}
 8007014:	4604      	mov	r4, r0
 8007016:	e9c0 3300 	strd	r3, r3, [r0]
 800701a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800701e:	6083      	str	r3, [r0, #8]
 8007020:	8181      	strh	r1, [r0, #12]
 8007022:	6643      	str	r3, [r0, #100]	; 0x64
 8007024:	81c2      	strh	r2, [r0, #14]
 8007026:	6183      	str	r3, [r0, #24]
 8007028:	4619      	mov	r1, r3
 800702a:	2208      	movs	r2, #8
 800702c:	305c      	adds	r0, #92	; 0x5c
 800702e:	f7ff fdb7 	bl	8006ba0 <memset>
 8007032:	4b05      	ldr	r3, [pc, #20]	; (8007048 <std+0x38>)
 8007034:	6263      	str	r3, [r4, #36]	; 0x24
 8007036:	4b05      	ldr	r3, [pc, #20]	; (800704c <std+0x3c>)
 8007038:	62a3      	str	r3, [r4, #40]	; 0x28
 800703a:	4b05      	ldr	r3, [pc, #20]	; (8007050 <std+0x40>)
 800703c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800703e:	4b05      	ldr	r3, [pc, #20]	; (8007054 <std+0x44>)
 8007040:	6224      	str	r4, [r4, #32]
 8007042:	6323      	str	r3, [r4, #48]	; 0x30
 8007044:	bd10      	pop	{r4, pc}
 8007046:	bf00      	nop
 8007048:	08007d41 	.word	0x08007d41
 800704c:	08007d63 	.word	0x08007d63
 8007050:	08007d9b 	.word	0x08007d9b
 8007054:	08007dbf 	.word	0x08007dbf

08007058 <_cleanup_r>:
 8007058:	4901      	ldr	r1, [pc, #4]	; (8007060 <_cleanup_r+0x8>)
 800705a:	f000 b8af 	b.w	80071bc <_fwalk_reent>
 800705e:	bf00      	nop
 8007060:	08006f99 	.word	0x08006f99

08007064 <__sfmoreglue>:
 8007064:	b570      	push	{r4, r5, r6, lr}
 8007066:	2268      	movs	r2, #104	; 0x68
 8007068:	1e4d      	subs	r5, r1, #1
 800706a:	4355      	muls	r5, r2
 800706c:	460e      	mov	r6, r1
 800706e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007072:	f000 f997 	bl	80073a4 <_malloc_r>
 8007076:	4604      	mov	r4, r0
 8007078:	b140      	cbz	r0, 800708c <__sfmoreglue+0x28>
 800707a:	2100      	movs	r1, #0
 800707c:	e9c0 1600 	strd	r1, r6, [r0]
 8007080:	300c      	adds	r0, #12
 8007082:	60a0      	str	r0, [r4, #8]
 8007084:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007088:	f7ff fd8a 	bl	8006ba0 <memset>
 800708c:	4620      	mov	r0, r4
 800708e:	bd70      	pop	{r4, r5, r6, pc}

08007090 <__sfp_lock_acquire>:
 8007090:	4801      	ldr	r0, [pc, #4]	; (8007098 <__sfp_lock_acquire+0x8>)
 8007092:	f000 b8b3 	b.w	80071fc <__retarget_lock_acquire_recursive>
 8007096:	bf00      	nop
 8007098:	20000d01 	.word	0x20000d01

0800709c <__sfp_lock_release>:
 800709c:	4801      	ldr	r0, [pc, #4]	; (80070a4 <__sfp_lock_release+0x8>)
 800709e:	f000 b8ae 	b.w	80071fe <__retarget_lock_release_recursive>
 80070a2:	bf00      	nop
 80070a4:	20000d01 	.word	0x20000d01

080070a8 <__sinit_lock_acquire>:
 80070a8:	4801      	ldr	r0, [pc, #4]	; (80070b0 <__sinit_lock_acquire+0x8>)
 80070aa:	f000 b8a7 	b.w	80071fc <__retarget_lock_acquire_recursive>
 80070ae:	bf00      	nop
 80070b0:	20000d02 	.word	0x20000d02

080070b4 <__sinit_lock_release>:
 80070b4:	4801      	ldr	r0, [pc, #4]	; (80070bc <__sinit_lock_release+0x8>)
 80070b6:	f000 b8a2 	b.w	80071fe <__retarget_lock_release_recursive>
 80070ba:	bf00      	nop
 80070bc:	20000d02 	.word	0x20000d02

080070c0 <__sinit>:
 80070c0:	b510      	push	{r4, lr}
 80070c2:	4604      	mov	r4, r0
 80070c4:	f7ff fff0 	bl	80070a8 <__sinit_lock_acquire>
 80070c8:	69a3      	ldr	r3, [r4, #24]
 80070ca:	b11b      	cbz	r3, 80070d4 <__sinit+0x14>
 80070cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d0:	f7ff bff0 	b.w	80070b4 <__sinit_lock_release>
 80070d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070d8:	6523      	str	r3, [r4, #80]	; 0x50
 80070da:	4b13      	ldr	r3, [pc, #76]	; (8007128 <__sinit+0x68>)
 80070dc:	4a13      	ldr	r2, [pc, #76]	; (800712c <__sinit+0x6c>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	62a2      	str	r2, [r4, #40]	; 0x28
 80070e2:	42a3      	cmp	r3, r4
 80070e4:	bf04      	itt	eq
 80070e6:	2301      	moveq	r3, #1
 80070e8:	61a3      	streq	r3, [r4, #24]
 80070ea:	4620      	mov	r0, r4
 80070ec:	f000 f820 	bl	8007130 <__sfp>
 80070f0:	6060      	str	r0, [r4, #4]
 80070f2:	4620      	mov	r0, r4
 80070f4:	f000 f81c 	bl	8007130 <__sfp>
 80070f8:	60a0      	str	r0, [r4, #8]
 80070fa:	4620      	mov	r0, r4
 80070fc:	f000 f818 	bl	8007130 <__sfp>
 8007100:	2200      	movs	r2, #0
 8007102:	60e0      	str	r0, [r4, #12]
 8007104:	2104      	movs	r1, #4
 8007106:	6860      	ldr	r0, [r4, #4]
 8007108:	f7ff ff82 	bl	8007010 <std>
 800710c:	68a0      	ldr	r0, [r4, #8]
 800710e:	2201      	movs	r2, #1
 8007110:	2109      	movs	r1, #9
 8007112:	f7ff ff7d 	bl	8007010 <std>
 8007116:	68e0      	ldr	r0, [r4, #12]
 8007118:	2202      	movs	r2, #2
 800711a:	2112      	movs	r1, #18
 800711c:	f7ff ff78 	bl	8007010 <std>
 8007120:	2301      	movs	r3, #1
 8007122:	61a3      	str	r3, [r4, #24]
 8007124:	e7d2      	b.n	80070cc <__sinit+0xc>
 8007126:	bf00      	nop
 8007128:	080080f4 	.word	0x080080f4
 800712c:	08007059 	.word	0x08007059

08007130 <__sfp>:
 8007130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007132:	4607      	mov	r7, r0
 8007134:	f7ff ffac 	bl	8007090 <__sfp_lock_acquire>
 8007138:	4b1e      	ldr	r3, [pc, #120]	; (80071b4 <__sfp+0x84>)
 800713a:	681e      	ldr	r6, [r3, #0]
 800713c:	69b3      	ldr	r3, [r6, #24]
 800713e:	b913      	cbnz	r3, 8007146 <__sfp+0x16>
 8007140:	4630      	mov	r0, r6
 8007142:	f7ff ffbd 	bl	80070c0 <__sinit>
 8007146:	3648      	adds	r6, #72	; 0x48
 8007148:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800714c:	3b01      	subs	r3, #1
 800714e:	d503      	bpl.n	8007158 <__sfp+0x28>
 8007150:	6833      	ldr	r3, [r6, #0]
 8007152:	b30b      	cbz	r3, 8007198 <__sfp+0x68>
 8007154:	6836      	ldr	r6, [r6, #0]
 8007156:	e7f7      	b.n	8007148 <__sfp+0x18>
 8007158:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800715c:	b9d5      	cbnz	r5, 8007194 <__sfp+0x64>
 800715e:	4b16      	ldr	r3, [pc, #88]	; (80071b8 <__sfp+0x88>)
 8007160:	60e3      	str	r3, [r4, #12]
 8007162:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007166:	6665      	str	r5, [r4, #100]	; 0x64
 8007168:	f000 f847 	bl	80071fa <__retarget_lock_init_recursive>
 800716c:	f7ff ff96 	bl	800709c <__sfp_lock_release>
 8007170:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007174:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007178:	6025      	str	r5, [r4, #0]
 800717a:	61a5      	str	r5, [r4, #24]
 800717c:	2208      	movs	r2, #8
 800717e:	4629      	mov	r1, r5
 8007180:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007184:	f7ff fd0c 	bl	8006ba0 <memset>
 8007188:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800718c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007190:	4620      	mov	r0, r4
 8007192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007194:	3468      	adds	r4, #104	; 0x68
 8007196:	e7d9      	b.n	800714c <__sfp+0x1c>
 8007198:	2104      	movs	r1, #4
 800719a:	4638      	mov	r0, r7
 800719c:	f7ff ff62 	bl	8007064 <__sfmoreglue>
 80071a0:	4604      	mov	r4, r0
 80071a2:	6030      	str	r0, [r6, #0]
 80071a4:	2800      	cmp	r0, #0
 80071a6:	d1d5      	bne.n	8007154 <__sfp+0x24>
 80071a8:	f7ff ff78 	bl	800709c <__sfp_lock_release>
 80071ac:	230c      	movs	r3, #12
 80071ae:	603b      	str	r3, [r7, #0]
 80071b0:	e7ee      	b.n	8007190 <__sfp+0x60>
 80071b2:	bf00      	nop
 80071b4:	080080f4 	.word	0x080080f4
 80071b8:	ffff0001 	.word	0xffff0001

080071bc <_fwalk_reent>:
 80071bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071c0:	4606      	mov	r6, r0
 80071c2:	4688      	mov	r8, r1
 80071c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071c8:	2700      	movs	r7, #0
 80071ca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071ce:	f1b9 0901 	subs.w	r9, r9, #1
 80071d2:	d505      	bpl.n	80071e0 <_fwalk_reent+0x24>
 80071d4:	6824      	ldr	r4, [r4, #0]
 80071d6:	2c00      	cmp	r4, #0
 80071d8:	d1f7      	bne.n	80071ca <_fwalk_reent+0xe>
 80071da:	4638      	mov	r0, r7
 80071dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071e0:	89ab      	ldrh	r3, [r5, #12]
 80071e2:	2b01      	cmp	r3, #1
 80071e4:	d907      	bls.n	80071f6 <_fwalk_reent+0x3a>
 80071e6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071ea:	3301      	adds	r3, #1
 80071ec:	d003      	beq.n	80071f6 <_fwalk_reent+0x3a>
 80071ee:	4629      	mov	r1, r5
 80071f0:	4630      	mov	r0, r6
 80071f2:	47c0      	blx	r8
 80071f4:	4307      	orrs	r7, r0
 80071f6:	3568      	adds	r5, #104	; 0x68
 80071f8:	e7e9      	b.n	80071ce <_fwalk_reent+0x12>

080071fa <__retarget_lock_init_recursive>:
 80071fa:	4770      	bx	lr

080071fc <__retarget_lock_acquire_recursive>:
 80071fc:	4770      	bx	lr

080071fe <__retarget_lock_release_recursive>:
 80071fe:	4770      	bx	lr

08007200 <__swhatbuf_r>:
 8007200:	b570      	push	{r4, r5, r6, lr}
 8007202:	460e      	mov	r6, r1
 8007204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007208:	2900      	cmp	r1, #0
 800720a:	b096      	sub	sp, #88	; 0x58
 800720c:	4614      	mov	r4, r2
 800720e:	461d      	mov	r5, r3
 8007210:	da08      	bge.n	8007224 <__swhatbuf_r+0x24>
 8007212:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	602a      	str	r2, [r5, #0]
 800721a:	061a      	lsls	r2, r3, #24
 800721c:	d410      	bmi.n	8007240 <__swhatbuf_r+0x40>
 800721e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007222:	e00e      	b.n	8007242 <__swhatbuf_r+0x42>
 8007224:	466a      	mov	r2, sp
 8007226:	f000 fdf1 	bl	8007e0c <_fstat_r>
 800722a:	2800      	cmp	r0, #0
 800722c:	dbf1      	blt.n	8007212 <__swhatbuf_r+0x12>
 800722e:	9a01      	ldr	r2, [sp, #4]
 8007230:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007234:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007238:	425a      	negs	r2, r3
 800723a:	415a      	adcs	r2, r3
 800723c:	602a      	str	r2, [r5, #0]
 800723e:	e7ee      	b.n	800721e <__swhatbuf_r+0x1e>
 8007240:	2340      	movs	r3, #64	; 0x40
 8007242:	2000      	movs	r0, #0
 8007244:	6023      	str	r3, [r4, #0]
 8007246:	b016      	add	sp, #88	; 0x58
 8007248:	bd70      	pop	{r4, r5, r6, pc}
	...

0800724c <__smakebuf_r>:
 800724c:	898b      	ldrh	r3, [r1, #12]
 800724e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007250:	079d      	lsls	r5, r3, #30
 8007252:	4606      	mov	r6, r0
 8007254:	460c      	mov	r4, r1
 8007256:	d507      	bpl.n	8007268 <__smakebuf_r+0x1c>
 8007258:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800725c:	6023      	str	r3, [r4, #0]
 800725e:	6123      	str	r3, [r4, #16]
 8007260:	2301      	movs	r3, #1
 8007262:	6163      	str	r3, [r4, #20]
 8007264:	b002      	add	sp, #8
 8007266:	bd70      	pop	{r4, r5, r6, pc}
 8007268:	ab01      	add	r3, sp, #4
 800726a:	466a      	mov	r2, sp
 800726c:	f7ff ffc8 	bl	8007200 <__swhatbuf_r>
 8007270:	9900      	ldr	r1, [sp, #0]
 8007272:	4605      	mov	r5, r0
 8007274:	4630      	mov	r0, r6
 8007276:	f000 f895 	bl	80073a4 <_malloc_r>
 800727a:	b948      	cbnz	r0, 8007290 <__smakebuf_r+0x44>
 800727c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007280:	059a      	lsls	r2, r3, #22
 8007282:	d4ef      	bmi.n	8007264 <__smakebuf_r+0x18>
 8007284:	f023 0303 	bic.w	r3, r3, #3
 8007288:	f043 0302 	orr.w	r3, r3, #2
 800728c:	81a3      	strh	r3, [r4, #12]
 800728e:	e7e3      	b.n	8007258 <__smakebuf_r+0xc>
 8007290:	4b0d      	ldr	r3, [pc, #52]	; (80072c8 <__smakebuf_r+0x7c>)
 8007292:	62b3      	str	r3, [r6, #40]	; 0x28
 8007294:	89a3      	ldrh	r3, [r4, #12]
 8007296:	6020      	str	r0, [r4, #0]
 8007298:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800729c:	81a3      	strh	r3, [r4, #12]
 800729e:	9b00      	ldr	r3, [sp, #0]
 80072a0:	6163      	str	r3, [r4, #20]
 80072a2:	9b01      	ldr	r3, [sp, #4]
 80072a4:	6120      	str	r0, [r4, #16]
 80072a6:	b15b      	cbz	r3, 80072c0 <__smakebuf_r+0x74>
 80072a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072ac:	4630      	mov	r0, r6
 80072ae:	f000 fdbf 	bl	8007e30 <_isatty_r>
 80072b2:	b128      	cbz	r0, 80072c0 <__smakebuf_r+0x74>
 80072b4:	89a3      	ldrh	r3, [r4, #12]
 80072b6:	f023 0303 	bic.w	r3, r3, #3
 80072ba:	f043 0301 	orr.w	r3, r3, #1
 80072be:	81a3      	strh	r3, [r4, #12]
 80072c0:	89a0      	ldrh	r0, [r4, #12]
 80072c2:	4305      	orrs	r5, r0
 80072c4:	81a5      	strh	r5, [r4, #12]
 80072c6:	e7cd      	b.n	8007264 <__smakebuf_r+0x18>
 80072c8:	08007059 	.word	0x08007059

080072cc <_free_r>:
 80072cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072ce:	2900      	cmp	r1, #0
 80072d0:	d044      	beq.n	800735c <_free_r+0x90>
 80072d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d6:	9001      	str	r0, [sp, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f1a1 0404 	sub.w	r4, r1, #4
 80072de:	bfb8      	it	lt
 80072e0:	18e4      	addlt	r4, r4, r3
 80072e2:	f000 fdef 	bl	8007ec4 <__malloc_lock>
 80072e6:	4a1e      	ldr	r2, [pc, #120]	; (8007360 <_free_r+0x94>)
 80072e8:	9801      	ldr	r0, [sp, #4]
 80072ea:	6813      	ldr	r3, [r2, #0]
 80072ec:	b933      	cbnz	r3, 80072fc <_free_r+0x30>
 80072ee:	6063      	str	r3, [r4, #4]
 80072f0:	6014      	str	r4, [r2, #0]
 80072f2:	b003      	add	sp, #12
 80072f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072f8:	f000 bdea 	b.w	8007ed0 <__malloc_unlock>
 80072fc:	42a3      	cmp	r3, r4
 80072fe:	d908      	bls.n	8007312 <_free_r+0x46>
 8007300:	6825      	ldr	r5, [r4, #0]
 8007302:	1961      	adds	r1, r4, r5
 8007304:	428b      	cmp	r3, r1
 8007306:	bf01      	itttt	eq
 8007308:	6819      	ldreq	r1, [r3, #0]
 800730a:	685b      	ldreq	r3, [r3, #4]
 800730c:	1949      	addeq	r1, r1, r5
 800730e:	6021      	streq	r1, [r4, #0]
 8007310:	e7ed      	b.n	80072ee <_free_r+0x22>
 8007312:	461a      	mov	r2, r3
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	b10b      	cbz	r3, 800731c <_free_r+0x50>
 8007318:	42a3      	cmp	r3, r4
 800731a:	d9fa      	bls.n	8007312 <_free_r+0x46>
 800731c:	6811      	ldr	r1, [r2, #0]
 800731e:	1855      	adds	r5, r2, r1
 8007320:	42a5      	cmp	r5, r4
 8007322:	d10b      	bne.n	800733c <_free_r+0x70>
 8007324:	6824      	ldr	r4, [r4, #0]
 8007326:	4421      	add	r1, r4
 8007328:	1854      	adds	r4, r2, r1
 800732a:	42a3      	cmp	r3, r4
 800732c:	6011      	str	r1, [r2, #0]
 800732e:	d1e0      	bne.n	80072f2 <_free_r+0x26>
 8007330:	681c      	ldr	r4, [r3, #0]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	6053      	str	r3, [r2, #4]
 8007336:	4421      	add	r1, r4
 8007338:	6011      	str	r1, [r2, #0]
 800733a:	e7da      	b.n	80072f2 <_free_r+0x26>
 800733c:	d902      	bls.n	8007344 <_free_r+0x78>
 800733e:	230c      	movs	r3, #12
 8007340:	6003      	str	r3, [r0, #0]
 8007342:	e7d6      	b.n	80072f2 <_free_r+0x26>
 8007344:	6825      	ldr	r5, [r4, #0]
 8007346:	1961      	adds	r1, r4, r5
 8007348:	428b      	cmp	r3, r1
 800734a:	bf04      	itt	eq
 800734c:	6819      	ldreq	r1, [r3, #0]
 800734e:	685b      	ldreq	r3, [r3, #4]
 8007350:	6063      	str	r3, [r4, #4]
 8007352:	bf04      	itt	eq
 8007354:	1949      	addeq	r1, r1, r5
 8007356:	6021      	streq	r1, [r4, #0]
 8007358:	6054      	str	r4, [r2, #4]
 800735a:	e7ca      	b.n	80072f2 <_free_r+0x26>
 800735c:	b003      	add	sp, #12
 800735e:	bd30      	pop	{r4, r5, pc}
 8007360:	20000d04 	.word	0x20000d04

08007364 <sbrk_aligned>:
 8007364:	b570      	push	{r4, r5, r6, lr}
 8007366:	4e0e      	ldr	r6, [pc, #56]	; (80073a0 <sbrk_aligned+0x3c>)
 8007368:	460c      	mov	r4, r1
 800736a:	6831      	ldr	r1, [r6, #0]
 800736c:	4605      	mov	r5, r0
 800736e:	b911      	cbnz	r1, 8007376 <sbrk_aligned+0x12>
 8007370:	f000 fcd6 	bl	8007d20 <_sbrk_r>
 8007374:	6030      	str	r0, [r6, #0]
 8007376:	4621      	mov	r1, r4
 8007378:	4628      	mov	r0, r5
 800737a:	f000 fcd1 	bl	8007d20 <_sbrk_r>
 800737e:	1c43      	adds	r3, r0, #1
 8007380:	d00a      	beq.n	8007398 <sbrk_aligned+0x34>
 8007382:	1cc4      	adds	r4, r0, #3
 8007384:	f024 0403 	bic.w	r4, r4, #3
 8007388:	42a0      	cmp	r0, r4
 800738a:	d007      	beq.n	800739c <sbrk_aligned+0x38>
 800738c:	1a21      	subs	r1, r4, r0
 800738e:	4628      	mov	r0, r5
 8007390:	f000 fcc6 	bl	8007d20 <_sbrk_r>
 8007394:	3001      	adds	r0, #1
 8007396:	d101      	bne.n	800739c <sbrk_aligned+0x38>
 8007398:	f04f 34ff 	mov.w	r4, #4294967295
 800739c:	4620      	mov	r0, r4
 800739e:	bd70      	pop	{r4, r5, r6, pc}
 80073a0:	20000d08 	.word	0x20000d08

080073a4 <_malloc_r>:
 80073a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073a8:	1ccd      	adds	r5, r1, #3
 80073aa:	f025 0503 	bic.w	r5, r5, #3
 80073ae:	3508      	adds	r5, #8
 80073b0:	2d0c      	cmp	r5, #12
 80073b2:	bf38      	it	cc
 80073b4:	250c      	movcc	r5, #12
 80073b6:	2d00      	cmp	r5, #0
 80073b8:	4607      	mov	r7, r0
 80073ba:	db01      	blt.n	80073c0 <_malloc_r+0x1c>
 80073bc:	42a9      	cmp	r1, r5
 80073be:	d905      	bls.n	80073cc <_malloc_r+0x28>
 80073c0:	230c      	movs	r3, #12
 80073c2:	603b      	str	r3, [r7, #0]
 80073c4:	2600      	movs	r6, #0
 80073c6:	4630      	mov	r0, r6
 80073c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073cc:	4e2e      	ldr	r6, [pc, #184]	; (8007488 <_malloc_r+0xe4>)
 80073ce:	f000 fd79 	bl	8007ec4 <__malloc_lock>
 80073d2:	6833      	ldr	r3, [r6, #0]
 80073d4:	461c      	mov	r4, r3
 80073d6:	bb34      	cbnz	r4, 8007426 <_malloc_r+0x82>
 80073d8:	4629      	mov	r1, r5
 80073da:	4638      	mov	r0, r7
 80073dc:	f7ff ffc2 	bl	8007364 <sbrk_aligned>
 80073e0:	1c43      	adds	r3, r0, #1
 80073e2:	4604      	mov	r4, r0
 80073e4:	d14d      	bne.n	8007482 <_malloc_r+0xde>
 80073e6:	6834      	ldr	r4, [r6, #0]
 80073e8:	4626      	mov	r6, r4
 80073ea:	2e00      	cmp	r6, #0
 80073ec:	d140      	bne.n	8007470 <_malloc_r+0xcc>
 80073ee:	6823      	ldr	r3, [r4, #0]
 80073f0:	4631      	mov	r1, r6
 80073f2:	4638      	mov	r0, r7
 80073f4:	eb04 0803 	add.w	r8, r4, r3
 80073f8:	f000 fc92 	bl	8007d20 <_sbrk_r>
 80073fc:	4580      	cmp	r8, r0
 80073fe:	d13a      	bne.n	8007476 <_malloc_r+0xd2>
 8007400:	6821      	ldr	r1, [r4, #0]
 8007402:	3503      	adds	r5, #3
 8007404:	1a6d      	subs	r5, r5, r1
 8007406:	f025 0503 	bic.w	r5, r5, #3
 800740a:	3508      	adds	r5, #8
 800740c:	2d0c      	cmp	r5, #12
 800740e:	bf38      	it	cc
 8007410:	250c      	movcc	r5, #12
 8007412:	4629      	mov	r1, r5
 8007414:	4638      	mov	r0, r7
 8007416:	f7ff ffa5 	bl	8007364 <sbrk_aligned>
 800741a:	3001      	adds	r0, #1
 800741c:	d02b      	beq.n	8007476 <_malloc_r+0xd2>
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	442b      	add	r3, r5
 8007422:	6023      	str	r3, [r4, #0]
 8007424:	e00e      	b.n	8007444 <_malloc_r+0xa0>
 8007426:	6822      	ldr	r2, [r4, #0]
 8007428:	1b52      	subs	r2, r2, r5
 800742a:	d41e      	bmi.n	800746a <_malloc_r+0xc6>
 800742c:	2a0b      	cmp	r2, #11
 800742e:	d916      	bls.n	800745e <_malloc_r+0xba>
 8007430:	1961      	adds	r1, r4, r5
 8007432:	42a3      	cmp	r3, r4
 8007434:	6025      	str	r5, [r4, #0]
 8007436:	bf18      	it	ne
 8007438:	6059      	strne	r1, [r3, #4]
 800743a:	6863      	ldr	r3, [r4, #4]
 800743c:	bf08      	it	eq
 800743e:	6031      	streq	r1, [r6, #0]
 8007440:	5162      	str	r2, [r4, r5]
 8007442:	604b      	str	r3, [r1, #4]
 8007444:	4638      	mov	r0, r7
 8007446:	f104 060b 	add.w	r6, r4, #11
 800744a:	f000 fd41 	bl	8007ed0 <__malloc_unlock>
 800744e:	f026 0607 	bic.w	r6, r6, #7
 8007452:	1d23      	adds	r3, r4, #4
 8007454:	1af2      	subs	r2, r6, r3
 8007456:	d0b6      	beq.n	80073c6 <_malloc_r+0x22>
 8007458:	1b9b      	subs	r3, r3, r6
 800745a:	50a3      	str	r3, [r4, r2]
 800745c:	e7b3      	b.n	80073c6 <_malloc_r+0x22>
 800745e:	6862      	ldr	r2, [r4, #4]
 8007460:	42a3      	cmp	r3, r4
 8007462:	bf0c      	ite	eq
 8007464:	6032      	streq	r2, [r6, #0]
 8007466:	605a      	strne	r2, [r3, #4]
 8007468:	e7ec      	b.n	8007444 <_malloc_r+0xa0>
 800746a:	4623      	mov	r3, r4
 800746c:	6864      	ldr	r4, [r4, #4]
 800746e:	e7b2      	b.n	80073d6 <_malloc_r+0x32>
 8007470:	4634      	mov	r4, r6
 8007472:	6876      	ldr	r6, [r6, #4]
 8007474:	e7b9      	b.n	80073ea <_malloc_r+0x46>
 8007476:	230c      	movs	r3, #12
 8007478:	603b      	str	r3, [r7, #0]
 800747a:	4638      	mov	r0, r7
 800747c:	f000 fd28 	bl	8007ed0 <__malloc_unlock>
 8007480:	e7a1      	b.n	80073c6 <_malloc_r+0x22>
 8007482:	6025      	str	r5, [r4, #0]
 8007484:	e7de      	b.n	8007444 <_malloc_r+0xa0>
 8007486:	bf00      	nop
 8007488:	20000d04 	.word	0x20000d04

0800748c <__ssputs_r>:
 800748c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007490:	688e      	ldr	r6, [r1, #8]
 8007492:	429e      	cmp	r6, r3
 8007494:	4682      	mov	sl, r0
 8007496:	460c      	mov	r4, r1
 8007498:	4690      	mov	r8, r2
 800749a:	461f      	mov	r7, r3
 800749c:	d838      	bhi.n	8007510 <__ssputs_r+0x84>
 800749e:	898a      	ldrh	r2, [r1, #12]
 80074a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80074a4:	d032      	beq.n	800750c <__ssputs_r+0x80>
 80074a6:	6825      	ldr	r5, [r4, #0]
 80074a8:	6909      	ldr	r1, [r1, #16]
 80074aa:	eba5 0901 	sub.w	r9, r5, r1
 80074ae:	6965      	ldr	r5, [r4, #20]
 80074b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074b8:	3301      	adds	r3, #1
 80074ba:	444b      	add	r3, r9
 80074bc:	106d      	asrs	r5, r5, #1
 80074be:	429d      	cmp	r5, r3
 80074c0:	bf38      	it	cc
 80074c2:	461d      	movcc	r5, r3
 80074c4:	0553      	lsls	r3, r2, #21
 80074c6:	d531      	bpl.n	800752c <__ssputs_r+0xa0>
 80074c8:	4629      	mov	r1, r5
 80074ca:	f7ff ff6b 	bl	80073a4 <_malloc_r>
 80074ce:	4606      	mov	r6, r0
 80074d0:	b950      	cbnz	r0, 80074e8 <__ssputs_r+0x5c>
 80074d2:	230c      	movs	r3, #12
 80074d4:	f8ca 3000 	str.w	r3, [sl]
 80074d8:	89a3      	ldrh	r3, [r4, #12]
 80074da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074de:	81a3      	strh	r3, [r4, #12]
 80074e0:	f04f 30ff 	mov.w	r0, #4294967295
 80074e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e8:	6921      	ldr	r1, [r4, #16]
 80074ea:	464a      	mov	r2, r9
 80074ec:	f000 fcc2 	bl	8007e74 <memcpy>
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80074f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074fa:	81a3      	strh	r3, [r4, #12]
 80074fc:	6126      	str	r6, [r4, #16]
 80074fe:	6165      	str	r5, [r4, #20]
 8007500:	444e      	add	r6, r9
 8007502:	eba5 0509 	sub.w	r5, r5, r9
 8007506:	6026      	str	r6, [r4, #0]
 8007508:	60a5      	str	r5, [r4, #8]
 800750a:	463e      	mov	r6, r7
 800750c:	42be      	cmp	r6, r7
 800750e:	d900      	bls.n	8007512 <__ssputs_r+0x86>
 8007510:	463e      	mov	r6, r7
 8007512:	6820      	ldr	r0, [r4, #0]
 8007514:	4632      	mov	r2, r6
 8007516:	4641      	mov	r1, r8
 8007518:	f000 fcba 	bl	8007e90 <memmove>
 800751c:	68a3      	ldr	r3, [r4, #8]
 800751e:	1b9b      	subs	r3, r3, r6
 8007520:	60a3      	str	r3, [r4, #8]
 8007522:	6823      	ldr	r3, [r4, #0]
 8007524:	4433      	add	r3, r6
 8007526:	6023      	str	r3, [r4, #0]
 8007528:	2000      	movs	r0, #0
 800752a:	e7db      	b.n	80074e4 <__ssputs_r+0x58>
 800752c:	462a      	mov	r2, r5
 800752e:	f000 fcd5 	bl	8007edc <_realloc_r>
 8007532:	4606      	mov	r6, r0
 8007534:	2800      	cmp	r0, #0
 8007536:	d1e1      	bne.n	80074fc <__ssputs_r+0x70>
 8007538:	6921      	ldr	r1, [r4, #16]
 800753a:	4650      	mov	r0, sl
 800753c:	f7ff fec6 	bl	80072cc <_free_r>
 8007540:	e7c7      	b.n	80074d2 <__ssputs_r+0x46>
	...

08007544 <_svfiprintf_r>:
 8007544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007548:	4698      	mov	r8, r3
 800754a:	898b      	ldrh	r3, [r1, #12]
 800754c:	061b      	lsls	r3, r3, #24
 800754e:	b09d      	sub	sp, #116	; 0x74
 8007550:	4607      	mov	r7, r0
 8007552:	460d      	mov	r5, r1
 8007554:	4614      	mov	r4, r2
 8007556:	d50e      	bpl.n	8007576 <_svfiprintf_r+0x32>
 8007558:	690b      	ldr	r3, [r1, #16]
 800755a:	b963      	cbnz	r3, 8007576 <_svfiprintf_r+0x32>
 800755c:	2140      	movs	r1, #64	; 0x40
 800755e:	f7ff ff21 	bl	80073a4 <_malloc_r>
 8007562:	6028      	str	r0, [r5, #0]
 8007564:	6128      	str	r0, [r5, #16]
 8007566:	b920      	cbnz	r0, 8007572 <_svfiprintf_r+0x2e>
 8007568:	230c      	movs	r3, #12
 800756a:	603b      	str	r3, [r7, #0]
 800756c:	f04f 30ff 	mov.w	r0, #4294967295
 8007570:	e0d1      	b.n	8007716 <_svfiprintf_r+0x1d2>
 8007572:	2340      	movs	r3, #64	; 0x40
 8007574:	616b      	str	r3, [r5, #20]
 8007576:	2300      	movs	r3, #0
 8007578:	9309      	str	r3, [sp, #36]	; 0x24
 800757a:	2320      	movs	r3, #32
 800757c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007580:	f8cd 800c 	str.w	r8, [sp, #12]
 8007584:	2330      	movs	r3, #48	; 0x30
 8007586:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007730 <_svfiprintf_r+0x1ec>
 800758a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800758e:	f04f 0901 	mov.w	r9, #1
 8007592:	4623      	mov	r3, r4
 8007594:	469a      	mov	sl, r3
 8007596:	f813 2b01 	ldrb.w	r2, [r3], #1
 800759a:	b10a      	cbz	r2, 80075a0 <_svfiprintf_r+0x5c>
 800759c:	2a25      	cmp	r2, #37	; 0x25
 800759e:	d1f9      	bne.n	8007594 <_svfiprintf_r+0x50>
 80075a0:	ebba 0b04 	subs.w	fp, sl, r4
 80075a4:	d00b      	beq.n	80075be <_svfiprintf_r+0x7a>
 80075a6:	465b      	mov	r3, fp
 80075a8:	4622      	mov	r2, r4
 80075aa:	4629      	mov	r1, r5
 80075ac:	4638      	mov	r0, r7
 80075ae:	f7ff ff6d 	bl	800748c <__ssputs_r>
 80075b2:	3001      	adds	r0, #1
 80075b4:	f000 80aa 	beq.w	800770c <_svfiprintf_r+0x1c8>
 80075b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075ba:	445a      	add	r2, fp
 80075bc:	9209      	str	r2, [sp, #36]	; 0x24
 80075be:	f89a 3000 	ldrb.w	r3, [sl]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f000 80a2 	beq.w	800770c <_svfiprintf_r+0x1c8>
 80075c8:	2300      	movs	r3, #0
 80075ca:	f04f 32ff 	mov.w	r2, #4294967295
 80075ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075d2:	f10a 0a01 	add.w	sl, sl, #1
 80075d6:	9304      	str	r3, [sp, #16]
 80075d8:	9307      	str	r3, [sp, #28]
 80075da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075de:	931a      	str	r3, [sp, #104]	; 0x68
 80075e0:	4654      	mov	r4, sl
 80075e2:	2205      	movs	r2, #5
 80075e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075e8:	4851      	ldr	r0, [pc, #324]	; (8007730 <_svfiprintf_r+0x1ec>)
 80075ea:	f7f8 fe01 	bl	80001f0 <memchr>
 80075ee:	9a04      	ldr	r2, [sp, #16]
 80075f0:	b9d8      	cbnz	r0, 800762a <_svfiprintf_r+0xe6>
 80075f2:	06d0      	lsls	r0, r2, #27
 80075f4:	bf44      	itt	mi
 80075f6:	2320      	movmi	r3, #32
 80075f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075fc:	0711      	lsls	r1, r2, #28
 80075fe:	bf44      	itt	mi
 8007600:	232b      	movmi	r3, #43	; 0x2b
 8007602:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007606:	f89a 3000 	ldrb.w	r3, [sl]
 800760a:	2b2a      	cmp	r3, #42	; 0x2a
 800760c:	d015      	beq.n	800763a <_svfiprintf_r+0xf6>
 800760e:	9a07      	ldr	r2, [sp, #28]
 8007610:	4654      	mov	r4, sl
 8007612:	2000      	movs	r0, #0
 8007614:	f04f 0c0a 	mov.w	ip, #10
 8007618:	4621      	mov	r1, r4
 800761a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800761e:	3b30      	subs	r3, #48	; 0x30
 8007620:	2b09      	cmp	r3, #9
 8007622:	d94e      	bls.n	80076c2 <_svfiprintf_r+0x17e>
 8007624:	b1b0      	cbz	r0, 8007654 <_svfiprintf_r+0x110>
 8007626:	9207      	str	r2, [sp, #28]
 8007628:	e014      	b.n	8007654 <_svfiprintf_r+0x110>
 800762a:	eba0 0308 	sub.w	r3, r0, r8
 800762e:	fa09 f303 	lsl.w	r3, r9, r3
 8007632:	4313      	orrs	r3, r2
 8007634:	9304      	str	r3, [sp, #16]
 8007636:	46a2      	mov	sl, r4
 8007638:	e7d2      	b.n	80075e0 <_svfiprintf_r+0x9c>
 800763a:	9b03      	ldr	r3, [sp, #12]
 800763c:	1d19      	adds	r1, r3, #4
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	9103      	str	r1, [sp, #12]
 8007642:	2b00      	cmp	r3, #0
 8007644:	bfbb      	ittet	lt
 8007646:	425b      	neglt	r3, r3
 8007648:	f042 0202 	orrlt.w	r2, r2, #2
 800764c:	9307      	strge	r3, [sp, #28]
 800764e:	9307      	strlt	r3, [sp, #28]
 8007650:	bfb8      	it	lt
 8007652:	9204      	strlt	r2, [sp, #16]
 8007654:	7823      	ldrb	r3, [r4, #0]
 8007656:	2b2e      	cmp	r3, #46	; 0x2e
 8007658:	d10c      	bne.n	8007674 <_svfiprintf_r+0x130>
 800765a:	7863      	ldrb	r3, [r4, #1]
 800765c:	2b2a      	cmp	r3, #42	; 0x2a
 800765e:	d135      	bne.n	80076cc <_svfiprintf_r+0x188>
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	1d1a      	adds	r2, r3, #4
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	9203      	str	r2, [sp, #12]
 8007668:	2b00      	cmp	r3, #0
 800766a:	bfb8      	it	lt
 800766c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007670:	3402      	adds	r4, #2
 8007672:	9305      	str	r3, [sp, #20]
 8007674:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007740 <_svfiprintf_r+0x1fc>
 8007678:	7821      	ldrb	r1, [r4, #0]
 800767a:	2203      	movs	r2, #3
 800767c:	4650      	mov	r0, sl
 800767e:	f7f8 fdb7 	bl	80001f0 <memchr>
 8007682:	b140      	cbz	r0, 8007696 <_svfiprintf_r+0x152>
 8007684:	2340      	movs	r3, #64	; 0x40
 8007686:	eba0 000a 	sub.w	r0, r0, sl
 800768a:	fa03 f000 	lsl.w	r0, r3, r0
 800768e:	9b04      	ldr	r3, [sp, #16]
 8007690:	4303      	orrs	r3, r0
 8007692:	3401      	adds	r4, #1
 8007694:	9304      	str	r3, [sp, #16]
 8007696:	f814 1b01 	ldrb.w	r1, [r4], #1
 800769a:	4826      	ldr	r0, [pc, #152]	; (8007734 <_svfiprintf_r+0x1f0>)
 800769c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076a0:	2206      	movs	r2, #6
 80076a2:	f7f8 fda5 	bl	80001f0 <memchr>
 80076a6:	2800      	cmp	r0, #0
 80076a8:	d038      	beq.n	800771c <_svfiprintf_r+0x1d8>
 80076aa:	4b23      	ldr	r3, [pc, #140]	; (8007738 <_svfiprintf_r+0x1f4>)
 80076ac:	bb1b      	cbnz	r3, 80076f6 <_svfiprintf_r+0x1b2>
 80076ae:	9b03      	ldr	r3, [sp, #12]
 80076b0:	3307      	adds	r3, #7
 80076b2:	f023 0307 	bic.w	r3, r3, #7
 80076b6:	3308      	adds	r3, #8
 80076b8:	9303      	str	r3, [sp, #12]
 80076ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076bc:	4433      	add	r3, r6
 80076be:	9309      	str	r3, [sp, #36]	; 0x24
 80076c0:	e767      	b.n	8007592 <_svfiprintf_r+0x4e>
 80076c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80076c6:	460c      	mov	r4, r1
 80076c8:	2001      	movs	r0, #1
 80076ca:	e7a5      	b.n	8007618 <_svfiprintf_r+0xd4>
 80076cc:	2300      	movs	r3, #0
 80076ce:	3401      	adds	r4, #1
 80076d0:	9305      	str	r3, [sp, #20]
 80076d2:	4619      	mov	r1, r3
 80076d4:	f04f 0c0a 	mov.w	ip, #10
 80076d8:	4620      	mov	r0, r4
 80076da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076de:	3a30      	subs	r2, #48	; 0x30
 80076e0:	2a09      	cmp	r2, #9
 80076e2:	d903      	bls.n	80076ec <_svfiprintf_r+0x1a8>
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d0c5      	beq.n	8007674 <_svfiprintf_r+0x130>
 80076e8:	9105      	str	r1, [sp, #20]
 80076ea:	e7c3      	b.n	8007674 <_svfiprintf_r+0x130>
 80076ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80076f0:	4604      	mov	r4, r0
 80076f2:	2301      	movs	r3, #1
 80076f4:	e7f0      	b.n	80076d8 <_svfiprintf_r+0x194>
 80076f6:	ab03      	add	r3, sp, #12
 80076f8:	9300      	str	r3, [sp, #0]
 80076fa:	462a      	mov	r2, r5
 80076fc:	4b0f      	ldr	r3, [pc, #60]	; (800773c <_svfiprintf_r+0x1f8>)
 80076fe:	a904      	add	r1, sp, #16
 8007700:	4638      	mov	r0, r7
 8007702:	f3af 8000 	nop.w
 8007706:	1c42      	adds	r2, r0, #1
 8007708:	4606      	mov	r6, r0
 800770a:	d1d6      	bne.n	80076ba <_svfiprintf_r+0x176>
 800770c:	89ab      	ldrh	r3, [r5, #12]
 800770e:	065b      	lsls	r3, r3, #25
 8007710:	f53f af2c 	bmi.w	800756c <_svfiprintf_r+0x28>
 8007714:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007716:	b01d      	add	sp, #116	; 0x74
 8007718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800771c:	ab03      	add	r3, sp, #12
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	462a      	mov	r2, r5
 8007722:	4b06      	ldr	r3, [pc, #24]	; (800773c <_svfiprintf_r+0x1f8>)
 8007724:	a904      	add	r1, sp, #16
 8007726:	4638      	mov	r0, r7
 8007728:	f000 f9d4 	bl	8007ad4 <_printf_i>
 800772c:	e7eb      	b.n	8007706 <_svfiprintf_r+0x1c2>
 800772e:	bf00      	nop
 8007730:	08008158 	.word	0x08008158
 8007734:	08008162 	.word	0x08008162
 8007738:	00000000 	.word	0x00000000
 800773c:	0800748d 	.word	0x0800748d
 8007740:	0800815e 	.word	0x0800815e

08007744 <__sfputc_r>:
 8007744:	6893      	ldr	r3, [r2, #8]
 8007746:	3b01      	subs	r3, #1
 8007748:	2b00      	cmp	r3, #0
 800774a:	b410      	push	{r4}
 800774c:	6093      	str	r3, [r2, #8]
 800774e:	da08      	bge.n	8007762 <__sfputc_r+0x1e>
 8007750:	6994      	ldr	r4, [r2, #24]
 8007752:	42a3      	cmp	r3, r4
 8007754:	db01      	blt.n	800775a <__sfputc_r+0x16>
 8007756:	290a      	cmp	r1, #10
 8007758:	d103      	bne.n	8007762 <__sfputc_r+0x1e>
 800775a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800775e:	f7ff bad5 	b.w	8006d0c <__swbuf_r>
 8007762:	6813      	ldr	r3, [r2, #0]
 8007764:	1c58      	adds	r0, r3, #1
 8007766:	6010      	str	r0, [r2, #0]
 8007768:	7019      	strb	r1, [r3, #0]
 800776a:	4608      	mov	r0, r1
 800776c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007770:	4770      	bx	lr

08007772 <__sfputs_r>:
 8007772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007774:	4606      	mov	r6, r0
 8007776:	460f      	mov	r7, r1
 8007778:	4614      	mov	r4, r2
 800777a:	18d5      	adds	r5, r2, r3
 800777c:	42ac      	cmp	r4, r5
 800777e:	d101      	bne.n	8007784 <__sfputs_r+0x12>
 8007780:	2000      	movs	r0, #0
 8007782:	e007      	b.n	8007794 <__sfputs_r+0x22>
 8007784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007788:	463a      	mov	r2, r7
 800778a:	4630      	mov	r0, r6
 800778c:	f7ff ffda 	bl	8007744 <__sfputc_r>
 8007790:	1c43      	adds	r3, r0, #1
 8007792:	d1f3      	bne.n	800777c <__sfputs_r+0xa>
 8007794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007798 <_vfiprintf_r>:
 8007798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779c:	460d      	mov	r5, r1
 800779e:	b09d      	sub	sp, #116	; 0x74
 80077a0:	4614      	mov	r4, r2
 80077a2:	4698      	mov	r8, r3
 80077a4:	4606      	mov	r6, r0
 80077a6:	b118      	cbz	r0, 80077b0 <_vfiprintf_r+0x18>
 80077a8:	6983      	ldr	r3, [r0, #24]
 80077aa:	b90b      	cbnz	r3, 80077b0 <_vfiprintf_r+0x18>
 80077ac:	f7ff fc88 	bl	80070c0 <__sinit>
 80077b0:	4b89      	ldr	r3, [pc, #548]	; (80079d8 <_vfiprintf_r+0x240>)
 80077b2:	429d      	cmp	r5, r3
 80077b4:	d11b      	bne.n	80077ee <_vfiprintf_r+0x56>
 80077b6:	6875      	ldr	r5, [r6, #4]
 80077b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077ba:	07d9      	lsls	r1, r3, #31
 80077bc:	d405      	bmi.n	80077ca <_vfiprintf_r+0x32>
 80077be:	89ab      	ldrh	r3, [r5, #12]
 80077c0:	059a      	lsls	r2, r3, #22
 80077c2:	d402      	bmi.n	80077ca <_vfiprintf_r+0x32>
 80077c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077c6:	f7ff fd19 	bl	80071fc <__retarget_lock_acquire_recursive>
 80077ca:	89ab      	ldrh	r3, [r5, #12]
 80077cc:	071b      	lsls	r3, r3, #28
 80077ce:	d501      	bpl.n	80077d4 <_vfiprintf_r+0x3c>
 80077d0:	692b      	ldr	r3, [r5, #16]
 80077d2:	b9eb      	cbnz	r3, 8007810 <_vfiprintf_r+0x78>
 80077d4:	4629      	mov	r1, r5
 80077d6:	4630      	mov	r0, r6
 80077d8:	f7ff faea 	bl	8006db0 <__swsetup_r>
 80077dc:	b1c0      	cbz	r0, 8007810 <_vfiprintf_r+0x78>
 80077de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077e0:	07dc      	lsls	r4, r3, #31
 80077e2:	d50e      	bpl.n	8007802 <_vfiprintf_r+0x6a>
 80077e4:	f04f 30ff 	mov.w	r0, #4294967295
 80077e8:	b01d      	add	sp, #116	; 0x74
 80077ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ee:	4b7b      	ldr	r3, [pc, #492]	; (80079dc <_vfiprintf_r+0x244>)
 80077f0:	429d      	cmp	r5, r3
 80077f2:	d101      	bne.n	80077f8 <_vfiprintf_r+0x60>
 80077f4:	68b5      	ldr	r5, [r6, #8]
 80077f6:	e7df      	b.n	80077b8 <_vfiprintf_r+0x20>
 80077f8:	4b79      	ldr	r3, [pc, #484]	; (80079e0 <_vfiprintf_r+0x248>)
 80077fa:	429d      	cmp	r5, r3
 80077fc:	bf08      	it	eq
 80077fe:	68f5      	ldreq	r5, [r6, #12]
 8007800:	e7da      	b.n	80077b8 <_vfiprintf_r+0x20>
 8007802:	89ab      	ldrh	r3, [r5, #12]
 8007804:	0598      	lsls	r0, r3, #22
 8007806:	d4ed      	bmi.n	80077e4 <_vfiprintf_r+0x4c>
 8007808:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800780a:	f7ff fcf8 	bl	80071fe <__retarget_lock_release_recursive>
 800780e:	e7e9      	b.n	80077e4 <_vfiprintf_r+0x4c>
 8007810:	2300      	movs	r3, #0
 8007812:	9309      	str	r3, [sp, #36]	; 0x24
 8007814:	2320      	movs	r3, #32
 8007816:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800781a:	f8cd 800c 	str.w	r8, [sp, #12]
 800781e:	2330      	movs	r3, #48	; 0x30
 8007820:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80079e4 <_vfiprintf_r+0x24c>
 8007824:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007828:	f04f 0901 	mov.w	r9, #1
 800782c:	4623      	mov	r3, r4
 800782e:	469a      	mov	sl, r3
 8007830:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007834:	b10a      	cbz	r2, 800783a <_vfiprintf_r+0xa2>
 8007836:	2a25      	cmp	r2, #37	; 0x25
 8007838:	d1f9      	bne.n	800782e <_vfiprintf_r+0x96>
 800783a:	ebba 0b04 	subs.w	fp, sl, r4
 800783e:	d00b      	beq.n	8007858 <_vfiprintf_r+0xc0>
 8007840:	465b      	mov	r3, fp
 8007842:	4622      	mov	r2, r4
 8007844:	4629      	mov	r1, r5
 8007846:	4630      	mov	r0, r6
 8007848:	f7ff ff93 	bl	8007772 <__sfputs_r>
 800784c:	3001      	adds	r0, #1
 800784e:	f000 80aa 	beq.w	80079a6 <_vfiprintf_r+0x20e>
 8007852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007854:	445a      	add	r2, fp
 8007856:	9209      	str	r2, [sp, #36]	; 0x24
 8007858:	f89a 3000 	ldrb.w	r3, [sl]
 800785c:	2b00      	cmp	r3, #0
 800785e:	f000 80a2 	beq.w	80079a6 <_vfiprintf_r+0x20e>
 8007862:	2300      	movs	r3, #0
 8007864:	f04f 32ff 	mov.w	r2, #4294967295
 8007868:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800786c:	f10a 0a01 	add.w	sl, sl, #1
 8007870:	9304      	str	r3, [sp, #16]
 8007872:	9307      	str	r3, [sp, #28]
 8007874:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007878:	931a      	str	r3, [sp, #104]	; 0x68
 800787a:	4654      	mov	r4, sl
 800787c:	2205      	movs	r2, #5
 800787e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007882:	4858      	ldr	r0, [pc, #352]	; (80079e4 <_vfiprintf_r+0x24c>)
 8007884:	f7f8 fcb4 	bl	80001f0 <memchr>
 8007888:	9a04      	ldr	r2, [sp, #16]
 800788a:	b9d8      	cbnz	r0, 80078c4 <_vfiprintf_r+0x12c>
 800788c:	06d1      	lsls	r1, r2, #27
 800788e:	bf44      	itt	mi
 8007890:	2320      	movmi	r3, #32
 8007892:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007896:	0713      	lsls	r3, r2, #28
 8007898:	bf44      	itt	mi
 800789a:	232b      	movmi	r3, #43	; 0x2b
 800789c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078a0:	f89a 3000 	ldrb.w	r3, [sl]
 80078a4:	2b2a      	cmp	r3, #42	; 0x2a
 80078a6:	d015      	beq.n	80078d4 <_vfiprintf_r+0x13c>
 80078a8:	9a07      	ldr	r2, [sp, #28]
 80078aa:	4654      	mov	r4, sl
 80078ac:	2000      	movs	r0, #0
 80078ae:	f04f 0c0a 	mov.w	ip, #10
 80078b2:	4621      	mov	r1, r4
 80078b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078b8:	3b30      	subs	r3, #48	; 0x30
 80078ba:	2b09      	cmp	r3, #9
 80078bc:	d94e      	bls.n	800795c <_vfiprintf_r+0x1c4>
 80078be:	b1b0      	cbz	r0, 80078ee <_vfiprintf_r+0x156>
 80078c0:	9207      	str	r2, [sp, #28]
 80078c2:	e014      	b.n	80078ee <_vfiprintf_r+0x156>
 80078c4:	eba0 0308 	sub.w	r3, r0, r8
 80078c8:	fa09 f303 	lsl.w	r3, r9, r3
 80078cc:	4313      	orrs	r3, r2
 80078ce:	9304      	str	r3, [sp, #16]
 80078d0:	46a2      	mov	sl, r4
 80078d2:	e7d2      	b.n	800787a <_vfiprintf_r+0xe2>
 80078d4:	9b03      	ldr	r3, [sp, #12]
 80078d6:	1d19      	adds	r1, r3, #4
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	9103      	str	r1, [sp, #12]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	bfbb      	ittet	lt
 80078e0:	425b      	neglt	r3, r3
 80078e2:	f042 0202 	orrlt.w	r2, r2, #2
 80078e6:	9307      	strge	r3, [sp, #28]
 80078e8:	9307      	strlt	r3, [sp, #28]
 80078ea:	bfb8      	it	lt
 80078ec:	9204      	strlt	r2, [sp, #16]
 80078ee:	7823      	ldrb	r3, [r4, #0]
 80078f0:	2b2e      	cmp	r3, #46	; 0x2e
 80078f2:	d10c      	bne.n	800790e <_vfiprintf_r+0x176>
 80078f4:	7863      	ldrb	r3, [r4, #1]
 80078f6:	2b2a      	cmp	r3, #42	; 0x2a
 80078f8:	d135      	bne.n	8007966 <_vfiprintf_r+0x1ce>
 80078fa:	9b03      	ldr	r3, [sp, #12]
 80078fc:	1d1a      	adds	r2, r3, #4
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	9203      	str	r2, [sp, #12]
 8007902:	2b00      	cmp	r3, #0
 8007904:	bfb8      	it	lt
 8007906:	f04f 33ff 	movlt.w	r3, #4294967295
 800790a:	3402      	adds	r4, #2
 800790c:	9305      	str	r3, [sp, #20]
 800790e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80079f4 <_vfiprintf_r+0x25c>
 8007912:	7821      	ldrb	r1, [r4, #0]
 8007914:	2203      	movs	r2, #3
 8007916:	4650      	mov	r0, sl
 8007918:	f7f8 fc6a 	bl	80001f0 <memchr>
 800791c:	b140      	cbz	r0, 8007930 <_vfiprintf_r+0x198>
 800791e:	2340      	movs	r3, #64	; 0x40
 8007920:	eba0 000a 	sub.w	r0, r0, sl
 8007924:	fa03 f000 	lsl.w	r0, r3, r0
 8007928:	9b04      	ldr	r3, [sp, #16]
 800792a:	4303      	orrs	r3, r0
 800792c:	3401      	adds	r4, #1
 800792e:	9304      	str	r3, [sp, #16]
 8007930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007934:	482c      	ldr	r0, [pc, #176]	; (80079e8 <_vfiprintf_r+0x250>)
 8007936:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800793a:	2206      	movs	r2, #6
 800793c:	f7f8 fc58 	bl	80001f0 <memchr>
 8007940:	2800      	cmp	r0, #0
 8007942:	d03f      	beq.n	80079c4 <_vfiprintf_r+0x22c>
 8007944:	4b29      	ldr	r3, [pc, #164]	; (80079ec <_vfiprintf_r+0x254>)
 8007946:	bb1b      	cbnz	r3, 8007990 <_vfiprintf_r+0x1f8>
 8007948:	9b03      	ldr	r3, [sp, #12]
 800794a:	3307      	adds	r3, #7
 800794c:	f023 0307 	bic.w	r3, r3, #7
 8007950:	3308      	adds	r3, #8
 8007952:	9303      	str	r3, [sp, #12]
 8007954:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007956:	443b      	add	r3, r7
 8007958:	9309      	str	r3, [sp, #36]	; 0x24
 800795a:	e767      	b.n	800782c <_vfiprintf_r+0x94>
 800795c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007960:	460c      	mov	r4, r1
 8007962:	2001      	movs	r0, #1
 8007964:	e7a5      	b.n	80078b2 <_vfiprintf_r+0x11a>
 8007966:	2300      	movs	r3, #0
 8007968:	3401      	adds	r4, #1
 800796a:	9305      	str	r3, [sp, #20]
 800796c:	4619      	mov	r1, r3
 800796e:	f04f 0c0a 	mov.w	ip, #10
 8007972:	4620      	mov	r0, r4
 8007974:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007978:	3a30      	subs	r2, #48	; 0x30
 800797a:	2a09      	cmp	r2, #9
 800797c:	d903      	bls.n	8007986 <_vfiprintf_r+0x1ee>
 800797e:	2b00      	cmp	r3, #0
 8007980:	d0c5      	beq.n	800790e <_vfiprintf_r+0x176>
 8007982:	9105      	str	r1, [sp, #20]
 8007984:	e7c3      	b.n	800790e <_vfiprintf_r+0x176>
 8007986:	fb0c 2101 	mla	r1, ip, r1, r2
 800798a:	4604      	mov	r4, r0
 800798c:	2301      	movs	r3, #1
 800798e:	e7f0      	b.n	8007972 <_vfiprintf_r+0x1da>
 8007990:	ab03      	add	r3, sp, #12
 8007992:	9300      	str	r3, [sp, #0]
 8007994:	462a      	mov	r2, r5
 8007996:	4b16      	ldr	r3, [pc, #88]	; (80079f0 <_vfiprintf_r+0x258>)
 8007998:	a904      	add	r1, sp, #16
 800799a:	4630      	mov	r0, r6
 800799c:	f3af 8000 	nop.w
 80079a0:	4607      	mov	r7, r0
 80079a2:	1c78      	adds	r0, r7, #1
 80079a4:	d1d6      	bne.n	8007954 <_vfiprintf_r+0x1bc>
 80079a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079a8:	07d9      	lsls	r1, r3, #31
 80079aa:	d405      	bmi.n	80079b8 <_vfiprintf_r+0x220>
 80079ac:	89ab      	ldrh	r3, [r5, #12]
 80079ae:	059a      	lsls	r2, r3, #22
 80079b0:	d402      	bmi.n	80079b8 <_vfiprintf_r+0x220>
 80079b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079b4:	f7ff fc23 	bl	80071fe <__retarget_lock_release_recursive>
 80079b8:	89ab      	ldrh	r3, [r5, #12]
 80079ba:	065b      	lsls	r3, r3, #25
 80079bc:	f53f af12 	bmi.w	80077e4 <_vfiprintf_r+0x4c>
 80079c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079c2:	e711      	b.n	80077e8 <_vfiprintf_r+0x50>
 80079c4:	ab03      	add	r3, sp, #12
 80079c6:	9300      	str	r3, [sp, #0]
 80079c8:	462a      	mov	r2, r5
 80079ca:	4b09      	ldr	r3, [pc, #36]	; (80079f0 <_vfiprintf_r+0x258>)
 80079cc:	a904      	add	r1, sp, #16
 80079ce:	4630      	mov	r0, r6
 80079d0:	f000 f880 	bl	8007ad4 <_printf_i>
 80079d4:	e7e4      	b.n	80079a0 <_vfiprintf_r+0x208>
 80079d6:	bf00      	nop
 80079d8:	08008118 	.word	0x08008118
 80079dc:	08008138 	.word	0x08008138
 80079e0:	080080f8 	.word	0x080080f8
 80079e4:	08008158 	.word	0x08008158
 80079e8:	08008162 	.word	0x08008162
 80079ec:	00000000 	.word	0x00000000
 80079f0:	08007773 	.word	0x08007773
 80079f4:	0800815e 	.word	0x0800815e

080079f8 <_printf_common>:
 80079f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079fc:	4616      	mov	r6, r2
 80079fe:	4699      	mov	r9, r3
 8007a00:	688a      	ldr	r2, [r1, #8]
 8007a02:	690b      	ldr	r3, [r1, #16]
 8007a04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	bfb8      	it	lt
 8007a0c:	4613      	movlt	r3, r2
 8007a0e:	6033      	str	r3, [r6, #0]
 8007a10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a14:	4607      	mov	r7, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	b10a      	cbz	r2, 8007a1e <_printf_common+0x26>
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	6033      	str	r3, [r6, #0]
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	0699      	lsls	r1, r3, #26
 8007a22:	bf42      	ittt	mi
 8007a24:	6833      	ldrmi	r3, [r6, #0]
 8007a26:	3302      	addmi	r3, #2
 8007a28:	6033      	strmi	r3, [r6, #0]
 8007a2a:	6825      	ldr	r5, [r4, #0]
 8007a2c:	f015 0506 	ands.w	r5, r5, #6
 8007a30:	d106      	bne.n	8007a40 <_printf_common+0x48>
 8007a32:	f104 0a19 	add.w	sl, r4, #25
 8007a36:	68e3      	ldr	r3, [r4, #12]
 8007a38:	6832      	ldr	r2, [r6, #0]
 8007a3a:	1a9b      	subs	r3, r3, r2
 8007a3c:	42ab      	cmp	r3, r5
 8007a3e:	dc26      	bgt.n	8007a8e <_printf_common+0x96>
 8007a40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007a44:	1e13      	subs	r3, r2, #0
 8007a46:	6822      	ldr	r2, [r4, #0]
 8007a48:	bf18      	it	ne
 8007a4a:	2301      	movne	r3, #1
 8007a4c:	0692      	lsls	r2, r2, #26
 8007a4e:	d42b      	bmi.n	8007aa8 <_printf_common+0xb0>
 8007a50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a54:	4649      	mov	r1, r9
 8007a56:	4638      	mov	r0, r7
 8007a58:	47c0      	blx	r8
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	d01e      	beq.n	8007a9c <_printf_common+0xa4>
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	68e5      	ldr	r5, [r4, #12]
 8007a62:	6832      	ldr	r2, [r6, #0]
 8007a64:	f003 0306 	and.w	r3, r3, #6
 8007a68:	2b04      	cmp	r3, #4
 8007a6a:	bf08      	it	eq
 8007a6c:	1aad      	subeq	r5, r5, r2
 8007a6e:	68a3      	ldr	r3, [r4, #8]
 8007a70:	6922      	ldr	r2, [r4, #16]
 8007a72:	bf0c      	ite	eq
 8007a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a78:	2500      	movne	r5, #0
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	bfc4      	itt	gt
 8007a7e:	1a9b      	subgt	r3, r3, r2
 8007a80:	18ed      	addgt	r5, r5, r3
 8007a82:	2600      	movs	r6, #0
 8007a84:	341a      	adds	r4, #26
 8007a86:	42b5      	cmp	r5, r6
 8007a88:	d11a      	bne.n	8007ac0 <_printf_common+0xc8>
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	e008      	b.n	8007aa0 <_printf_common+0xa8>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4652      	mov	r2, sl
 8007a92:	4649      	mov	r1, r9
 8007a94:	4638      	mov	r0, r7
 8007a96:	47c0      	blx	r8
 8007a98:	3001      	adds	r0, #1
 8007a9a:	d103      	bne.n	8007aa4 <_printf_common+0xac>
 8007a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa4:	3501      	adds	r5, #1
 8007aa6:	e7c6      	b.n	8007a36 <_printf_common+0x3e>
 8007aa8:	18e1      	adds	r1, r4, r3
 8007aaa:	1c5a      	adds	r2, r3, #1
 8007aac:	2030      	movs	r0, #48	; 0x30
 8007aae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007ab2:	4422      	add	r2, r4
 8007ab4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ab8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007abc:	3302      	adds	r3, #2
 8007abe:	e7c7      	b.n	8007a50 <_printf_common+0x58>
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4649      	mov	r1, r9
 8007ac6:	4638      	mov	r0, r7
 8007ac8:	47c0      	blx	r8
 8007aca:	3001      	adds	r0, #1
 8007acc:	d0e6      	beq.n	8007a9c <_printf_common+0xa4>
 8007ace:	3601      	adds	r6, #1
 8007ad0:	e7d9      	b.n	8007a86 <_printf_common+0x8e>
	...

08007ad4 <_printf_i>:
 8007ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ad8:	7e0f      	ldrb	r7, [r1, #24]
 8007ada:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007adc:	2f78      	cmp	r7, #120	; 0x78
 8007ade:	4691      	mov	r9, r2
 8007ae0:	4680      	mov	r8, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	469a      	mov	sl, r3
 8007ae6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007aea:	d807      	bhi.n	8007afc <_printf_i+0x28>
 8007aec:	2f62      	cmp	r7, #98	; 0x62
 8007aee:	d80a      	bhi.n	8007b06 <_printf_i+0x32>
 8007af0:	2f00      	cmp	r7, #0
 8007af2:	f000 80d8 	beq.w	8007ca6 <_printf_i+0x1d2>
 8007af6:	2f58      	cmp	r7, #88	; 0x58
 8007af8:	f000 80a3 	beq.w	8007c42 <_printf_i+0x16e>
 8007afc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b04:	e03a      	b.n	8007b7c <_printf_i+0xa8>
 8007b06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b0a:	2b15      	cmp	r3, #21
 8007b0c:	d8f6      	bhi.n	8007afc <_printf_i+0x28>
 8007b0e:	a101      	add	r1, pc, #4	; (adr r1, 8007b14 <_printf_i+0x40>)
 8007b10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b14:	08007b6d 	.word	0x08007b6d
 8007b18:	08007b81 	.word	0x08007b81
 8007b1c:	08007afd 	.word	0x08007afd
 8007b20:	08007afd 	.word	0x08007afd
 8007b24:	08007afd 	.word	0x08007afd
 8007b28:	08007afd 	.word	0x08007afd
 8007b2c:	08007b81 	.word	0x08007b81
 8007b30:	08007afd 	.word	0x08007afd
 8007b34:	08007afd 	.word	0x08007afd
 8007b38:	08007afd 	.word	0x08007afd
 8007b3c:	08007afd 	.word	0x08007afd
 8007b40:	08007c8d 	.word	0x08007c8d
 8007b44:	08007bb1 	.word	0x08007bb1
 8007b48:	08007c6f 	.word	0x08007c6f
 8007b4c:	08007afd 	.word	0x08007afd
 8007b50:	08007afd 	.word	0x08007afd
 8007b54:	08007caf 	.word	0x08007caf
 8007b58:	08007afd 	.word	0x08007afd
 8007b5c:	08007bb1 	.word	0x08007bb1
 8007b60:	08007afd 	.word	0x08007afd
 8007b64:	08007afd 	.word	0x08007afd
 8007b68:	08007c77 	.word	0x08007c77
 8007b6c:	682b      	ldr	r3, [r5, #0]
 8007b6e:	1d1a      	adds	r2, r3, #4
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	602a      	str	r2, [r5, #0]
 8007b74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e0a3      	b.n	8007cc8 <_printf_i+0x1f4>
 8007b80:	6820      	ldr	r0, [r4, #0]
 8007b82:	6829      	ldr	r1, [r5, #0]
 8007b84:	0606      	lsls	r6, r0, #24
 8007b86:	f101 0304 	add.w	r3, r1, #4
 8007b8a:	d50a      	bpl.n	8007ba2 <_printf_i+0xce>
 8007b8c:	680e      	ldr	r6, [r1, #0]
 8007b8e:	602b      	str	r3, [r5, #0]
 8007b90:	2e00      	cmp	r6, #0
 8007b92:	da03      	bge.n	8007b9c <_printf_i+0xc8>
 8007b94:	232d      	movs	r3, #45	; 0x2d
 8007b96:	4276      	negs	r6, r6
 8007b98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b9c:	485e      	ldr	r0, [pc, #376]	; (8007d18 <_printf_i+0x244>)
 8007b9e:	230a      	movs	r3, #10
 8007ba0:	e019      	b.n	8007bd6 <_printf_i+0x102>
 8007ba2:	680e      	ldr	r6, [r1, #0]
 8007ba4:	602b      	str	r3, [r5, #0]
 8007ba6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007baa:	bf18      	it	ne
 8007bac:	b236      	sxthne	r6, r6
 8007bae:	e7ef      	b.n	8007b90 <_printf_i+0xbc>
 8007bb0:	682b      	ldr	r3, [r5, #0]
 8007bb2:	6820      	ldr	r0, [r4, #0]
 8007bb4:	1d19      	adds	r1, r3, #4
 8007bb6:	6029      	str	r1, [r5, #0]
 8007bb8:	0601      	lsls	r1, r0, #24
 8007bba:	d501      	bpl.n	8007bc0 <_printf_i+0xec>
 8007bbc:	681e      	ldr	r6, [r3, #0]
 8007bbe:	e002      	b.n	8007bc6 <_printf_i+0xf2>
 8007bc0:	0646      	lsls	r6, r0, #25
 8007bc2:	d5fb      	bpl.n	8007bbc <_printf_i+0xe8>
 8007bc4:	881e      	ldrh	r6, [r3, #0]
 8007bc6:	4854      	ldr	r0, [pc, #336]	; (8007d18 <_printf_i+0x244>)
 8007bc8:	2f6f      	cmp	r7, #111	; 0x6f
 8007bca:	bf0c      	ite	eq
 8007bcc:	2308      	moveq	r3, #8
 8007bce:	230a      	movne	r3, #10
 8007bd0:	2100      	movs	r1, #0
 8007bd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007bd6:	6865      	ldr	r5, [r4, #4]
 8007bd8:	60a5      	str	r5, [r4, #8]
 8007bda:	2d00      	cmp	r5, #0
 8007bdc:	bfa2      	ittt	ge
 8007bde:	6821      	ldrge	r1, [r4, #0]
 8007be0:	f021 0104 	bicge.w	r1, r1, #4
 8007be4:	6021      	strge	r1, [r4, #0]
 8007be6:	b90e      	cbnz	r6, 8007bec <_printf_i+0x118>
 8007be8:	2d00      	cmp	r5, #0
 8007bea:	d04d      	beq.n	8007c88 <_printf_i+0x1b4>
 8007bec:	4615      	mov	r5, r2
 8007bee:	fbb6 f1f3 	udiv	r1, r6, r3
 8007bf2:	fb03 6711 	mls	r7, r3, r1, r6
 8007bf6:	5dc7      	ldrb	r7, [r0, r7]
 8007bf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007bfc:	4637      	mov	r7, r6
 8007bfe:	42bb      	cmp	r3, r7
 8007c00:	460e      	mov	r6, r1
 8007c02:	d9f4      	bls.n	8007bee <_printf_i+0x11a>
 8007c04:	2b08      	cmp	r3, #8
 8007c06:	d10b      	bne.n	8007c20 <_printf_i+0x14c>
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	07de      	lsls	r6, r3, #31
 8007c0c:	d508      	bpl.n	8007c20 <_printf_i+0x14c>
 8007c0e:	6923      	ldr	r3, [r4, #16]
 8007c10:	6861      	ldr	r1, [r4, #4]
 8007c12:	4299      	cmp	r1, r3
 8007c14:	bfde      	ittt	le
 8007c16:	2330      	movle	r3, #48	; 0x30
 8007c18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007c1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007c20:	1b52      	subs	r2, r2, r5
 8007c22:	6122      	str	r2, [r4, #16]
 8007c24:	f8cd a000 	str.w	sl, [sp]
 8007c28:	464b      	mov	r3, r9
 8007c2a:	aa03      	add	r2, sp, #12
 8007c2c:	4621      	mov	r1, r4
 8007c2e:	4640      	mov	r0, r8
 8007c30:	f7ff fee2 	bl	80079f8 <_printf_common>
 8007c34:	3001      	adds	r0, #1
 8007c36:	d14c      	bne.n	8007cd2 <_printf_i+0x1fe>
 8007c38:	f04f 30ff 	mov.w	r0, #4294967295
 8007c3c:	b004      	add	sp, #16
 8007c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c42:	4835      	ldr	r0, [pc, #212]	; (8007d18 <_printf_i+0x244>)
 8007c44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007c48:	6829      	ldr	r1, [r5, #0]
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007c50:	6029      	str	r1, [r5, #0]
 8007c52:	061d      	lsls	r5, r3, #24
 8007c54:	d514      	bpl.n	8007c80 <_printf_i+0x1ac>
 8007c56:	07df      	lsls	r7, r3, #31
 8007c58:	bf44      	itt	mi
 8007c5a:	f043 0320 	orrmi.w	r3, r3, #32
 8007c5e:	6023      	strmi	r3, [r4, #0]
 8007c60:	b91e      	cbnz	r6, 8007c6a <_printf_i+0x196>
 8007c62:	6823      	ldr	r3, [r4, #0]
 8007c64:	f023 0320 	bic.w	r3, r3, #32
 8007c68:	6023      	str	r3, [r4, #0]
 8007c6a:	2310      	movs	r3, #16
 8007c6c:	e7b0      	b.n	8007bd0 <_printf_i+0xfc>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	f043 0320 	orr.w	r3, r3, #32
 8007c74:	6023      	str	r3, [r4, #0]
 8007c76:	2378      	movs	r3, #120	; 0x78
 8007c78:	4828      	ldr	r0, [pc, #160]	; (8007d1c <_printf_i+0x248>)
 8007c7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c7e:	e7e3      	b.n	8007c48 <_printf_i+0x174>
 8007c80:	0659      	lsls	r1, r3, #25
 8007c82:	bf48      	it	mi
 8007c84:	b2b6      	uxthmi	r6, r6
 8007c86:	e7e6      	b.n	8007c56 <_printf_i+0x182>
 8007c88:	4615      	mov	r5, r2
 8007c8a:	e7bb      	b.n	8007c04 <_printf_i+0x130>
 8007c8c:	682b      	ldr	r3, [r5, #0]
 8007c8e:	6826      	ldr	r6, [r4, #0]
 8007c90:	6961      	ldr	r1, [r4, #20]
 8007c92:	1d18      	adds	r0, r3, #4
 8007c94:	6028      	str	r0, [r5, #0]
 8007c96:	0635      	lsls	r5, r6, #24
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	d501      	bpl.n	8007ca0 <_printf_i+0x1cc>
 8007c9c:	6019      	str	r1, [r3, #0]
 8007c9e:	e002      	b.n	8007ca6 <_printf_i+0x1d2>
 8007ca0:	0670      	lsls	r0, r6, #25
 8007ca2:	d5fb      	bpl.n	8007c9c <_printf_i+0x1c8>
 8007ca4:	8019      	strh	r1, [r3, #0]
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	6123      	str	r3, [r4, #16]
 8007caa:	4615      	mov	r5, r2
 8007cac:	e7ba      	b.n	8007c24 <_printf_i+0x150>
 8007cae:	682b      	ldr	r3, [r5, #0]
 8007cb0:	1d1a      	adds	r2, r3, #4
 8007cb2:	602a      	str	r2, [r5, #0]
 8007cb4:	681d      	ldr	r5, [r3, #0]
 8007cb6:	6862      	ldr	r2, [r4, #4]
 8007cb8:	2100      	movs	r1, #0
 8007cba:	4628      	mov	r0, r5
 8007cbc:	f7f8 fa98 	bl	80001f0 <memchr>
 8007cc0:	b108      	cbz	r0, 8007cc6 <_printf_i+0x1f2>
 8007cc2:	1b40      	subs	r0, r0, r5
 8007cc4:	6060      	str	r0, [r4, #4]
 8007cc6:	6863      	ldr	r3, [r4, #4]
 8007cc8:	6123      	str	r3, [r4, #16]
 8007cca:	2300      	movs	r3, #0
 8007ccc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007cd0:	e7a8      	b.n	8007c24 <_printf_i+0x150>
 8007cd2:	6923      	ldr	r3, [r4, #16]
 8007cd4:	462a      	mov	r2, r5
 8007cd6:	4649      	mov	r1, r9
 8007cd8:	4640      	mov	r0, r8
 8007cda:	47d0      	blx	sl
 8007cdc:	3001      	adds	r0, #1
 8007cde:	d0ab      	beq.n	8007c38 <_printf_i+0x164>
 8007ce0:	6823      	ldr	r3, [r4, #0]
 8007ce2:	079b      	lsls	r3, r3, #30
 8007ce4:	d413      	bmi.n	8007d0e <_printf_i+0x23a>
 8007ce6:	68e0      	ldr	r0, [r4, #12]
 8007ce8:	9b03      	ldr	r3, [sp, #12]
 8007cea:	4298      	cmp	r0, r3
 8007cec:	bfb8      	it	lt
 8007cee:	4618      	movlt	r0, r3
 8007cf0:	e7a4      	b.n	8007c3c <_printf_i+0x168>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	4632      	mov	r2, r6
 8007cf6:	4649      	mov	r1, r9
 8007cf8:	4640      	mov	r0, r8
 8007cfa:	47d0      	blx	sl
 8007cfc:	3001      	adds	r0, #1
 8007cfe:	d09b      	beq.n	8007c38 <_printf_i+0x164>
 8007d00:	3501      	adds	r5, #1
 8007d02:	68e3      	ldr	r3, [r4, #12]
 8007d04:	9903      	ldr	r1, [sp, #12]
 8007d06:	1a5b      	subs	r3, r3, r1
 8007d08:	42ab      	cmp	r3, r5
 8007d0a:	dcf2      	bgt.n	8007cf2 <_printf_i+0x21e>
 8007d0c:	e7eb      	b.n	8007ce6 <_printf_i+0x212>
 8007d0e:	2500      	movs	r5, #0
 8007d10:	f104 0619 	add.w	r6, r4, #25
 8007d14:	e7f5      	b.n	8007d02 <_printf_i+0x22e>
 8007d16:	bf00      	nop
 8007d18:	08008169 	.word	0x08008169
 8007d1c:	0800817a 	.word	0x0800817a

08007d20 <_sbrk_r>:
 8007d20:	b538      	push	{r3, r4, r5, lr}
 8007d22:	4d06      	ldr	r5, [pc, #24]	; (8007d3c <_sbrk_r+0x1c>)
 8007d24:	2300      	movs	r3, #0
 8007d26:	4604      	mov	r4, r0
 8007d28:	4608      	mov	r0, r1
 8007d2a:	602b      	str	r3, [r5, #0]
 8007d2c:	f7fa f938 	bl	8001fa0 <_sbrk>
 8007d30:	1c43      	adds	r3, r0, #1
 8007d32:	d102      	bne.n	8007d3a <_sbrk_r+0x1a>
 8007d34:	682b      	ldr	r3, [r5, #0]
 8007d36:	b103      	cbz	r3, 8007d3a <_sbrk_r+0x1a>
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	bd38      	pop	{r3, r4, r5, pc}
 8007d3c:	20000d0c 	.word	0x20000d0c

08007d40 <__sread>:
 8007d40:	b510      	push	{r4, lr}
 8007d42:	460c      	mov	r4, r1
 8007d44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d48:	f000 f8f8 	bl	8007f3c <_read_r>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	bfab      	itete	ge
 8007d50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d52:	89a3      	ldrhlt	r3, [r4, #12]
 8007d54:	181b      	addge	r3, r3, r0
 8007d56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d5a:	bfac      	ite	ge
 8007d5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d5e:	81a3      	strhlt	r3, [r4, #12]
 8007d60:	bd10      	pop	{r4, pc}

08007d62 <__swrite>:
 8007d62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d66:	461f      	mov	r7, r3
 8007d68:	898b      	ldrh	r3, [r1, #12]
 8007d6a:	05db      	lsls	r3, r3, #23
 8007d6c:	4605      	mov	r5, r0
 8007d6e:	460c      	mov	r4, r1
 8007d70:	4616      	mov	r6, r2
 8007d72:	d505      	bpl.n	8007d80 <__swrite+0x1e>
 8007d74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d78:	2302      	movs	r3, #2
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f000 f868 	bl	8007e50 <_lseek_r>
 8007d80:	89a3      	ldrh	r3, [r4, #12]
 8007d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d8a:	81a3      	strh	r3, [r4, #12]
 8007d8c:	4632      	mov	r2, r6
 8007d8e:	463b      	mov	r3, r7
 8007d90:	4628      	mov	r0, r5
 8007d92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d96:	f000 b817 	b.w	8007dc8 <_write_r>

08007d9a <__sseek>:
 8007d9a:	b510      	push	{r4, lr}
 8007d9c:	460c      	mov	r4, r1
 8007d9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007da2:	f000 f855 	bl	8007e50 <_lseek_r>
 8007da6:	1c43      	adds	r3, r0, #1
 8007da8:	89a3      	ldrh	r3, [r4, #12]
 8007daa:	bf15      	itete	ne
 8007dac:	6560      	strne	r0, [r4, #84]	; 0x54
 8007dae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007db2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007db6:	81a3      	strheq	r3, [r4, #12]
 8007db8:	bf18      	it	ne
 8007dba:	81a3      	strhne	r3, [r4, #12]
 8007dbc:	bd10      	pop	{r4, pc}

08007dbe <__sclose>:
 8007dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc2:	f000 b813 	b.w	8007dec <_close_r>
	...

08007dc8 <_write_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	4d07      	ldr	r5, [pc, #28]	; (8007de8 <_write_r+0x20>)
 8007dcc:	4604      	mov	r4, r0
 8007dce:	4608      	mov	r0, r1
 8007dd0:	4611      	mov	r1, r2
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	602a      	str	r2, [r5, #0]
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f7fa f891 	bl	8001efe <_write>
 8007ddc:	1c43      	adds	r3, r0, #1
 8007dde:	d102      	bne.n	8007de6 <_write_r+0x1e>
 8007de0:	682b      	ldr	r3, [r5, #0]
 8007de2:	b103      	cbz	r3, 8007de6 <_write_r+0x1e>
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	bd38      	pop	{r3, r4, r5, pc}
 8007de8:	20000d0c 	.word	0x20000d0c

08007dec <_close_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4d06      	ldr	r5, [pc, #24]	; (8007e08 <_close_r+0x1c>)
 8007df0:	2300      	movs	r3, #0
 8007df2:	4604      	mov	r4, r0
 8007df4:	4608      	mov	r0, r1
 8007df6:	602b      	str	r3, [r5, #0]
 8007df8:	f7fa f89d 	bl	8001f36 <_close>
 8007dfc:	1c43      	adds	r3, r0, #1
 8007dfe:	d102      	bne.n	8007e06 <_close_r+0x1a>
 8007e00:	682b      	ldr	r3, [r5, #0]
 8007e02:	b103      	cbz	r3, 8007e06 <_close_r+0x1a>
 8007e04:	6023      	str	r3, [r4, #0]
 8007e06:	bd38      	pop	{r3, r4, r5, pc}
 8007e08:	20000d0c 	.word	0x20000d0c

08007e0c <_fstat_r>:
 8007e0c:	b538      	push	{r3, r4, r5, lr}
 8007e0e:	4d07      	ldr	r5, [pc, #28]	; (8007e2c <_fstat_r+0x20>)
 8007e10:	2300      	movs	r3, #0
 8007e12:	4604      	mov	r4, r0
 8007e14:	4608      	mov	r0, r1
 8007e16:	4611      	mov	r1, r2
 8007e18:	602b      	str	r3, [r5, #0]
 8007e1a:	f7fa f898 	bl	8001f4e <_fstat>
 8007e1e:	1c43      	adds	r3, r0, #1
 8007e20:	d102      	bne.n	8007e28 <_fstat_r+0x1c>
 8007e22:	682b      	ldr	r3, [r5, #0]
 8007e24:	b103      	cbz	r3, 8007e28 <_fstat_r+0x1c>
 8007e26:	6023      	str	r3, [r4, #0]
 8007e28:	bd38      	pop	{r3, r4, r5, pc}
 8007e2a:	bf00      	nop
 8007e2c:	20000d0c 	.word	0x20000d0c

08007e30 <_isatty_r>:
 8007e30:	b538      	push	{r3, r4, r5, lr}
 8007e32:	4d06      	ldr	r5, [pc, #24]	; (8007e4c <_isatty_r+0x1c>)
 8007e34:	2300      	movs	r3, #0
 8007e36:	4604      	mov	r4, r0
 8007e38:	4608      	mov	r0, r1
 8007e3a:	602b      	str	r3, [r5, #0]
 8007e3c:	f7fa f897 	bl	8001f6e <_isatty>
 8007e40:	1c43      	adds	r3, r0, #1
 8007e42:	d102      	bne.n	8007e4a <_isatty_r+0x1a>
 8007e44:	682b      	ldr	r3, [r5, #0]
 8007e46:	b103      	cbz	r3, 8007e4a <_isatty_r+0x1a>
 8007e48:	6023      	str	r3, [r4, #0]
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	20000d0c 	.word	0x20000d0c

08007e50 <_lseek_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	4d07      	ldr	r5, [pc, #28]	; (8007e70 <_lseek_r+0x20>)
 8007e54:	4604      	mov	r4, r0
 8007e56:	4608      	mov	r0, r1
 8007e58:	4611      	mov	r1, r2
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	602a      	str	r2, [r5, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	f7fa f890 	bl	8001f84 <_lseek>
 8007e64:	1c43      	adds	r3, r0, #1
 8007e66:	d102      	bne.n	8007e6e <_lseek_r+0x1e>
 8007e68:	682b      	ldr	r3, [r5, #0]
 8007e6a:	b103      	cbz	r3, 8007e6e <_lseek_r+0x1e>
 8007e6c:	6023      	str	r3, [r4, #0]
 8007e6e:	bd38      	pop	{r3, r4, r5, pc}
 8007e70:	20000d0c 	.word	0x20000d0c

08007e74 <memcpy>:
 8007e74:	440a      	add	r2, r1
 8007e76:	4291      	cmp	r1, r2
 8007e78:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e7c:	d100      	bne.n	8007e80 <memcpy+0xc>
 8007e7e:	4770      	bx	lr
 8007e80:	b510      	push	{r4, lr}
 8007e82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e8a:	4291      	cmp	r1, r2
 8007e8c:	d1f9      	bne.n	8007e82 <memcpy+0xe>
 8007e8e:	bd10      	pop	{r4, pc}

08007e90 <memmove>:
 8007e90:	4288      	cmp	r0, r1
 8007e92:	b510      	push	{r4, lr}
 8007e94:	eb01 0402 	add.w	r4, r1, r2
 8007e98:	d902      	bls.n	8007ea0 <memmove+0x10>
 8007e9a:	4284      	cmp	r4, r0
 8007e9c:	4623      	mov	r3, r4
 8007e9e:	d807      	bhi.n	8007eb0 <memmove+0x20>
 8007ea0:	1e43      	subs	r3, r0, #1
 8007ea2:	42a1      	cmp	r1, r4
 8007ea4:	d008      	beq.n	8007eb8 <memmove+0x28>
 8007ea6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eae:	e7f8      	b.n	8007ea2 <memmove+0x12>
 8007eb0:	4402      	add	r2, r0
 8007eb2:	4601      	mov	r1, r0
 8007eb4:	428a      	cmp	r2, r1
 8007eb6:	d100      	bne.n	8007eba <memmove+0x2a>
 8007eb8:	bd10      	pop	{r4, pc}
 8007eba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ebe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ec2:	e7f7      	b.n	8007eb4 <memmove+0x24>

08007ec4 <__malloc_lock>:
 8007ec4:	4801      	ldr	r0, [pc, #4]	; (8007ecc <__malloc_lock+0x8>)
 8007ec6:	f7ff b999 	b.w	80071fc <__retarget_lock_acquire_recursive>
 8007eca:	bf00      	nop
 8007ecc:	20000d00 	.word	0x20000d00

08007ed0 <__malloc_unlock>:
 8007ed0:	4801      	ldr	r0, [pc, #4]	; (8007ed8 <__malloc_unlock+0x8>)
 8007ed2:	f7ff b994 	b.w	80071fe <__retarget_lock_release_recursive>
 8007ed6:	bf00      	nop
 8007ed8:	20000d00 	.word	0x20000d00

08007edc <_realloc_r>:
 8007edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ee0:	4680      	mov	r8, r0
 8007ee2:	4614      	mov	r4, r2
 8007ee4:	460e      	mov	r6, r1
 8007ee6:	b921      	cbnz	r1, 8007ef2 <_realloc_r+0x16>
 8007ee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007eec:	4611      	mov	r1, r2
 8007eee:	f7ff ba59 	b.w	80073a4 <_malloc_r>
 8007ef2:	b92a      	cbnz	r2, 8007f00 <_realloc_r+0x24>
 8007ef4:	f7ff f9ea 	bl	80072cc <_free_r>
 8007ef8:	4625      	mov	r5, r4
 8007efa:	4628      	mov	r0, r5
 8007efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f00:	f000 f82e 	bl	8007f60 <_malloc_usable_size_r>
 8007f04:	4284      	cmp	r4, r0
 8007f06:	4607      	mov	r7, r0
 8007f08:	d802      	bhi.n	8007f10 <_realloc_r+0x34>
 8007f0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f0e:	d812      	bhi.n	8007f36 <_realloc_r+0x5a>
 8007f10:	4621      	mov	r1, r4
 8007f12:	4640      	mov	r0, r8
 8007f14:	f7ff fa46 	bl	80073a4 <_malloc_r>
 8007f18:	4605      	mov	r5, r0
 8007f1a:	2800      	cmp	r0, #0
 8007f1c:	d0ed      	beq.n	8007efa <_realloc_r+0x1e>
 8007f1e:	42bc      	cmp	r4, r7
 8007f20:	4622      	mov	r2, r4
 8007f22:	4631      	mov	r1, r6
 8007f24:	bf28      	it	cs
 8007f26:	463a      	movcs	r2, r7
 8007f28:	f7ff ffa4 	bl	8007e74 <memcpy>
 8007f2c:	4631      	mov	r1, r6
 8007f2e:	4640      	mov	r0, r8
 8007f30:	f7ff f9cc 	bl	80072cc <_free_r>
 8007f34:	e7e1      	b.n	8007efa <_realloc_r+0x1e>
 8007f36:	4635      	mov	r5, r6
 8007f38:	e7df      	b.n	8007efa <_realloc_r+0x1e>
	...

08007f3c <_read_r>:
 8007f3c:	b538      	push	{r3, r4, r5, lr}
 8007f3e:	4d07      	ldr	r5, [pc, #28]	; (8007f5c <_read_r+0x20>)
 8007f40:	4604      	mov	r4, r0
 8007f42:	4608      	mov	r0, r1
 8007f44:	4611      	mov	r1, r2
 8007f46:	2200      	movs	r2, #0
 8007f48:	602a      	str	r2, [r5, #0]
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	f7f9 ffba 	bl	8001ec4 <_read>
 8007f50:	1c43      	adds	r3, r0, #1
 8007f52:	d102      	bne.n	8007f5a <_read_r+0x1e>
 8007f54:	682b      	ldr	r3, [r5, #0]
 8007f56:	b103      	cbz	r3, 8007f5a <_read_r+0x1e>
 8007f58:	6023      	str	r3, [r4, #0]
 8007f5a:	bd38      	pop	{r3, r4, r5, pc}
 8007f5c:	20000d0c 	.word	0x20000d0c

08007f60 <_malloc_usable_size_r>:
 8007f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f64:	1f18      	subs	r0, r3, #4
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	bfbc      	itt	lt
 8007f6a:	580b      	ldrlt	r3, [r1, r0]
 8007f6c:	18c0      	addlt	r0, r0, r3
 8007f6e:	4770      	bx	lr

08007f70 <_init>:
 8007f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f72:	bf00      	nop
 8007f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f76:	bc08      	pop	{r3}
 8007f78:	469e      	mov	lr, r3
 8007f7a:	4770      	bx	lr

08007f7c <_fini>:
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7e:	bf00      	nop
 8007f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f82:	bc08      	pop	{r3}
 8007f84:	469e      	mov	lr, r3
 8007f86:	4770      	bx	lr
