V 51
K 281157243900 ibuf18
Y 0
D 0 0 850 1100
Z 0
i 61
I 60 virtex2p:IBUF 1 370 750 0 1 '
A 410 755 5 0 3 3 IOSTANDARD=LVCMOS33
C 47 7 2 0
C 46 1 1 0
I 61 virtex2p:IBUF 1 370 780 0 1 '
A 410 785 5 0 3 3 IOSTANDARD=LVCMOS33
C 46 3 1 0
C 47 5 2 0
N 47
J 370 850 2
J 170 850 9
J 370 820 2
J 170 820 11
J 370 790 2
J 170 790 11
J 370 760 2
J 170 760 11
J 170 315 9
J 60 315 7
S 2 1
L 180 850 10 0 3 0 1 0 I0
B 4 2
S 4 3
L 180 820 10 0 3 0 1 0 I1
B 6 4
S 6 5
L 180 790 10 0 3 0 1 0 I2
B 8 6
S 8 7
L 180 760 10 0 3 0 1 0 I3
B 9 8
B 10 9
L 60 325 20 0 3 0 1 0 I[3:0]
N 46
J 440 760 2
J 640 760 9
J 440 790 2
J 640 790 11
J 440 820 2
J 640 820 11
J 440 850 2
J 640 850 11
J 640 880 9
J 760 880 7
S 1 2
L 600 760 10 0 3 0 1 0 O3
B 2 4
S 3 4
L 600 790 10 0 3 0 1 0 O2
B 4 6
S 5 6
L 600 820 10 0 3 0 1 0 O1
B 6 8
S 7 8
L 600 850 10 0 3 0 1 0 O0
B 8 9
B 9 10
L 690 890 20 0 3 0 1 0 O[3:0]
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 725 75 30 0 3 JRG
Q 14 0 0
T 700 30 10 0 3 A
T 710 50 10 0 9 1
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 605 100 10 0 9 VIRTEX Family IBUF4  Macro
T 565 80 10 0 9 4-bit Input Buffer
T 630 50 10 0 9 10th December 2003
I 58 virtex2p:IBUF 1 370 840 0 1 '
A 410 845 5 0 3 3 IOSTANDARD=LVCMOS33
C 47 1 2 0
C 46 7 1 0
I 59 virtex2p:IBUF 1 370 810 0 1 '
A 410 815 5 0 3 3 IOSTANDARD=LVCMOS33
C 46 5 1 0
C 47 3 2 0
E
