<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: mcspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mcspi_2v0_2mcspi_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">mcspi/v0/mcspi.h File Reference<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a> &raquo; <a class="el" href="group__DRV__MCSPI__MODULE.html">APIs for MCSPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>MCSPI Driver API/interface file. </p>
</div>
<p><a href="mcspi_2v0_2mcspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data structure used with <a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a>  <a href="structMCSPI__Transaction.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__OpenParams.html">MCSPI_OpenParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI Parameters.  <a href="structMCSPI__OpenParams.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__ChConfig.html">MCSPI_ChConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI configuration parameters for the channel.  <a href="structMCSPI__ChConfig.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__Attrs.html">MCSPI_Attrs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI instance attributes - used during init time.  <a href="structMCSPI__Attrs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__ChObject.html">MCSPI_ChObject</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI channel object.  <a href="structMCSPI__ChObject.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__Object.html">MCSPI_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI driver object.  <a href="structMCSPI__Object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structMCSPI__Config.html">MCSPI_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI global configuration array.  <a href="structMCSPI__Config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga74887f9a92ea908748e13bb18c155f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga74887f9a92ea908748e13bb18c155f94">MCSPI_MAX_NUM_CHANNELS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga74887f9a92ea908748e13bb18c155f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max number of channels/Chip Select (CS) supported.  <a href="group__DRV__MCSPI__MODULE.html#ga74887f9a92ea908748e13bb18c155f94">More...</a><br /></td></tr>
<tr class="separator:ga74887f9a92ea908748e13bb18c155f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae812776af88501f9fa31987c55ecba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gae812776af88501f9fa31987c55ecba54">MCSPI_FIFO_LENGTH</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="memdesc:gae812776af88501f9fa31987c55ecba54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total length of FIFO for both TX/RX.  <a href="group__DRV__MCSPI__MODULE.html#gae812776af88501f9fa31987c55ecba54">More...</a><br /></td></tr>
<tr class="separator:gae812776af88501f9fa31987c55ecba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af60b6c01810f584d28b33d3475452d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga0af60b6c01810f584d28b33d3475452d">MCSPI_RX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:ga0af60b6c01810f584d28b33d3475452d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is enabled.  <a href="group__DRV__MCSPI__MODULE.html#ga0af60b6c01810f584d28b33d3475452d">More...</a><br /></td></tr>
<tr class="separator:ga0af60b6c01810f584d28b33d3475452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41bb9a19845e7c2770b7348e1394617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac41bb9a19845e7c2770b7348e1394617">MCSPI_RX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:gac41bb9a19845e7c2770b7348e1394617"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is disabled.  <a href="group__DRV__MCSPI__MODULE.html#gac41bb9a19845e7c2770b7348e1394617">More...</a><br /></td></tr>
<tr class="separator:gac41bb9a19845e7c2770b7348e1394617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07427836253c988763d4ba6dc7ceb26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga07427836253c988763d4ba6dc7ceb26a">MCSPI_TX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:ga07427836253c988763d4ba6dc7ceb26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is enabled.  <a href="group__DRV__MCSPI__MODULE.html#ga07427836253c988763d4ba6dc7ceb26a">More...</a><br /></td></tr>
<tr class="separator:ga07427836253c988763d4ba6dc7ceb26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30725ee81f017468b53263e635684484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga30725ee81f017468b53263e635684484">MCSPI_TX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:ga30725ee81f017468b53263e635684484"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is disabled.  <a href="group__DRV__MCSPI__MODULE.html#ga30725ee81f017468b53263e635684484">More...</a><br /></td></tr>
<tr class="separator:ga30725ee81f017468b53263e635684484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab495c02282f26f698cac3f280dfc7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a>&#160;&#160;&#160;(0x14U)</td></tr>
<tr class="memdesc:gab495c02282f26f698cac3f280dfc7da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx register set.  <a href="group__DRV__MCSPI__MODULE.html#gab495c02282f26f698cac3f280dfc7da3">More...</a><br /></td></tr>
<tr class="separator:gab495c02282f26f698cac3f280dfc7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga3c2e983f3d98da3ecb3e342ee737ef1c">MCSPI_CHCONF</a>(x)</td></tr>
<tr class="memdesc:ga3c2e983f3d98da3ecb3e342ee737ef1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHCONF(x)  <a href="group__DRV__MCSPI__MODULE.html#ga3c2e983f3d98da3ecb3e342ee737ef1c">More...</a><br /></td></tr>
<tr class="separator:ga3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaa30204efe0c0512c7ab51e7efc1b0e1d">MCSPI_CHSTAT</a>(x)</td></tr>
<tr class="memdesc:gaa30204efe0c0512c7ab51e7efc1b0e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHSTAT(x)  <a href="group__DRV__MCSPI__MODULE.html#gaa30204efe0c0512c7ab51e7efc1b0e1d">More...</a><br /></td></tr>
<tr class="separator:gaa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga97cf1b26053f89e1d2db63dc8f96d2d2">MCSPI_CHCTRL</a>(x)</td></tr>
<tr class="memdesc:ga97cf1b26053f89e1d2db63dc8f96d2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHCTRL(x)  <a href="group__DRV__MCSPI__MODULE.html#ga97cf1b26053f89e1d2db63dc8f96d2d2">More...</a><br /></td></tr>
<tr class="separator:ga97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc11d5f12cff17e21e70dbe700dbedb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gabc11d5f12cff17e21e70dbe700dbedb0">MCSPI_CHTX</a>(x)</td></tr>
<tr class="memdesc:gabc11d5f12cff17e21e70dbe700dbedb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHTX(x)  <a href="group__DRV__MCSPI__MODULE.html#gabc11d5f12cff17e21e70dbe700dbedb0">More...</a><br /></td></tr>
<tr class="separator:gabc11d5f12cff17e21e70dbe700dbedb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac66a030c8b38f05d21df4ee7c806e2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac66a030c8b38f05d21df4ee7c806e2c1">MCSPI_CHRX</a>(x)</td></tr>
<tr class="memdesc:gac66a030c8b38f05d21df4ee7c806e2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHRX(x)  <a href="group__DRV__MCSPI__MODULE.html#gac66a030c8b38f05d21df4ee7c806e2c1">More...</a><br /></td></tr>
<tr class="separator:gac66a030c8b38f05d21df4ee7c806e2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b39c11444c20b39afc53299c32df1dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga7b39c11444c20b39afc53299c32df1dd">MCSPI_CLKD_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="separator:ga7b39c11444c20b39afc53299c32df1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f831c9e209104049d95efde0fe95e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gae6f831c9e209104049d95efde0fe95e1">MCSPI_IRQSTATUS_CLEAR_ALL</a></td></tr>
<tr class="memdesc:gae6f831c9e209104049d95efde0fe95e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit mask to clear all status bits.  <a href="group__DRV__MCSPI__MODULE.html#gae6f831c9e209104049d95efde0fe95e1">More...</a><br /></td></tr>
<tr class="separator:gae6f831c9e209104049d95efde0fe95e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel Id</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_ChannelId"></a></p>
<p>Values used to determine the channel number used for McSPI communication. This determines which Chip Select (CS) line to use </p>
</div></td></tr>
<tr class="memitem:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gab8d5c4edc0f02d25a1b3c23bb231b412">MCSPI_CHANNEL_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f52f1cda834a92e65271acf7156d67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga3f52f1cda834a92e65271acf7156d67d">MCSPI_CHANNEL_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3f52f1cda834a92e65271acf7156d67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gab5f4e5c4a64dd77b05ecb2634d7e7758">MCSPI_CHANNEL_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471023734e5329ebc65a53092d70730e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga471023734e5329ebc65a53092d70730e">MCSPI_CHANNEL_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga471023734e5329ebc65a53092d70730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transfer Status Code</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TransferStatus"></a></p>
<p>Status codes that are set by the MCSPI driver </p>
</div></td></tr>
<tr class="memitem:gaeb7c93069850e87483265149069539d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaeb7c93069850e87483265149069539d1">MCSPI_TRANSFER_COMPLETED</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb7c93069850e87483265149069539d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454f40200e04c92eedcbae380a6f71f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga454f40200e04c92eedcbae380a6f71f5">MCSPI_TRANSFER_STARTED</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga454f40200e04c92eedcbae380a6f71f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb53aedcfd67cf0c23195206fb8e87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaefb53aedcfd67cf0c23195206fb8e87a">MCSPI_TRANSFER_CANCELLED</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefb53aedcfd67cf0c23195206fb8e87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ae244aa2508c975199fb30b8bd211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga646ae244aa2508c975199fb30b8bd211">MCSPI_TRANSFER_FAILED</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga646ae244aa2508c975199fb30b8bd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acd9f7a8baa6f88ec8f9df41d4ac0ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga6acd9f7a8baa6f88ec8f9df41d4ac0ba">MCSPI_TRANSFER_CSN_DEASSERT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga6acd9f7a8baa6f88ec8f9df41d4ac0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83bf183e3c28c7641caf951431f89625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga83bf183e3c28c7641caf951431f89625">MCSPI_TRANSFER_TIMEOUT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga83bf183e3c28c7641caf951431f89625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transfer Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TransferMode"></a></p>
<p>This determines whether the driver operates synchronously or asynchronously</p>
<p>In <a class="el" href="group__DRV__MCSPI__MODULE.html#gab50fd130c0f0d29545a83be89f230b8e" title="MCSPI_transfer() blocks execution. This mode can only be used when called within a Task context">MCSPI_TRANSFER_MODE_BLOCKING</a> mode <a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a> blocks code execution until the transaction has completed</p>
<p>In <a class="el" href="group__DRV__MCSPI__MODULE.html#gab2e9e948624aa8ff39cc5a75e00adb6f" title="MCSPI_transfer() does not block code execution and will call a MCSPI_CallbackFxn. This mode can be us...">MCSPI_TRANSFER_MODE_CALLBACK</a> <a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a> does not block code execution and instead calls a <a class="el" href="group__DRV__MCSPI__MODULE.html#gaae5efefe555d07856ddea7034d5a40f4" title="The definition of a callback function used by the SPI driver when used in MCSPI_TRANSFER_MODE_CALLBAC...">MCSPI_CallbackFxn</a> callback function when the transaction has completed </p>
</div></td></tr>
<tr class="memitem:gab50fd130c0f0d29545a83be89f230b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gab50fd130c0f0d29545a83be89f230b8e">MCSPI_TRANSFER_MODE_BLOCKING</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gab50fd130c0f0d29545a83be89f230b8e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a> blocks execution. This mode can only be used when called within a Task context  <a href="group__DRV__MCSPI__MODULE.html#gab50fd130c0f0d29545a83be89f230b8e">More...</a><br /></td></tr>
<tr class="separator:gab50fd130c0f0d29545a83be89f230b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e9e948624aa8ff39cc5a75e00adb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gab2e9e948624aa8ff39cc5a75e00adb6f">MCSPI_TRANSFER_MODE_CALLBACK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gab2e9e948624aa8ff39cc5a75e00adb6f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9" title="Function to perform MCSPI transactions.">MCSPI_transfer()</a> does not block code execution and will call a <a class="el" href="group__DRV__MCSPI__MODULE.html#gaae5efefe555d07856ddea7034d5a40f4" title="The definition of a callback function used by the SPI driver when used in MCSPI_TRANSFER_MODE_CALLBAC...">MCSPI_CallbackFxn</a>. This mode can be used in a Task, Swi, or Hwi context  <a href="group__DRV__MCSPI__MODULE.html#gab2e9e948624aa8ff39cc5a75e00adb6f">More...</a><br /></td></tr>
<tr class="separator:gab2e9e948624aa8ff39cc5a75e00adb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Modes of Operation</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_MsMode"></a></p>
<p>Definitions for various MCSPI modes of operation</p>
<p>The MCSPI driver operates in both master and SPI slave modes. Logically, the implementation is identical, however the difference between these two modes is driven by hardware. The default mode is <a class="el" href="group__DRV__MCSPI__MODULE.html#ga63959e6677d208ef733875d7fd300bf9" title="The module generates the clock and CS.">MCSPI_MS_MODE_MASTER</a>, but can be set to slave mode by setting <a class="el" href="structMCSPI__OpenParams.html#ad539f2b8771de73167b55763b7dc984f">MCSPI_OpenParams.msMode</a> to <a class="el" href="group__DRV__MCSPI__MODULE.html#ga341e1ae08a352df52057b167dc602033" title="The module receives the clock and CS.">MCSPI_MS_MODE_SLAVE</a> in the parameters passed to <a class="el" href="group__DRV__MCSPI__MODULE.html#gabedb148b6832d0c132352b9c4fd0a923" title="This function opens a given MCSPI peripheral.">MCSPI_open()</a>. </p>
</div></td></tr>
<tr class="memitem:ga63959e6677d208ef733875d7fd300bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga63959e6677d208ef733875d7fd300bf9">MCSPI_MS_MODE_MASTER</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_MS_MASTER)</td></tr>
<tr class="memdesc:ga63959e6677d208ef733875d7fd300bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module generates the clock and CS.  <a href="group__DRV__MCSPI__MODULE.html#ga63959e6677d208ef733875d7fd300bf9">More...</a><br /></td></tr>
<tr class="separator:ga63959e6677d208ef733875d7fd300bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341e1ae08a352df52057b167dc602033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga341e1ae08a352df52057b167dc602033">MCSPI_MS_MODE_SLAVE</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_MS_SLAVE)</td></tr>
<tr class="memdesc:ga341e1ae08a352df52057b167dc602033"><td class="mdescLeft">&#160;</td><td class="mdescRight">The module receives the clock and CS.  <a href="group__DRV__MCSPI__MODULE.html#ga341e1ae08a352df52057b167dc602033">More...</a><br /></td></tr>
<tr class="separator:ga341e1ae08a352df52057b167dc602033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Frame Format</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_FrameFormat"></a></p>
<p>Definitions for various SPI data frame formats</p>
<p>POL0 = SPICLK is held low during the INACTIVE state POL1 = SPICLK is held high during the INACTIVE state</p>
<p>PHA0 = Data are latched on odd-numbered edges of SPICLK PHA1 = Data are latched on even-numbered edges of SPICLK </p>
</div></td></tr>
<tr class="memitem:ga439e8f03edc99644be40a5dfbb1b27a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga439e8f03edc99644be40a5dfbb1b27a9">MCSPI_FF_POL0_PHA0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga439e8f03edc99644be40a5dfbb1b27a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee6f5b71917cfb8fdc05cd48620c2e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga8ee6f5b71917cfb8fdc05cd48620c2e4">MCSPI_FF_POL0_PHA1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8ee6f5b71917cfb8fdc05cd48620c2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f58da23b56c34be6d94abf7f00e97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac5f58da23b56c34be6d94abf7f00e97a">MCSPI_FF_POL1_PHA0</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac5f58da23b56c34be6d94abf7f00e97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb2cdd1fdcc91bca2bab7f9449c8278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gadfb2cdd1fdcc91bca2bab7f9449c8278">MCSPI_FF_POL1_PHA1</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gadfb2cdd1fdcc91bca2bab7f9449c8278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip-select Polarity</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_CsPolarity"></a></p>
<p>Type for SPI Chip Select Polarity and Clock Idle Level </p>
</div></td></tr>
<tr class="memitem:gac00e3b7be4c4918a7acf16c07577aac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac00e3b7be4c4918a7acf16c07577aac8">MCSPI_CS_POL_HIGH</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_EPOL_ACTIVEHIGH)</td></tr>
<tr class="memdesc:gac00e3b7be4c4918a7acf16c07577aac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIEN (CS) is held high during the ACTIVE state.  <a href="group__DRV__MCSPI__MODULE.html#gac00e3b7be4c4918a7acf16c07577aac8">More...</a><br /></td></tr>
<tr class="separator:gac00e3b7be4c4918a7acf16c07577aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e7c1194b73b2f1ed20562bb3aedd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga07e7c1194b73b2f1ed20562bb3aedd44">MCSPI_CS_POL_LOW</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_EPOL_ACTIVELOW)</td></tr>
<tr class="memdesc:ga07e7c1194b73b2f1ed20562bb3aedd44"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIEN (CS) is held low during the ACTIVE state.  <a href="group__DRV__MCSPI__MODULE.html#ga07e7c1194b73b2f1ed20562bb3aedd44">More...</a><br /></td></tr>
<tr class="separator:ga07e7c1194b73b2f1ed20562bb3aedd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmit-Receive Modes</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TrMode"></a></p>
</div></td></tr>
<tr class="memitem:ga5f4e62b9a5145858280b8a6b78d65dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga5f4e62b9a5145858280b8a6b78d65dad">MCSPI_TR_MODE_TX_RX</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TRM_TRANSRECEI)</td></tr>
<tr class="separator:ga5f4e62b9a5145858280b8a6b78d65dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079065c1e5dbe530f764692e076881d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga079065c1e5dbe530f764692e076881d9">MCSPI_TR_MODE_RX_ONLY</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TRM_RECEIVONLY)</td></tr>
<tr class="separator:ga079065c1e5dbe530f764692e076881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab60e51e1dadfe520dec5115c2f5d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga8ab60e51e1dadfe520dec5115c2f5d1a">MCSPI_TR_MODE_TX_ONLY</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TRM_TRANSONLY)</td></tr>
<tr class="separator:ga8ab60e51e1dadfe520dec5115c2f5d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Input Select</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_InputSelect"></a></p>
</div></td></tr>
<tr class="memitem:ga3398429686392c9c2d0dfe06f7dcc7d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga3398429686392c9c2d0dfe06f7dcc7d4">MCSPI_IS_D0</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_IS_LINE0)</td></tr>
<tr class="memdesc:ga3398429686392c9c2d0dfe06f7dcc7d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data line 0 (SPIDAT[0]) selected for reception.  <a href="group__DRV__MCSPI__MODULE.html#ga3398429686392c9c2d0dfe06f7dcc7d4">More...</a><br /></td></tr>
<tr class="separator:ga3398429686392c9c2d0dfe06f7dcc7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4bd7677126fc532635faa9a5a841ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga3d4bd7677126fc532635faa9a5a841ca">MCSPI_IS_D1</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_IS_LINE1)</td></tr>
<tr class="memdesc:ga3d4bd7677126fc532635faa9a5a841ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data line 1 (SPIDAT[1]) selected for reception.  <a href="group__DRV__MCSPI__MODULE.html#ga3d4bd7677126fc532635faa9a5a841ca">More...</a><br /></td></tr>
<tr class="separator:ga3d4bd7677126fc532635faa9a5a841ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmission Enable for Data Line</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_TxEnable"></a></p>
</div></td></tr>
<tr class="memitem:ga9434813587ba1a7dcfb9a0a8b66623f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga9434813587ba1a7dcfb9a0a8b66623f9">MCSPI_DPE_ENABLE</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_DPE0_ENABLED)</td></tr>
<tr class="memdesc:ga9434813587ba1a7dcfb9a0a8b66623f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data line selected for transmission.  <a href="group__DRV__MCSPI__MODULE.html#ga9434813587ba1a7dcfb9a0a8b66623f9">More...</a><br /></td></tr>
<tr class="separator:ga9434813587ba1a7dcfb9a0a8b66623f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcc8d94ee2e10720840eaad837ce57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gacfcc8d94ee2e10720840eaad837ce57f">MCSPI_DPE_DISABLE</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_DPE0_DISABLED)</td></tr>
<tr class="memdesc:gacfcc8d94ee2e10720840eaad837ce57f"><td class="mdescLeft">&#160;</td><td class="mdescRight">No transmission on Data Line.  <a href="group__DRV__MCSPI__MODULE.html#gacfcc8d94ee2e10720840eaad837ce57f">More...</a><br /></td></tr>
<tr class="separator:gacfcc8d94ee2e10720840eaad837ce57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Slave Chip-select Signal Select</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_SlvCsSelect"></a></p>
</div></td></tr>
<tr class="memitem:ga6e279a2b49068f39ccaaf440fd2c67c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga6e279a2b49068f39ccaaf440fd2c67c9">MCSPI_SLV_CS_SELECT_0</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN0)</td></tr>
<tr class="separator:ga6e279a2b49068f39ccaaf440fd2c67c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5eb88f42ddea3d0482306ef11bf2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga8f5eb88f42ddea3d0482306ef11bf2b5">MCSPI_SLV_CS_SELECT_1</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN1)</td></tr>
<tr class="separator:ga8f5eb88f42ddea3d0482306ef11bf2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3d284fb16accadcc5bf4ff0be3afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga5a3d284fb16accadcc5bf4ff0be3afc7">MCSPI_SLV_CS_SELECT_2</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN2)</td></tr>
<tr class="separator:ga5a3d284fb16accadcc5bf4ff0be3afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399cd4ef12d0400125d2615eabd6b561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga399cd4ef12d0400125d2615eabd6b561">MCSPI_SLV_CS_SELECT_3</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SPIENSLV_SPIEN3)</td></tr>
<tr class="separator:ga399cd4ef12d0400125d2615eabd6b561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Start-bit Polarity</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_SbPolarity"></a></p>
</div></td></tr>
<tr class="memitem:gad2e813f62e94e18e01f78a9b411bb807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gad2e813f62e94e18e01f78a9b411bb807">MCSPI_SB_POL_HIGH</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SBPOL_HIGHLEVEL)</td></tr>
<tr class="memdesc:gad2e813f62e94e18e01f78a9b411bb807"><td class="mdescLeft">&#160;</td><td class="mdescRight">SStart-bit polarity is held to 1 during MCSPI transfer.  <a href="group__DRV__MCSPI__MODULE.html#gad2e813f62e94e18e01f78a9b411bb807">More...</a><br /></td></tr>
<tr class="separator:gad2e813f62e94e18e01f78a9b411bb807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5587a0984eb5f9c29d6b7e499a7cc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaf5587a0984eb5f9c29d6b7e499a7cc4d">MCSPI_SB_POL_LOW</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_SBPOL_LOWLEVEL)</td></tr>
<tr class="memdesc:gaf5587a0984eb5f9c29d6b7e499a7cc4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start-bit polarity is held to 0 during MCSPI transfer.  <a href="group__DRV__MCSPI__MODULE.html#gaf5587a0984eb5f9c29d6b7e499a7cc4d">More...</a><br /></td></tr>
<tr class="separator:gaf5587a0984eb5f9c29d6b7e499a7cc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Chip-select Idle Time</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_CsIdleTime"></a></p>
<p>Values used to configure the chip select time control (TCS) </p>
</div></td></tr>
<tr class="memitem:ga47d5d6f22de36bf91e167f83fa1b6a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga47d5d6f22de36bf91e167f83fa1b6a0f">MCSPI_TCS0_0_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY)</td></tr>
<tr class="memdesc:ga47d5d6f22de36bf91e167f83fa1b6a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0.5 clock cycles delay  <a href="group__DRV__MCSPI__MODULE.html#ga47d5d6f22de36bf91e167f83fa1b6a0f">More...</a><br /></td></tr>
<tr class="separator:ga47d5d6f22de36bf91e167f83fa1b6a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58ac95f977011e5b9cbb3edeec28740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac58ac95f977011e5b9cbb3edeec28740">MCSPI_TCS0_1_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_ONECYCLEDLY)</td></tr>
<tr class="memdesc:gac58ac95f977011e5b9cbb3edeec28740"><td class="mdescLeft">&#160;</td><td class="mdescRight">1.5 clock cycles delay  <a href="group__DRV__MCSPI__MODULE.html#gac58ac95f977011e5b9cbb3edeec28740">More...</a><br /></td></tr>
<tr class="separator:gac58ac95f977011e5b9cbb3edeec28740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6a2cfe47ec2daa916af02cae229ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga8e6a2cfe47ec2daa916af02cae229ab3">MCSPI_TCS0_2_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_TWOCYCLEDLY)</td></tr>
<tr class="memdesc:ga8e6a2cfe47ec2daa916af02cae229ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">2.5 clock cycles delay  <a href="group__DRV__MCSPI__MODULE.html#ga8e6a2cfe47ec2daa916af02cae229ab3">More...</a><br /></td></tr>
<tr class="separator:ga8e6a2cfe47ec2daa916af02cae229ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d453aab852bc1c27bf6183a8914e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac1d453aab852bc1c27bf6183a8914e59">MCSPI_TCS0_3_CLK</a>&#160;&#160;&#160;(CSL_MCSPI_CH0CONF_TCS0_THREECYCLEDLY)</td></tr>
<tr class="memdesc:gac1d453aab852bc1c27bf6183a8914e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">3.5 clock cycles delay  <a href="group__DRV__MCSPI__MODULE.html#gac1d453aab852bc1c27bf6183a8914e59">More...</a><br /></td></tr>
<tr class="separator:gac1d453aab852bc1c27bf6183a8914e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_ChMode"></a></p>
</div></td></tr>
<tr class="memitem:gaa3663721672a8673989b7104ea826713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaa3663721672a8673989b7104ea826713">MCSPI_CH_MODE_SINGLE</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_SINGLE_SINGLE)</td></tr>
<tr class="memdesc:gaa3663721672a8673989b7104ea826713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only one channel will be used in master mode. This should be used when CS is used in forced enable mode.  <a href="group__DRV__MCSPI__MODULE.html#gaa3663721672a8673989b7104ea826713">More...</a><br /></td></tr>
<tr class="separator:gaa3663721672a8673989b7104ea826713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cb25b77155f07fe058c6d81d1a1e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga42cb25b77155f07fe058c6d81d1a1e32">MCSPI_CH_MODE_MULTI</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_SINGLE_MULTI)</td></tr>
<tr class="memdesc:ga42cb25b77155f07fe058c6d81d1a1e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">More than one channel will be used in master mode.  <a href="group__DRV__MCSPI__MODULE.html#ga42cb25b77155f07fe058c6d81d1a1e32">More...</a><br /></td></tr>
<tr class="separator:ga42cb25b77155f07fe058c6d81d1a1e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Pin Mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_PinMode"></a></p>
</div></td></tr>
<tr class="memitem:ga1b8f03a6e51528ead614029fe659de07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga1b8f03a6e51528ead614029fe659de07">MCSPI_PINMODE_3PIN</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_PIN34_3PINMODE)</td></tr>
<tr class="memdesc:ga1b8f03a6e51528ead614029fe659de07"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPIEN (CS) is not used. In this mode all related options to chip-select have no meaning.  <a href="group__DRV__MCSPI__MODULE.html#ga1b8f03a6e51528ead614029fe659de07">More...</a><br /></td></tr>
<tr class="separator:ga1b8f03a6e51528ead614029fe659de07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e6d15b21841fcb2970e16a9843d87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaa0e6d15b21841fcb2970e16a9843d87a">MCSPI_PINMODE_4PIN</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_PIN34_4PINMODE)</td></tr>
<tr class="separator:gaa0e6d15b21841fcb2970e16a9843d87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Init Delay</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="MCSPI_InitDelay"></a></p>
<p>Values used to enable initial delay for first transfer </p>
</div></td></tr>
<tr class="memitem:gae4e12baa9f6ce8efd495cde1ca34d803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gae4e12baa9f6ce8efd495cde1ca34d803">MCSPI_INITDLY_0</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_NODELAY)</td></tr>
<tr class="memdesc:gae4e12baa9f6ce8efd495cde1ca34d803"><td class="mdescLeft">&#160;</td><td class="mdescRight">No delay.  <a href="group__DRV__MCSPI__MODULE.html#gae4e12baa9f6ce8efd495cde1ca34d803">More...</a><br /></td></tr>
<tr class="separator:gae4e12baa9f6ce8efd495cde1ca34d803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d82310c73b406ad1117ed7ab3950167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga1d82310c73b406ad1117ed7ab3950167">MCSPI_INITDLY_4</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_4CLKDLY)</td></tr>
<tr class="memdesc:ga1d82310c73b406ad1117ed7ab3950167"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SPI bus clock delays  <a href="group__DRV__MCSPI__MODULE.html#ga1d82310c73b406ad1117ed7ab3950167">More...</a><br /></td></tr>
<tr class="separator:ga1d82310c73b406ad1117ed7ab3950167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1fbe4e33059cd72c6ec199abe11316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga7d1fbe4e33059cd72c6ec199abe11316">MCSPI_INITDLY_8</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_8CLKDLY)</td></tr>
<tr class="memdesc:ga7d1fbe4e33059cd72c6ec199abe11316"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SPI bus clock delays  <a href="group__DRV__MCSPI__MODULE.html#ga7d1fbe4e33059cd72c6ec199abe11316">More...</a><br /></td></tr>
<tr class="separator:ga7d1fbe4e33059cd72c6ec199abe11316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdb83a136b23476b0ed63389abd91a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gabcdb83a136b23476b0ed63389abd91a3">MCSPI_INITDLY_16</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_16CLKDLY)</td></tr>
<tr class="memdesc:gabcdb83a136b23476b0ed63389abd91a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 SPI bus clock delays  <a href="group__DRV__MCSPI__MODULE.html#gabcdb83a136b23476b0ed63389abd91a3">More...</a><br /></td></tr>
<tr class="separator:gabcdb83a136b23476b0ed63389abd91a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga467ce5fb0a6586d7da5dcb3e099e2f12">MCSPI_INITDLY_32</a>&#160;&#160;&#160;(CSL_MCSPI_MODULCTRL_INITDLY_32CLKDLY)</td></tr>
<tr class="memdesc:ga467ce5fb0a6586d7da5dcb3e099e2f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 SPI bus clock delays  <a href="group__DRV__MCSPI__MODULE.html#ga467ce5fb0a6586d7da5dcb3e099e2f12">More...</a><br /></td></tr>
<tr class="separator:ga467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga859dbc47eb349c2d5df779923c1d5ac9"><td class="memItemLeft" align="right" valign="top">typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a></td></tr>
<tr class="memdesc:ga859dbc47eb349c2d5df779923c1d5ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">A handle that is returned from a <a class="el" href="group__DRV__MCSPI__MODULE.html#gabedb148b6832d0c132352b9c4fd0a923" title="This function opens a given MCSPI peripheral.">MCSPI_open()</a> call.  <a href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">More...</a><br /></td></tr>
<tr class="separator:ga859dbc47eb349c2d5df779923c1d5ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5efefe555d07856ddea7034d5a40f4"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaae5efefe555d07856ddea7034d5a40f4">MCSPI_CallbackFxn</a>) (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle, <a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a> *transaction)</td></tr>
<tr class="memdesc:gaae5efefe555d07856ddea7034d5a40f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The definition of a callback function used by the SPI driver when used in <a class="el" href="group__DRV__MCSPI__MODULE.html#gab2e9e948624aa8ff39cc5a75e00adb6f" title="MCSPI_transfer() does not block code execution and will call a MCSPI_CallbackFxn. This mode can be us...">MCSPI_TRANSFER_MODE_CALLBACK</a>.  <a href="group__DRV__MCSPI__MODULE.html#gaae5efefe555d07856ddea7034d5a40f4">More...</a><br /></td></tr>
<tr class="separator:gaae5efefe555d07856ddea7034d5a40f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7ab49f55fcfb89a487857e9a27ca7083"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga7ab49f55fcfb89a487857e9a27ca7083">MCSPI_init</a> (void)</td></tr>
<tr class="memdesc:ga7ab49f55fcfb89a487857e9a27ca7083"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initializes the MCSPI module.  <a href="group__DRV__MCSPI__MODULE.html#ga7ab49f55fcfb89a487857e9a27ca7083">More...</a><br /></td></tr>
<tr class="separator:ga7ab49f55fcfb89a487857e9a27ca7083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34ea4d022337821d4c7066505726893"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaf34ea4d022337821d4c7066505726893">MCSPI_deinit</a> (void)</td></tr>
<tr class="memdesc:gaf34ea4d022337821d4c7066505726893"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function de-initializes the MCSPI module.  <a href="group__DRV__MCSPI__MODULE.html#gaf34ea4d022337821d4c7066505726893">More...</a><br /></td></tr>
<tr class="separator:gaf34ea4d022337821d4c7066505726893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedb148b6832d0c132352b9c4fd0a923"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gabedb148b6832d0c132352b9c4fd0a923">MCSPI_open</a> (uint32_t <a class="el" href="tisci__rm__udmap_8h.html#a852b86a2eaee9852ada7a43e61e311a2">index</a>, const <a class="el" href="structMCSPI__OpenParams.html">MCSPI_OpenParams</a> *openPrms)</td></tr>
<tr class="memdesc:gabedb148b6832d0c132352b9c4fd0a923"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function opens a given MCSPI peripheral.  <a href="group__DRV__MCSPI__MODULE.html#gabedb148b6832d0c132352b9c4fd0a923">More...</a><br /></td></tr>
<tr class="separator:gabedb148b6832d0c132352b9c4fd0a923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12824149d7be9c07abd4cb120ec7cf13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga12824149d7be9c07abd4cb120ec7cf13">MCSPI_close</a> (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle)</td></tr>
<tr class="memdesc:ga12824149d7be9c07abd4cb120ec7cf13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to close a MCSPI peripheral specified by the MCSPI handle.  <a href="group__DRV__MCSPI__MODULE.html#ga12824149d7be9c07abd4cb120ec7cf13">More...</a><br /></td></tr>
<tr class="separator:ga12824149d7be9c07abd4cb120ec7cf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55bfd5fe8741647f107cacba32a04e3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaf55bfd5fe8741647f107cacba32a04e3">MCSPI_chConfig</a> (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle, const <a class="el" href="structMCSPI__ChConfig.html">MCSPI_ChConfig</a> *chCfg)</td></tr>
<tr class="memdesc:gaf55bfd5fe8741647f107cacba32a04e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to configure a MCSPI channel.  <a href="group__DRV__MCSPI__MODULE.html#gaf55bfd5fe8741647f107cacba32a04e3">More...</a><br /></td></tr>
<tr class="separator:gaf55bfd5fe8741647f107cacba32a04e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35061166ed36e50dc6d7b38a8fbf13e9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9">MCSPI_transfer</a> (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle, <a class="el" href="structMCSPI__Transaction.html">MCSPI_Transaction</a> *transaction)</td></tr>
<tr class="memdesc:ga35061166ed36e50dc6d7b38a8fbf13e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to perform MCSPI transactions.  <a href="group__DRV__MCSPI__MODULE.html#ga35061166ed36e50dc6d7b38a8fbf13e9">More...</a><br /></td></tr>
<tr class="separator:ga35061166ed36e50dc6d7b38a8fbf13e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682d7e8ba62f079a7a463355e23d133b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga682d7e8ba62f079a7a463355e23d133b">MCSPI_transferCancel</a> (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle)</td></tr>
<tr class="memdesc:ga682d7e8ba62f079a7a463355e23d133b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to cancel MCSPI transactions on channel of a SPI peripheral specified by the MCSPI handle.  <a href="group__DRV__MCSPI__MODULE.html#ga682d7e8ba62f079a7a463355e23d133b">More...</a><br /></td></tr>
<tr class="separator:ga682d7e8ba62f079a7a463355e23d133b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2f6ba4de2ec70859f37324e6aa65ba"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga8e2f6ba4de2ec70859f37324e6aa65ba">MCSPI_OpenParams_init</a> (<a class="el" href="structMCSPI__OpenParams.html">MCSPI_OpenParams</a> *openPrms)</td></tr>
<tr class="memdesc:ga8e2f6ba4de2ec70859f37324e6aa65ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to initialize the <a class="el" href="structMCSPI__OpenParams.html" title="MCSPI Parameters.">MCSPI_OpenParams</a> struct to its defaults.  <a href="group__DRV__MCSPI__MODULE.html#ga8e2f6ba4de2ec70859f37324e6aa65ba">More...</a><br /></td></tr>
<tr class="separator:ga8e2f6ba4de2ec70859f37324e6aa65ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3158f44e2826e25f90111aa24453cc1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gab3158f44e2826e25f90111aa24453cc1">MCSPI_ChConfig_init</a> (<a class="el" href="structMCSPI__ChConfig.html">MCSPI_ChConfig</a> *chConfig)</td></tr>
<tr class="memdesc:gab3158f44e2826e25f90111aa24453cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to initialize the <a class="el" href="structMCSPI__ChConfig.html" title="MCSPI configuration parameters for the channel.">MCSPI_ChConfig</a> struct to its defaults.  <a href="group__DRV__MCSPI__MODULE.html#gab3158f44e2826e25f90111aa24453cc1">More...</a><br /></td></tr>
<tr class="separator:gab3158f44e2826e25f90111aa24453cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52df4ca2575f0139fc603d069799073"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gac52df4ca2575f0139fc603d069799073">MCSPI_getBaseAddr</a> (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle)</td></tr>
<tr class="memdesc:gac52df4ca2575f0139fc603d069799073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to get base address of MCSPI instance of a particular handle.  <a href="group__DRV__MCSPI__MODULE.html#gac52df4ca2575f0139fc603d069799073">More...</a><br /></td></tr>
<tr class="separator:gac52df4ca2575f0139fc603d069799073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee437e7c56248b80869d51d441fe4cd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga3ee437e7c56248b80869d51d441fe4cd">MCSPI_reConfigFifo</a> (<a class="el" href="group__DRV__MCSPI__MODULE.html#ga859dbc47eb349c2d5df779923c1d5ac9">MCSPI_Handle</a> handle, uint32_t chNum, uint32_t numWordsRxTx)</td></tr>
<tr class="memdesc:ga3ee437e7c56248b80869d51d441fe4cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to re-configure Effective FIFO Words.  <a href="group__DRV__MCSPI__MODULE.html#ga3ee437e7c56248b80869d51d441fe4cd">More...</a><br /></td></tr>
<tr class="separator:ga3ee437e7c56248b80869d51d441fe4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a0b1f771d19e25a1e91deb5c2d2e43"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaf4a0b1f771d19e25a1e91deb5c2d2e43">MCSPI_getBufWidthShift</a> (uint32_t dataSize)</td></tr>
<tr class="memdesc:gaf4a0b1f771d19e25a1e91deb5c2d2e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the buffer width in bytes based on dataSize.  <a href="group__DRV__MCSPI__MODULE.html#gaf4a0b1f771d19e25a1e91deb5c2d2e43">More...</a><br /></td></tr>
<tr class="separator:gaf4a0b1f771d19e25a1e91deb5c2d2e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7d6df57b9b4131da279698202b612a"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga1f7d6df57b9b4131da279698202b612a">MCSPI_readChStatusReg</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ga1f7d6df57b9b4131da279698202b612a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the status of the McSPI channel currently in use.  <a href="group__DRV__MCSPI__MODULE.html#ga1f7d6df57b9b4131da279698202b612a">More...</a><br /></td></tr>
<tr class="separator:ga1f7d6df57b9b4131da279698202b612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ffd0409bab65b9abc25c0bf5de5d73"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga25ffd0409bab65b9abc25c0bf5de5d73">MCSPI_readChCtrlReg</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ga25ffd0409bab65b9abc25c0bf5de5d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns Channel control register value.  <a href="group__DRV__MCSPI__MODULE.html#ga25ffd0409bab65b9abc25c0bf5de5d73">More...</a><br /></td></tr>
<tr class="separator:ga25ffd0409bab65b9abc25c0bf5de5d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e08ffa29ce4f9f979e78bdb2e7134e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga15e08ffa29ce4f9f979e78bdb2e7134e">MCSPI_writeChCtrlReg</a> (uint32_t baseAddr, uint32_t chNum, uint32_t regVal)</td></tr>
<tr class="memdesc:ga15e08ffa29ce4f9f979e78bdb2e7134e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets Channel control register value.  <a href="group__DRV__MCSPI__MODULE.html#ga15e08ffa29ce4f9f979e78bdb2e7134e">More...</a><br /></td></tr>
<tr class="separator:ga15e08ffa29ce4f9f979e78bdb2e7134e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae165f6f3c74c25c261de09a58a4207db"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gae165f6f3c74c25c261de09a58a4207db">MCSPI_readChConf</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:gae165f6f3c74c25c261de09a58a4207db"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns Channel Config register value.  <a href="group__DRV__MCSPI__MODULE.html#gae165f6f3c74c25c261de09a58a4207db">More...</a><br /></td></tr>
<tr class="separator:gae165f6f3c74c25c261de09a58a4207db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4c303d8853cca2d2bdf6d85f3b7c2a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga2a4c303d8853cca2d2bdf6d85f3b7c2a">MCSPI_writeChConfReg</a> (uint32_t baseAddr, uint32_t chNum, uint32_t regVal)</td></tr>
<tr class="memdesc:ga2a4c303d8853cca2d2bdf6d85f3b7c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets Channel Config register value.  <a href="group__DRV__MCSPI__MODULE.html#ga2a4c303d8853cca2d2bdf6d85f3b7c2a">More...</a><br /></td></tr>
<tr class="separator:ga2a4c303d8853cca2d2bdf6d85f3b7c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3205cd1f49c52848ea7f3b7bc7cb3d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gacf3205cd1f49c52848ea7f3b7bc7cb3d">MCSPI_writeTxDataReg</a> (uint32_t baseAddr, uint32_t txData, uint32_t chNum)</td></tr>
<tr class="memdesc:gacf3205cd1f49c52848ea7f3b7bc7cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will put the data on to the McSPI Channel transmit register.  <a href="group__DRV__MCSPI__MODULE.html#gacf3205cd1f49c52848ea7f3b7bc7cb3d">More...</a><br /></td></tr>
<tr class="separator:gacf3205cd1f49c52848ea7f3b7bc7cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d079469a9c669bee03475ec4046f664"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga0d079469a9c669bee03475ec4046f664">MCSPI_enableTxFIFO</a> (uint32_t baseAddr, uint32_t chNum, uint32_t enableFlag)</td></tr>
<tr class="memdesc:ga0d079469a9c669bee03475ec4046f664"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Tx FIFOs of McSPI peripheral.  <a href="group__DRV__MCSPI__MODULE.html#ga0d079469a9c669bee03475ec4046f664">More...</a><br /></td></tr>
<tr class="separator:ga0d079469a9c669bee03475ec4046f664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32b5fcdd91da95f0fcf7020429112e0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#gaf32b5fcdd91da95f0fcf7020429112e0">MCSPI_enableRxFIFO</a> (uint32_t baseAddr, uint32_t chNum, uint32_t enableFlag)</td></tr>
<tr class="memdesc:gaf32b5fcdd91da95f0fcf7020429112e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Rx FIFOs of McSPI peripheral.  <a href="group__DRV__MCSPI__MODULE.html#gaf32b5fcdd91da95f0fcf7020429112e0">More...</a><br /></td></tr>
<tr class="separator:gaf32b5fcdd91da95f0fcf7020429112e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532219eca14e3d2d768d76df7db46d94"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga532219eca14e3d2d768d76df7db46d94">MCSPI_readRxDataReg</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ga532219eca14e3d2d768d76df7db46d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the data present in the MCSPI_RX register.  <a href="group__DRV__MCSPI__MODULE.html#ga532219eca14e3d2d768d76df7db46d94">More...</a><br /></td></tr>
<tr class="separator:ga532219eca14e3d2d768d76df7db46d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga0fd285a89004e0eacc5a6be6c7136ea7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structMCSPI__Config.html">MCSPI_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga0fd285a89004e0eacc5a6be6c7136ea7">gMcspiConfig</a> []</td></tr>
<tr class="memdesc:ga0fd285a89004e0eacc5a6be6c7136ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Externally defined driver configuration array.  <a href="group__DRV__MCSPI__MODULE.html#ga0fd285a89004e0eacc5a6be6c7136ea7">More...</a><br /></td></tr>
<tr class="separator:ga0fd285a89004e0eacc5a6be6c7136ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09891815abcd4e3d8b5fc36e4d9c9adb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__MCSPI__MODULE.html#ga09891815abcd4e3d8b5fc36e4d9c9adb">gMcspiConfigNum</a></td></tr>
<tr class="memdesc:ga09891815abcd4e3d8b5fc36e4d9c9adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Externally defined driver configuration array size.  <a href="group__DRV__MCSPI__MODULE.html#ga09891815abcd4e3d8b5fc36e4d9c9adb">More...</a><br /></td></tr>
<tr class="separator:ga09891815abcd4e3d8b5fc36e4d9c9adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_2fa479def2e694195820c54976445f5b.html">mcspi</a></li><li class="navelem"><a class="el" href="dir_156469a3a3e8f98cc2c6cee1e81ef4ab.html">v0</a></li><li class="navelem"><a class="el" href="mcspi_2v0_2mcspi_8h.html">mcspi.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
