
I2C_SERIAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001958  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000064  20400000  00401958  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000060  20400064  004019bc  00020064  2**2
                  ALLOC
  3 .heap         00000204  204000c4  00401a1c  00020064  2**0
                  ALLOC
  4 .stack        00000400  204002c8  00401c20  00020064  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020092  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ca2f  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002089  00000000  00000000  0002cb1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000463e  00000000  00000000  0002eba3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000650  00000000  00000000  000331e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000578  00000000  00000000  00033831  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0003cf69  00000000  00000000  00033da9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d986  00000000  00000000  00070d12  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00145e64  00000000  00000000  0007e698  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001398  00000000  00000000  001c44fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c8 06 40 20 e5 01 40 00 e1 01 40 00 e1 01 40 00     ..@ ..@...@...@.
  400010:	e1 01 40 00 e1 01 40 00 e1 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e1 01 40 00 e1 01 40 00 00 00 00 00 e1 01 40 00     ..@...@.......@.
  40003c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40004c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40005c:	e1 01 40 00 e1 01 40 00 00 00 00 00 e1 01 40 00     ..@...@.......@.
  40006c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40007c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40008c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40009c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000ac:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000bc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000cc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000dc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000ec:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  4000fc:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40010c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 00 00 00 00     ..@...@...@.....
  40011c:	00 00 00 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ......@...@...@.
  40012c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40013c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40014c:	e1 01 40 00 e1 01 40 00 e1 01 40 00 e1 01 40 00     ..@...@...@...@.
  40015c:	e1 01 40 00 e1 01 40 00 e1 01 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400064 	.word	0x20400064
  400184:	00000000 	.word	0x00000000
  400188:	00401958 	.word	0x00401958

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00401958 	.word	0x00401958
  4001c8:	20400068 	.word	0x20400068
  4001cc:	00401958 	.word	0x00401958
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b01      	ldr	r3, [pc, #4]	; (4001dc <atmel_start_init+0x8>)
  4001d8:	4798      	blx	r3
  4001da:	bd08      	pop	{r3, pc}
  4001dc:	0040037d 	.word	0x0040037d

004001e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4001e0:	e7fe      	b.n	4001e0 <Dummy_Handler>
	...

004001e4 <Reset_Handler>:
{
  4001e4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4001e6:	4b10      	ldr	r3, [pc, #64]	; (400228 <Reset_Handler+0x44>)
  4001e8:	4a10      	ldr	r2, [pc, #64]	; (40022c <Reset_Handler+0x48>)
  4001ea:	429a      	cmp	r2, r3
  4001ec:	d009      	beq.n	400202 <Reset_Handler+0x1e>
  4001ee:	4b0e      	ldr	r3, [pc, #56]	; (400228 <Reset_Handler+0x44>)
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <Reset_Handler+0x48>)
  4001f2:	e003      	b.n	4001fc <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4001f4:	6811      	ldr	r1, [r2, #0]
  4001f6:	6019      	str	r1, [r3, #0]
  4001f8:	3304      	adds	r3, #4
  4001fa:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4001fc:	490c      	ldr	r1, [pc, #48]	; (400230 <Reset_Handler+0x4c>)
  4001fe:	428b      	cmp	r3, r1
  400200:	d3f8      	bcc.n	4001f4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <Reset_Handler+0x50>)
  400204:	e002      	b.n	40020c <Reset_Handler+0x28>
                *pDest++ = 0;
  400206:	2200      	movs	r2, #0
  400208:	601a      	str	r2, [r3, #0]
  40020a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40020c:	4a0a      	ldr	r2, [pc, #40]	; (400238 <Reset_Handler+0x54>)
  40020e:	4293      	cmp	r3, r2
  400210:	d3f9      	bcc.n	400206 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400212:	4a0a      	ldr	r2, [pc, #40]	; (40023c <Reset_Handler+0x58>)
  400214:	4b0a      	ldr	r3, [pc, #40]	; (400240 <Reset_Handler+0x5c>)
  400216:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40021a:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  40021c:	4b09      	ldr	r3, [pc, #36]	; (400244 <Reset_Handler+0x60>)
  40021e:	4798      	blx	r3
        main();
  400220:	4b09      	ldr	r3, [pc, #36]	; (400248 <Reset_Handler+0x64>)
  400222:	4798      	blx	r3
  400224:	e7fe      	b.n	400224 <Reset_Handler+0x40>
  400226:	bf00      	nop
  400228:	20400000 	.word	0x20400000
  40022c:	00401958 	.word	0x00401958
  400230:	20400064 	.word	0x20400064
  400234:	20400064 	.word	0x20400064
  400238:	204000c4 	.word	0x204000c4
  40023c:	e000ed00 	.word	0xe000ed00
  400240:	00400000 	.word	0x00400000
  400244:	00400e71 	.word	0x00400e71
  400248:	00400d69 	.word	0x00400d69

0040024c <I2C_0_PORT_init>:
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40024c:	4b0a      	ldr	r3, [pc, #40]	; (400278 <I2C_0_PORT_init+0x2c>)
  40024e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400250:	f022 0210 	bic.w	r2, r2, #16
  400254:	671a      	str	r2, [r3, #112]	; 0x70
  400256:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400258:	f022 0210 	bic.w	r2, r2, #16
  40025c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40025e:	2210      	movs	r2, #16
  400260:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400262:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400264:	f022 0208 	bic.w	r2, r2, #8
  400268:	671a      	str	r2, [r3, #112]	; 0x70
  40026a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40026c:	f022 0208 	bic.w	r2, r2, #8
  400270:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400272:	2208      	movs	r2, #8
  400274:	605a      	str	r2, [r3, #4]
  400276:	4770      	bx	lr
  400278:	400e0e00 	.word	0x400e0e00

0040027c <I2C_0_CLOCK_init>:
}

static inline hri_pmc_pcsr0_reg_t hri_pmc_get_PCSR0_reg(const void *const hw, hri_pmc_pcsr0_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40027c:	4b04      	ldr	r3, [pc, #16]	; (400290 <I2C_0_CLOCK_init+0x14>)
  40027e:	699b      	ldr	r3, [r3, #24]
 *
 */
static inline void _pmc_enable_periph_clock(uint32_t periph_id)
{
	if (periph_id < 32) {
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400280:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  400284:	d103      	bne.n	40028e <I2C_0_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400286:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40028a:	4b01      	ldr	r3, [pc, #4]	; (400290 <I2C_0_CLOCK_init+0x14>)
  40028c:	611a      	str	r2, [r3, #16]
  40028e:	4770      	bx	lr
  400290:	400e0600 	.word	0x400e0600

00400294 <I2C_0_init>:
{
	_pmc_enable_periph_clock(ID_TWIHS0);
}

void I2C_0_init(void)
{
  400294:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
  400296:	4b04      	ldr	r3, [pc, #16]	; (4002a8 <I2C_0_init+0x14>)
  400298:	4798      	blx	r3

	i2c_m_sync_init(&I2C_0, TWIHS0);
  40029a:	4904      	ldr	r1, [pc, #16]	; (4002ac <I2C_0_init+0x18>)
  40029c:	4804      	ldr	r0, [pc, #16]	; (4002b0 <I2C_0_init+0x1c>)
  40029e:	4b05      	ldr	r3, [pc, #20]	; (4002b4 <I2C_0_init+0x20>)
  4002a0:	4798      	blx	r3

	I2C_0_PORT_init();
  4002a2:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <I2C_0_init+0x24>)
  4002a4:	4798      	blx	r3
  4002a6:	bd08      	pop	{r3, pc}
  4002a8:	0040027d 	.word	0x0040027d
  4002ac:	40018000 	.word	0x40018000
  4002b0:	204000a0 	.word	0x204000a0
  4002b4:	00400469 	.word	0x00400469
  4002b8:	0040024d 	.word	0x0040024d

004002bc <delay_driver_init>:
}

void delay_driver_init(void)
{
  4002bc:	b508      	push	{r3, lr}
	delay_init(SysTick);
  4002be:	4802      	ldr	r0, [pc, #8]	; (4002c8 <delay_driver_init+0xc>)
  4002c0:	4b02      	ldr	r3, [pc, #8]	; (4002cc <delay_driver_init+0x10>)
  4002c2:	4798      	blx	r3
  4002c4:	bd08      	pop	{r3, pc}
  4002c6:	bf00      	nop
  4002c8:	e000e010 	.word	0xe000e010
  4002cc:	004003d5 	.word	0x004003d5

004002d0 <SERIAL_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4002d0:	4b0f      	ldr	r3, [pc, #60]	; (400310 <SERIAL_PORT_init+0x40>)
  4002d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4002d4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  4002d8:	671a      	str	r2, [r3, #112]	; 0x70
  4002da:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4002dc:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  4002e0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4002e2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4002e6:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  4002e8:	4a0a      	ldr	r2, [pc, #40]	; (400314 <SERIAL_PORT_init+0x44>)
  4002ea:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4002ee:	f043 0310 	orr.w	r3, r3, #16
  4002f2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4002f6:	4b08      	ldr	r3, [pc, #32]	; (400318 <SERIAL_PORT_init+0x48>)
  4002f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4002fa:	f042 0210 	orr.w	r2, r2, #16
  4002fe:	671a      	str	r2, [r3, #112]	; 0x70
  400300:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400302:	f042 0210 	orr.w	r2, r2, #16
  400306:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400308:	2210      	movs	r2, #16
  40030a:	605a      	str	r2, [r3, #4]
  40030c:	4770      	bx	lr
  40030e:	bf00      	nop
  400310:	400e0e00 	.word	0x400e0e00
  400314:	40088000 	.word	0x40088000
  400318:	400e1000 	.word	0x400e1000

0040031c <SERIAL_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40031c:	4b04      	ldr	r3, [pc, #16]	; (400330 <SERIAL_CLOCK_init+0x14>)
  40031e:	699b      	ldr	r3, [r3, #24]
  400320:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400324:	d103      	bne.n	40032e <SERIAL_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400326:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  40032a:	4b01      	ldr	r3, [pc, #4]	; (400330 <SERIAL_CLOCK_init+0x14>)
  40032c:	611a      	str	r2, [r3, #16]
  40032e:	4770      	bx	lr
  400330:	400e0600 	.word	0x400e0600

00400334 <SERIAL_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void SERIAL_init(void)
{
  400334:	b508      	push	{r3, lr}
	SERIAL_CLOCK_init();
  400336:	4b06      	ldr	r3, [pc, #24]	; (400350 <SERIAL_init+0x1c>)
  400338:	4798      	blx	r3
	SERIAL_PORT_init();
  40033a:	4b06      	ldr	r3, [pc, #24]	; (400354 <SERIAL_init+0x20>)
  40033c:	4798      	blx	r3
	usart_sync_init(&SERIAL, USART1, _usart_get_usart_sync());
  40033e:	4b06      	ldr	r3, [pc, #24]	; (400358 <SERIAL_init+0x24>)
  400340:	4798      	blx	r3
  400342:	4602      	mov	r2, r0
  400344:	4905      	ldr	r1, [pc, #20]	; (40035c <SERIAL_init+0x28>)
  400346:	4806      	ldr	r0, [pc, #24]	; (400360 <SERIAL_init+0x2c>)
  400348:	4b06      	ldr	r3, [pc, #24]	; (400364 <SERIAL_init+0x30>)
  40034a:	4798      	blx	r3
  40034c:	bd08      	pop	{r3, pc}
  40034e:	bf00      	nop
  400350:	0040031d 	.word	0x0040031d
  400354:	004002d1 	.word	0x004002d1
  400358:	00400ced 	.word	0x00400ced
  40035c:	40028000 	.word	0x40028000
  400360:	20400090 	.word	0x20400090
  400364:	0040066d 	.word	0x0040066d

00400368 <LED_0_init>:
	((Pio *)hw)->PIO_SODR = mask;
  400368:	4b03      	ldr	r3, [pc, #12]	; (400378 <LED_0_init+0x10>)
  40036a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40036e:	631a      	str	r2, [r3, #48]	; 0x30
	((Pio *)hw)->PIO_OER = mask;
  400370:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400372:	601a      	str	r2, [r3, #0]
  400374:	4770      	bx	lr
  400376:	bf00      	nop
  400378:	400e0e00 	.word	0x400e0e00

0040037c <system_init>:
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(LED0, GPIO_PIN_FUNCTION_OFF);
}

void system_init(void)
{
  40037c:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  40037e:	4b08      	ldr	r3, [pc, #32]	; (4003a0 <system_init+0x24>)
  400380:	4798      	blx	r3
	init_mcu();

	I2C_0_init();
  400382:	4b08      	ldr	r3, [pc, #32]	; (4003a4 <system_init+0x28>)
  400384:	4798      	blx	r3

	delay_driver_init();
  400386:	4b08      	ldr	r3, [pc, #32]	; (4003a8 <system_init+0x2c>)
  400388:	4798      	blx	r3

	SERIAL_init();
  40038a:	4b08      	ldr	r3, [pc, #32]	; (4003ac <system_init+0x30>)
  40038c:	4798      	blx	r3
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  40038e:	4a08      	ldr	r2, [pc, #32]	; (4003b0 <system_init+0x34>)
  400390:	6853      	ldr	r3, [r2, #4]
  400392:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400396:	6053      	str	r3, [r2, #4]

	//WDT_0_init();
	hri_wdt_set_MR_WDDIS_bit(WDT); // to disable the watchdog

	LED_0_init();
  400398:	4b06      	ldr	r3, [pc, #24]	; (4003b4 <system_init+0x38>)
  40039a:	4798      	blx	r3
  40039c:	bd08      	pop	{r3, pc}
  40039e:	bf00      	nop
  4003a0:	00400769 	.word	0x00400769
  4003a4:	00400295 	.word	0x00400295
  4003a8:	004002bd 	.word	0x004002bd
  4003ac:	00400335 	.word	0x00400335
  4003b0:	400e1850 	.word	0x400e1850
  4003b4:	00400369 	.word	0x00400369

004003b8 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4003b8:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  4003bc:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4003be:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4003c0:	f3bf 8f5f 	dmb	sy
  4003c4:	4770      	bx	lr

004003c6 <atomic_leave_critical>:
  4003c6:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  4003ca:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  4003cc:	f383 8810 	msr	PRIMASK, r3
  4003d0:	4770      	bx	lr
	...

004003d4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  4003d4:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  4003d6:	4b02      	ldr	r3, [pc, #8]	; (4003e0 <delay_init+0xc>)
  4003d8:	6018      	str	r0, [r3, #0]
  4003da:	4b02      	ldr	r3, [pc, #8]	; (4003e4 <delay_init+0x10>)
  4003dc:	4798      	blx	r3
  4003de:	bd08      	pop	{r3, pc}
  4003e0:	20400080 	.word	0x20400080
  4003e4:	00400881 	.word	0x00400881

004003e8 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
  4003e8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
  4003ea:	4b04      	ldr	r3, [pc, #16]	; (4003fc <delay_us+0x14>)
  4003ec:	681c      	ldr	r4, [r3, #0]
  4003ee:	4b04      	ldr	r3, [pc, #16]	; (400400 <delay_us+0x18>)
  4003f0:	4798      	blx	r3
  4003f2:	4601      	mov	r1, r0
  4003f4:	4620      	mov	r0, r4
  4003f6:	4b03      	ldr	r3, [pc, #12]	; (400404 <delay_us+0x1c>)
  4003f8:	4798      	blx	r3
  4003fa:	bd10      	pop	{r4, pc}
  4003fc:	20400080 	.word	0x20400080
  400400:	0040075d 	.word	0x0040075d
  400404:	0040088d 	.word	0x0040088d

00400408 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
  400408:	b510      	push	{r4, lr}
  40040a:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
  40040c:	8903      	ldrh	r3, [r0, #8]
  40040e:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
  400412:	4614      	mov	r4, r2
  400414:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
  400416:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40041a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
  40041e:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400420:	a901      	add	r1, sp, #4
  400422:	3814      	subs	r0, #20
  400424:	4b03      	ldr	r3, [pc, #12]	; (400434 <i2c_m_sync_write+0x2c>)
  400426:	4798      	blx	r3

	if (ret) {
  400428:	b910      	cbnz	r0, 400430 <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
  40042a:	4620      	mov	r0, r4
  40042c:	b004      	add	sp, #16
  40042e:	bd10      	pop	{r4, pc}
		return ret;
  400430:	4604      	mov	r4, r0
  400432:	e7fa      	b.n	40042a <i2c_m_sync_write+0x22>
  400434:	00400971 	.word	0x00400971

00400438 <i2c_m_sync_read>:
{
  400438:	b510      	push	{r4, lr}
  40043a:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
  40043c:	8903      	ldrh	r3, [r0, #8]
  40043e:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
  400442:	4614      	mov	r4, r2
  400444:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
  400446:	f248 0301 	movw	r3, #32769	; 0x8001
  40044a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
  40044e:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400450:	a901      	add	r1, sp, #4
  400452:	3814      	subs	r0, #20
  400454:	4b03      	ldr	r3, [pc, #12]	; (400464 <i2c_m_sync_read+0x2c>)
  400456:	4798      	blx	r3
	if (ret) {
  400458:	b910      	cbnz	r0, 400460 <i2c_m_sync_read+0x28>
}
  40045a:	4620      	mov	r0, r4
  40045c:	b004      	add	sp, #16
  40045e:	bd10      	pop	{r4, pc}
		return ret;
  400460:	4604      	mov	r4, r0
  400462:	e7fa      	b.n	40045a <i2c_m_sync_read+0x22>
  400464:	00400971 	.word	0x00400971

00400468 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
  400468:	b538      	push	{r3, r4, r5, lr}
  40046a:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
  40046c:	4604      	mov	r4, r0
  40046e:	225e      	movs	r2, #94	; 0x5e
  400470:	4908      	ldr	r1, [pc, #32]	; (400494 <i2c_m_sync_init+0x2c>)
  400472:	3000      	adds	r0, #0
  400474:	bf18      	it	ne
  400476:	2001      	movne	r0, #1
  400478:	4b07      	ldr	r3, [pc, #28]	; (400498 <i2c_m_sync_init+0x30>)
  40047a:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
  40047c:	4629      	mov	r1, r5
  40047e:	4620      	mov	r0, r4
  400480:	4b06      	ldr	r3, [pc, #24]	; (40049c <i2c_m_sync_init+0x34>)
  400482:	4798      	blx	r3
	if (init_status) {
  400484:	4603      	mov	r3, r0
  400486:	b918      	cbnz	r0, 400490 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
  400488:	4a05      	ldr	r2, [pc, #20]	; (4004a0 <i2c_m_sync_init+0x38>)
  40048a:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
  40048c:	4a05      	ldr	r2, [pc, #20]	; (4004a4 <i2c_m_sync_init+0x3c>)
  40048e:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
  400490:	4618      	mov	r0, r3
  400492:	bd38      	pop	{r3, r4, r5, pc}
  400494:	004017cc 	.word	0x004017cc
  400498:	00400731 	.word	0x00400731
  40049c:	00400905 	.word	0x00400905
  4004a0:	00400439 	.word	0x00400439
  4004a4:	00400409 	.word	0x00400409

004004a8 <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
  4004a8:	b508      	push	{r3, lr}
	return _i2c_m_sync_enable(&i2c->device);
  4004aa:	4b01      	ldr	r3, [pc, #4]	; (4004b0 <i2c_m_sync_enable+0x8>)
  4004ac:	4798      	blx	r3
}
  4004ae:	bd08      	pop	{r3, pc}
  4004b0:	0040094d 	.word	0x0040094d

004004b4 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
  4004b4:	f3c1 0109 	ubfx	r1, r1, #0, #10
  4004b8:	f402 6280 	and.w	r2, r2, #1024	; 0x400
  4004bc:	430a      	orrs	r2, r1
  4004be:	8382      	strh	r2, [r0, #28]
}
  4004c0:	4610      	mov	r0, r2
  4004c2:	4770      	bx	lr

004004c4 <i2c_m_sync_cmd_write>:

/**
 * \brief Sync version of i2c write command
 */
int32_t i2c_m_sync_cmd_write(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
  4004c4:	b570      	push	{r4, r5, r6, lr}
  4004c6:	b086      	sub	sp, #24
  4004c8:	4604      	mov	r4, r0
  4004ca:	4616      	mov	r6, r2
  4004cc:	461d      	mov	r5, r3
  4004ce:	f88d 1007 	strb.w	r1, [sp, #7]
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
  4004d2:	8b83      	ldrh	r3, [r0, #28]
  4004d4:	f8ad 300c 	strh.w	r3, [sp, #12]
	msg.len    = 1;
  4004d8:	2301      	movs	r3, #1
  4004da:	9304      	str	r3, [sp, #16]
	msg.flags  = 0;
  4004dc:	2300      	movs	r3, #0
  4004de:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = &reg;
  4004e2:	f10d 0307 	add.w	r3, sp, #7
  4004e6:	9305      	str	r3, [sp, #20]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  4004e8:	a903      	add	r1, sp, #12
  4004ea:	4b09      	ldr	r3, [pc, #36]	; (400510 <i2c_m_sync_cmd_write+0x4c>)
  4004ec:	4798      	blx	r3

	if (ret != 0) {
  4004ee:	4603      	mov	r3, r0
  4004f0:	b110      	cbz	r0, 4004f8 <i2c_m_sync_cmd_write+0x34>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
  4004f2:	4618      	mov	r0, r3
  4004f4:	b006      	add	sp, #24
  4004f6:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP;
  4004f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4004fc:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = buffer;
  400500:	9605      	str	r6, [sp, #20]
	msg.len    = length;
  400502:	9504      	str	r5, [sp, #16]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400504:	a903      	add	r1, sp, #12
  400506:	4620      	mov	r0, r4
  400508:	4b01      	ldr	r3, [pc, #4]	; (400510 <i2c_m_sync_cmd_write+0x4c>)
  40050a:	4798      	blx	r3
  40050c:	4603      	mov	r3, r0
  40050e:	e7f0      	b.n	4004f2 <i2c_m_sync_cmd_write+0x2e>
  400510:	00400971 	.word	0x00400971

00400514 <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
  400514:	b570      	push	{r4, r5, r6, lr}
  400516:	b086      	sub	sp, #24
  400518:	4604      	mov	r4, r0
  40051a:	4616      	mov	r6, r2
  40051c:	461d      	mov	r5, r3
  40051e:	f88d 1007 	strb.w	r1, [sp, #7]
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
  400522:	8b83      	ldrh	r3, [r0, #28]
  400524:	f8ad 300c 	strh.w	r3, [sp, #12]
	msg.len    = 1;
  400528:	2301      	movs	r3, #1
  40052a:	9304      	str	r3, [sp, #16]
	msg.flags  = 0;
  40052c:	2300      	movs	r3, #0
  40052e:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = &reg;
  400532:	f10d 0307 	add.w	r3, sp, #7
  400536:	9305      	str	r3, [sp, #20]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400538:	a903      	add	r1, sp, #12
  40053a:	4b09      	ldr	r3, [pc, #36]	; (400560 <i2c_m_sync_cmd_read+0x4c>)
  40053c:	4798      	blx	r3

	if (ret != 0) {
  40053e:	4603      	mov	r3, r0
  400540:	b110      	cbz	r0, 400548 <i2c_m_sync_cmd_read+0x34>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
  400542:	4618      	mov	r0, r3
  400544:	b006      	add	sp, #24
  400546:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
  400548:	f248 0301 	movw	r3, #32769	; 0x8001
  40054c:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = buffer;
  400550:	9605      	str	r6, [sp, #20]
	msg.len    = length;
  400552:	9504      	str	r5, [sp, #16]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
  400554:	a903      	add	r1, sp, #12
  400556:	4620      	mov	r0, r4
  400558:	4b01      	ldr	r3, [pc, #4]	; (400560 <i2c_m_sync_cmd_read+0x4c>)
  40055a:	4798      	blx	r3
  40055c:	4603      	mov	r3, r0
  40055e:	e7f0      	b.n	400542 <i2c_m_sync_cmd_read+0x2e>
  400560:	00400971 	.word	0x00400971

00400564 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
  400564:	3014      	adds	r0, #20
  400566:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
  400568:	2000      	movs	r0, #0
  40056a:	4770      	bx	lr

0040056c <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  40056c:	b570      	push	{r4, r5, r6, lr}
  40056e:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  400570:	4604      	mov	r4, r0
  400572:	460d      	mov	r5, r1
  400574:	2800      	cmp	r0, #0
  400576:	bf18      	it	ne
  400578:	2900      	cmpne	r1, #0
  40057a:	bf14      	ite	ne
  40057c:	2001      	movne	r0, #1
  40057e:	2000      	moveq	r0, #0
  400580:	2234      	movs	r2, #52	; 0x34
  400582:	4904      	ldr	r1, [pc, #16]	; (400594 <io_write+0x28>)
  400584:	4b04      	ldr	r3, [pc, #16]	; (400598 <io_write+0x2c>)
  400586:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  400588:	6823      	ldr	r3, [r4, #0]
  40058a:	4632      	mov	r2, r6
  40058c:	4629      	mov	r1, r5
  40058e:	4620      	mov	r0, r4
  400590:	4798      	blx	r3
}
  400592:	bd70      	pop	{r4, r5, r6, pc}
  400594:	004017e8 	.word	0x004017e8
  400598:	00400731 	.word	0x00400731

0040059c <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  40059c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40059e:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4005a0:	4605      	mov	r5, r0
  4005a2:	460f      	mov	r7, r1
  4005a4:	2800      	cmp	r0, #0
  4005a6:	bf18      	it	ne
  4005a8:	2900      	cmpne	r1, #0
  4005aa:	d002      	beq.n	4005b2 <usart_sync_write+0x16>
  4005ac:	bb0a      	cbnz	r2, 4005f2 <usart_sync_write+0x56>
  4005ae:	2000      	movs	r0, #0
  4005b0:	e000      	b.n	4005b4 <usart_sync_write+0x18>
  4005b2:	2000      	movs	r0, #0
  4005b4:	22f1      	movs	r2, #241	; 0xf1
  4005b6:	4910      	ldr	r1, [pc, #64]	; (4005f8 <usart_sync_write+0x5c>)
  4005b8:	4b10      	ldr	r3, [pc, #64]	; (4005fc <usart_sync_write+0x60>)
  4005ba:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  4005bc:	f105 0408 	add.w	r4, r5, #8
  4005c0:	4620      	mov	r0, r4
  4005c2:	4b0f      	ldr	r3, [pc, #60]	; (400600 <usart_sync_write+0x64>)
  4005c4:	4798      	blx	r3
  4005c6:	2800      	cmp	r0, #0
  4005c8:	d0f8      	beq.n	4005bc <usart_sync_write+0x20>
  4005ca:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  4005cc:	5d79      	ldrb	r1, [r7, r5]
  4005ce:	4620      	mov	r0, r4
  4005d0:	4b0c      	ldr	r3, [pc, #48]	; (400604 <usart_sync_write+0x68>)
  4005d2:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  4005d4:	4620      	mov	r0, r4
  4005d6:	4b0a      	ldr	r3, [pc, #40]	; (400600 <usart_sync_write+0x64>)
  4005d8:	4798      	blx	r3
  4005da:	2800      	cmp	r0, #0
  4005dc:	d0fa      	beq.n	4005d4 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  4005de:	3501      	adds	r5, #1
  4005e0:	42b5      	cmp	r5, r6
  4005e2:	d3f3      	bcc.n	4005cc <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  4005e4:	4620      	mov	r0, r4
  4005e6:	4b08      	ldr	r3, [pc, #32]	; (400608 <usart_sync_write+0x6c>)
  4005e8:	4798      	blx	r3
  4005ea:	2800      	cmp	r0, #0
  4005ec:	d0fa      	beq.n	4005e4 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  4005ee:	4628      	mov	r0, r5
  4005f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  4005f2:	2001      	movs	r0, #1
  4005f4:	e7de      	b.n	4005b4 <usart_sync_write+0x18>
  4005f6:	bf00      	nop
  4005f8:	004017fc 	.word	0x004017fc
  4005fc:	00400731 	.word	0x00400731
  400600:	00400c75 	.word	0x00400c75
  400604:	00400c2d 	.word	0x00400c2d
  400608:	00400c9d 	.word	0x00400c9d

0040060c <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  40060c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400610:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  400612:	4605      	mov	r5, r0
  400614:	4688      	mov	r8, r1
  400616:	2800      	cmp	r0, #0
  400618:	bf18      	it	ne
  40061a:	2900      	cmpne	r1, #0
  40061c:	d002      	beq.n	400624 <usart_sync_read+0x18>
  40061e:	b9d2      	cbnz	r2, 400656 <usart_sync_read+0x4a>
  400620:	2000      	movs	r0, #0
  400622:	e000      	b.n	400626 <usart_sync_read+0x1a>
  400624:	2000      	movs	r0, #0
  400626:	f44f 7286 	mov.w	r2, #268	; 0x10c
  40062a:	490c      	ldr	r1, [pc, #48]	; (40065c <usart_sync_read+0x50>)
  40062c:	4b0c      	ldr	r3, [pc, #48]	; (400660 <usart_sync_read+0x54>)
  40062e:	4798      	blx	r3
	uint32_t                      offset = 0;
  400630:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  400632:	f105 0408 	add.w	r4, r5, #8
  400636:	4620      	mov	r0, r4
  400638:	4b0a      	ldr	r3, [pc, #40]	; (400664 <usart_sync_read+0x58>)
  40063a:	4798      	blx	r3
  40063c:	2800      	cmp	r0, #0
  40063e:	d0f8      	beq.n	400632 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  400640:	4620      	mov	r0, r4
  400642:	4b09      	ldr	r3, [pc, #36]	; (400668 <usart_sync_read+0x5c>)
  400644:	4798      	blx	r3
  400646:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  40064a:	3601      	adds	r6, #1
  40064c:	42be      	cmp	r6, r7
  40064e:	d3f0      	bcc.n	400632 <usart_sync_read+0x26>

	return (int32_t)offset;
}
  400650:	4630      	mov	r0, r6
  400652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  400656:	2001      	movs	r0, #1
  400658:	e7e5      	b.n	400626 <usart_sync_read+0x1a>
  40065a:	bf00      	nop
  40065c:	004017fc 	.word	0x004017fc
  400660:	00400731 	.word	0x00400731
  400664:	00400cc5 	.word	0x00400cc5
  400668:	00400c51 	.word	0x00400c51

0040066c <usart_sync_init>:
{
  40066c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  40066e:	4604      	mov	r4, r0
  400670:	460d      	mov	r5, r1
  400672:	2800      	cmp	r0, #0
  400674:	bf18      	it	ne
  400676:	2900      	cmpne	r1, #0
  400678:	bf14      	ite	ne
  40067a:	2001      	movne	r0, #1
  40067c:	2000      	moveq	r0, #0
  40067e:	2234      	movs	r2, #52	; 0x34
  400680:	4907      	ldr	r1, [pc, #28]	; (4006a0 <usart_sync_init+0x34>)
  400682:	4b08      	ldr	r3, [pc, #32]	; (4006a4 <usart_sync_init+0x38>)
  400684:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  400686:	4629      	mov	r1, r5
  400688:	f104 0008 	add.w	r0, r4, #8
  40068c:	4b06      	ldr	r3, [pc, #24]	; (4006a8 <usart_sync_init+0x3c>)
  40068e:	4798      	blx	r3
	if (init_status) {
  400690:	4603      	mov	r3, r0
  400692:	b918      	cbnz	r0, 40069c <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  400694:	4a05      	ldr	r2, [pc, #20]	; (4006ac <usart_sync_init+0x40>)
  400696:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  400698:	4a05      	ldr	r2, [pc, #20]	; (4006b0 <usart_sync_init+0x44>)
  40069a:	6022      	str	r2, [r4, #0]
}
  40069c:	4618      	mov	r0, r3
  40069e:	bd38      	pop	{r3, r4, r5, pc}
  4006a0:	004017fc 	.word	0x004017fc
  4006a4:	00400731 	.word	0x00400731
  4006a8:	00400bc1 	.word	0x00400bc1
  4006ac:	0040060d 	.word	0x0040060d
  4006b0:	0040059d 	.word	0x0040059d

004006b4 <usart_sync_enable>:
{
  4006b4:	b510      	push	{r4, lr}
	ASSERT(descr);
  4006b6:	4604      	mov	r4, r0
  4006b8:	2253      	movs	r2, #83	; 0x53
  4006ba:	4906      	ldr	r1, [pc, #24]	; (4006d4 <usart_sync_enable+0x20>)
  4006bc:	3000      	adds	r0, #0
  4006be:	bf18      	it	ne
  4006c0:	2001      	movne	r0, #1
  4006c2:	4b05      	ldr	r3, [pc, #20]	; (4006d8 <usart_sync_enable+0x24>)
  4006c4:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  4006c6:	f104 0008 	add.w	r0, r4, #8
  4006ca:	4b04      	ldr	r3, [pc, #16]	; (4006dc <usart_sync_enable+0x28>)
  4006cc:	4798      	blx	r3
}
  4006ce:	2000      	movs	r0, #0
  4006d0:	bd10      	pop	{r4, pc}
  4006d2:	bf00      	nop
  4006d4:	004017fc 	.word	0x004017fc
  4006d8:	00400731 	.word	0x00400731
  4006dc:	00400bf9 	.word	0x00400bf9

004006e0 <usart_sync_get_io_descriptor>:
{
  4006e0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && io);
  4006e2:	4605      	mov	r5, r0
  4006e4:	460c      	mov	r4, r1
  4006e6:	2800      	cmp	r0, #0
  4006e8:	bf18      	it	ne
  4006ea:	2900      	cmpne	r1, #0
  4006ec:	bf14      	ite	ne
  4006ee:	2001      	movne	r0, #1
  4006f0:	2000      	moveq	r0, #0
  4006f2:	2269      	movs	r2, #105	; 0x69
  4006f4:	4902      	ldr	r1, [pc, #8]	; (400700 <usart_sync_get_io_descriptor+0x20>)
  4006f6:	4b03      	ldr	r3, [pc, #12]	; (400704 <usart_sync_get_io_descriptor+0x24>)
  4006f8:	4798      	blx	r3
	*io = &descr->io;
  4006fa:	6025      	str	r5, [r4, #0]
}
  4006fc:	2000      	movs	r0, #0
  4006fe:	bd38      	pop	{r3, r4, r5, pc}
  400700:	004017fc 	.word	0x004017fc
  400704:	00400731 	.word	0x00400731

00400708 <usart_sync_is_tx_empty>:
{
  400708:	b510      	push	{r4, lr}
	ASSERT(descr);
  40070a:	4604      	mov	r4, r0
  40070c:	22ce      	movs	r2, #206	; 0xce
  40070e:	4905      	ldr	r1, [pc, #20]	; (400724 <usart_sync_is_tx_empty+0x1c>)
  400710:	3000      	adds	r0, #0
  400712:	bf18      	it	ne
  400714:	2001      	movne	r0, #1
  400716:	4b04      	ldr	r3, [pc, #16]	; (400728 <usart_sync_is_tx_empty+0x20>)
  400718:	4798      	blx	r3
	return _usart_sync_is_ready_to_send(&descr->device);
  40071a:	f104 0008 	add.w	r0, r4, #8
  40071e:	4b03      	ldr	r3, [pc, #12]	; (40072c <usart_sync_is_tx_empty+0x24>)
  400720:	4798      	blx	r3
}
  400722:	bd10      	pop	{r4, pc}
  400724:	004017fc 	.word	0x004017fc
  400728:	00400731 	.word	0x00400731
  40072c:	00400c75 	.word	0x00400c75

00400730 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  400730:	b900      	cbnz	r0, 400734 <assert+0x4>
		__asm("BKPT #0");
  400732:	be00      	bkpt	0x0000
  400734:	4770      	bx	lr
	...

00400738 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  400738:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  40073a:	4a06      	ldr	r2, [pc, #24]	; (400754 <_sbrk+0x1c>)
  40073c:	6812      	ldr	r2, [r2, #0]
  40073e:	b122      	cbz	r2, 40074a <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400740:	4a04      	ldr	r2, [pc, #16]	; (400754 <_sbrk+0x1c>)
  400742:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  400744:	4403      	add	r3, r0
  400746:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  400748:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40074a:	4903      	ldr	r1, [pc, #12]	; (400758 <_sbrk+0x20>)
  40074c:	4a01      	ldr	r2, [pc, #4]	; (400754 <_sbrk+0x1c>)
  40074e:	6011      	str	r1, [r2, #0]
  400750:	e7f6      	b.n	400740 <_sbrk+0x8>
  400752:	bf00      	nop
  400754:	20400084 	.word	0x20400084
  400758:	204006c8 	.word	0x204006c8

0040075c <_get_cycles_for_us>:
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  40075c:	f44f 7396 	mov.w	r3, #300	; 0x12c
  400760:	fb03 f000 	mul.w	r0, r3, r0
  400764:	4770      	bx	lr
	...

00400768 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  400768:	b500      	push	{lr}
  40076a:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  40076c:	a801      	add	r0, sp, #4
  40076e:	4b0e      	ldr	r3, [pc, #56]	; (4007a8 <_init_chip+0x40>)
  400770:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  400772:	4a0e      	ldr	r2, [pc, #56]	; (4007ac <_init_chip+0x44>)
  400774:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  400778:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40077c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  400780:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400784:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  400788:	a801      	add	r0, sp, #4
  40078a:	4b09      	ldr	r3, [pc, #36]	; (4007b0 <_init_chip+0x48>)
  40078c:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  40078e:	4a09      	ldr	r2, [pc, #36]	; (4007b4 <_init_chip+0x4c>)
  400790:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  400792:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  400796:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  40079a:	6013      	str	r3, [r2, #0]
#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();

#endif
	_pmc_init();
  40079c:	4b06      	ldr	r3, [pc, #24]	; (4007b8 <_init_chip+0x50>)
  40079e:	4798      	blx	r3
}
  4007a0:	b003      	add	sp, #12
  4007a2:	f85d fb04 	ldr.w	pc, [sp], #4
  4007a6:	bf00      	nop
  4007a8:	004003b9 	.word	0x004003b9
  4007ac:	e000ed00 	.word	0xe000ed00
  4007b0:	004003c7 	.word	0x004003c7
  4007b4:	400e0c00 	.word	0x400e0c00
  4007b8:	00400859 	.word	0x00400859

004007bc <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  4007bc:	490e      	ldr	r1, [pc, #56]	; (4007f8 <_pmc_init_sources+0x3c>)
  4007be:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  4007c0:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  4007c4:	4b0d      	ldr	r3, [pc, #52]	; (4007fc <_pmc_init_sources+0x40>)
  4007c6:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  4007c8:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  4007ca:	4b0b      	ldr	r3, [pc, #44]	; (4007f8 <_pmc_init_sources+0x3c>)
  4007cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  4007ce:	f013 0f01 	tst.w	r3, #1
  4007d2:	d0fa      	beq.n	4007ca <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  4007d4:	4b08      	ldr	r3, [pc, #32]	; (4007f8 <_pmc_init_sources+0x3c>)
  4007d6:	6a19      	ldr	r1, [r3, #32]
  4007d8:	4a09      	ldr	r2, [pc, #36]	; (400800 <_pmc_init_sources+0x44>)
  4007da:	430a      	orrs	r2, r1
  4007dc:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  4007de:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  4007e0:	4a08      	ldr	r2, [pc, #32]	; (400804 <_pmc_init_sources+0x48>)
  4007e2:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  4007e4:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  4007e6:	4a08      	ldr	r2, [pc, #32]	; (400808 <_pmc_init_sources+0x4c>)
  4007e8:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  4007ea:	4b03      	ldr	r3, [pc, #12]	; (4007f8 <_pmc_init_sources+0x3c>)
  4007ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  4007ee:	f013 0f02 	tst.w	r3, #2
  4007f2:	d0fa      	beq.n	4007ea <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  4007f4:	4770      	bx	lr
  4007f6:	bf00      	nop
  4007f8:	400e0600 	.word	0x400e0600
  4007fc:	00373e01 	.word	0x00373e01
  400800:	01370000 	.word	0x01370000
  400804:	f800ffff 	.word	0xf800ffff
  400808:	20183f01 	.word	0x20183f01

0040080c <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  40080c:	4a11      	ldr	r2, [pc, #68]	; (400854 <_pmc_init_master_clock+0x48>)
  40080e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  400810:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  400814:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  400816:	4b0f      	ldr	r3, [pc, #60]	; (400854 <_pmc_init_master_clock+0x48>)
  400818:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  40081a:	f013 0f08 	tst.w	r3, #8
  40081e:	d0fa      	beq.n	400816 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400820:	4a0c      	ldr	r2, [pc, #48]	; (400854 <_pmc_init_master_clock+0x48>)
  400822:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  400824:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  400828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  40082c:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  40082e:	4b09      	ldr	r3, [pc, #36]	; (400854 <_pmc_init_master_clock+0x48>)
  400830:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  400832:	f013 0f08 	tst.w	r3, #8
  400836:	d0fa      	beq.n	40082e <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  400838:	4a06      	ldr	r2, [pc, #24]	; (400854 <_pmc_init_master_clock+0x48>)
  40083a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  40083c:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  400840:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  400844:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  400846:	4b03      	ldr	r3, [pc, #12]	; (400854 <_pmc_init_master_clock+0x48>)
  400848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  40084a:	f013 0f08 	tst.w	r3, #8
  40084e:	d0fa      	beq.n	400846 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  400850:	4770      	bx	lr
  400852:	bf00      	nop
  400854:	400e0600 	.word	0x400e0600

00400858 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  400858:	b508      	push	{r3, lr}
	_pmc_init_sources();
  40085a:	4b02      	ldr	r3, [pc, #8]	; (400864 <_pmc_init+0xc>)
  40085c:	4798      	blx	r3
	_pmc_init_master_clock();
  40085e:	4b02      	ldr	r3, [pc, #8]	; (400868 <_pmc_init+0x10>)
  400860:	4798      	blx	r3
  400862:	bd08      	pop	{r3, pc}
  400864:	004007bd 	.word	0x004007bd
  400868:	0040080d 	.word	0x0040080d

0040086c <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  40086c:	4b03      	ldr	r3, [pc, #12]	; (40087c <_system_time_init+0x10>)
  40086e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  400872:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  400874:	2205      	movs	r2, #5
  400876:	601a      	str	r2, [r3, #0]
  400878:	4770      	bx	lr
  40087a:	bf00      	nop
  40087c:	e000e010 	.word	0xe000e010

00400880 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  400880:	b508      	push	{r3, lr}
	_system_time_init(hw);
  400882:	4b01      	ldr	r3, [pc, #4]	; (400888 <_delay_init+0x8>)
  400884:	4798      	blx	r3
  400886:	bd08      	pop	{r3, pc}
  400888:	0040086d 	.word	0x0040086d

0040088c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  40088c:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  40088e:	e00d      	b.n	4008ac <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  400890:	4b0d      	ldr	r3, [pc, #52]	; (4008c8 <_delay_cycles+0x3c>)
  400892:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  400896:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  400898:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  40089a:	4b0b      	ldr	r3, [pc, #44]	; (4008c8 <_delay_cycles+0x3c>)
  40089c:	681b      	ldr	r3, [r3, #0]
  40089e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4008a2:	d0fa      	beq.n	40089a <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  4008a4:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  4008a8:	3101      	adds	r1, #1
	while (n--) {
  4008aa:	4610      	mov	r0, r2
  4008ac:	1e43      	subs	r3, r0, #1
  4008ae:	b2da      	uxtb	r2, r3
  4008b0:	2800      	cmp	r0, #0
  4008b2:	d1ed      	bne.n	400890 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  4008b4:	4b04      	ldr	r3, [pc, #16]	; (4008c8 <_delay_cycles+0x3c>)
  4008b6:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  4008b8:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  4008ba:	4b03      	ldr	r3, [pc, #12]	; (4008c8 <_delay_cycles+0x3c>)
  4008bc:	681b      	ldr	r3, [r3, #0]
  4008be:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4008c2:	d0fa      	beq.n	4008ba <_delay_cycles+0x2e>
		;
}
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop
  4008c8:	e000e010 	.word	0xe000e010

004008cc <_get_i2cm_sync_cfg>:
 */
static const struct _i2cm_sync_cfg *_get_i2cm_sync_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cm_sync_cfgs); i++) {
  4008cc:	2300      	movs	r3, #0
  4008ce:	b13b      	cbz	r3, 4008e0 <_get_i2cm_sync_cfg+0x14>
		if (_i2cm_sync_cfgs[i].hw == hw) {
			return &(_i2cm_sync_cfgs[i]);
		}
	}
	return NULL;
  4008d0:	2000      	movs	r0, #0
  4008d2:	4770      	bx	lr
			return &(_i2cm_sync_cfgs[i]);
  4008d4:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  4008d8:	00e3      	lsls	r3, r4, #3
  4008da:	4608      	mov	r0, r1
  4008dc:	4418      	add	r0, r3
  4008de:	e00c      	b.n	4008fa <_get_i2cm_sync_cfg+0x2e>
{
  4008e0:	b410      	push	{r4}
		if (_i2cm_sync_cfgs[i].hw == hw) {
  4008e2:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  4008e6:	00ca      	lsls	r2, r1, #3
  4008e8:	4905      	ldr	r1, [pc, #20]	; (400900 <_get_i2cm_sync_cfg+0x34>)
  4008ea:	588a      	ldr	r2, [r1, r2]
  4008ec:	4282      	cmp	r2, r0
  4008ee:	d0f1      	beq.n	4008d4 <_get_i2cm_sync_cfg+0x8>
	for (i = 0; i < ARRAY_SIZE(_i2cm_sync_cfgs); i++) {
  4008f0:	3301      	adds	r3, #1
  4008f2:	b2db      	uxtb	r3, r3
  4008f4:	2b00      	cmp	r3, #0
  4008f6:	d0f4      	beq.n	4008e2 <_get_i2cm_sync_cfg+0x16>
	return NULL;
  4008f8:	2000      	movs	r0, #0
}
  4008fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008fe:	4770      	bx	lr
  400900:	00401818 	.word	0x00401818

00400904 <_i2c_m_sync_init>:

int32_t _i2c_m_sync_init(struct _i2c_m_sync_device *const dev, void *const hw)
{
  400904:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev && hw);
  400906:	4604      	mov	r4, r0
  400908:	460d      	mov	r5, r1
  40090a:	2800      	cmp	r0, #0
  40090c:	bf18      	it	ne
  40090e:	2900      	cmpne	r1, #0
  400910:	bf14      	ite	ne
  400912:	2001      	movne	r0, #1
  400914:	2000      	moveq	r0, #0
  400916:	2278      	movs	r2, #120	; 0x78
  400918:	4909      	ldr	r1, [pc, #36]	; (400940 <_i2c_m_sync_init+0x3c>)
  40091a:	4b0a      	ldr	r3, [pc, #40]	; (400944 <_i2c_m_sync_init+0x40>)
  40091c:	4798      	blx	r3

	const struct _i2cm_sync_cfg *cfg;

	dev->hw = hw;
  40091e:	6125      	str	r5, [r4, #16]
	cfg     = _get_i2cm_sync_cfg(dev->hw);
  400920:	4628      	mov	r0, r5
  400922:	4b09      	ldr	r3, [pc, #36]	; (400948 <_i2c_m_sync_init+0x44>)
  400924:	4798      	blx	r3

	// hri_twihs_write_CR_reg(hw, TWIHS_CR_SWRST);
	// hri_twihs_read_RHR_reg(hw);
	hri_twihs_write_CR_reg(dev->hw, cfg->ctrl);
  400926:	6843      	ldr	r3, [r0, #4]
}

static inline void hri_twihs_write_CR_reg(const void *const hw, hri_twihs_cr_reg_t data)
{
	TWIHS_CRITICAL_SECTION_ENTER();
	((Twihs *)hw)->TWIHS_CR = data;
  400928:	602b      	str	r3, [r5, #0]
	hri_twihs_write_SMBTR_reg(dev->hw, cfg->smbtr);
  40092a:	6923      	ldr	r3, [r4, #16]
  40092c:	6882      	ldr	r2, [r0, #8]
	((Twihs *)hw)->TWIHS_SMBTR = data;
  40092e:	639a      	str	r2, [r3, #56]	; 0x38
	hri_twihs_write_FILTR_reg(dev->hw, cfg->filtr);
  400930:	6923      	ldr	r3, [r4, #16]
  400932:	68c2      	ldr	r2, [r0, #12]
	((Twihs *)hw)->TWIHS_FILTR = data;
  400934:	645a      	str	r2, [r3, #68]	; 0x44
	hri_twihs_write_CWGR_reg(dev->hw, cfg->cwgr);
  400936:	6923      	ldr	r3, [r4, #16]
  400938:	6902      	ldr	r2, [r0, #16]
	((Twihs *)hw)->TWIHS_CWGR = data;
  40093a:	611a      	str	r2, [r3, #16]

	return ERR_NONE;
}
  40093c:	2000      	movs	r0, #0
  40093e:	bd38      	pop	{r3, r4, r5, pc}
  400940:	00401830 	.word	0x00401830
  400944:	00400731 	.word	0x00400731
  400948:	004008cd 	.word	0x004008cd

0040094c <_i2c_m_sync_enable>:

	return ERR_NONE;
}

int32_t _i2c_m_sync_enable(struct _i2c_m_sync_device *const dev)
{
  40094c:	b510      	push	{r4, lr}
	ASSERT(dev);
  40094e:	4604      	mov	r4, r0
  400950:	2295      	movs	r2, #149	; 0x95
  400952:	4905      	ldr	r1, [pc, #20]	; (400968 <_i2c_m_sync_enable+0x1c>)
  400954:	3000      	adds	r0, #0
  400956:	bf18      	it	ne
  400958:	2001      	movne	r0, #1
  40095a:	4b04      	ldr	r3, [pc, #16]	; (40096c <_i2c_m_sync_enable+0x20>)
  40095c:	4798      	blx	r3

	hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_MSEN);
  40095e:	6923      	ldr	r3, [r4, #16]
	((Twihs *)hw)->TWIHS_CR = data;
  400960:	2204      	movs	r2, #4
  400962:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
}
  400964:	2000      	movs	r0, #0
  400966:	bd10      	pop	{r4, pc}
  400968:	00401830 	.word	0x00401830
  40096c:	00400731 	.word	0x00400731

00400970 <_i2c_m_sync_transfer>:

	return ERR_NONE;
}

int32_t _i2c_m_sync_transfer(struct _i2c_m_sync_device *const dev, struct _i2c_m_msg *msg)
{
  400970:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev && msg);
  400972:	4604      	mov	r4, r0
  400974:	460d      	mov	r5, r1
  400976:	2800      	cmp	r0, #0
  400978:	bf18      	it	ne
  40097a:	2900      	cmpne	r1, #0
  40097c:	bf14      	ite	ne
  40097e:	2001      	movne	r0, #1
  400980:	2000      	moveq	r0, #0
  400982:	22ba      	movs	r2, #186	; 0xba
  400984:	4952      	ldr	r1, [pc, #328]	; (400ad0 <_i2c_m_sync_transfer+0x160>)
  400986:	4b53      	ldr	r3, [pc, #332]	; (400ad4 <_i2c_m_sync_transfer+0x164>)
  400988:	4798      	blx	r3

	if (dev->service.msg.flags & I2C_M_BUSY) {
  40098a:	8863      	ldrh	r3, [r4, #2]
  40098c:	f413 7f80 	tst.w	r3, #256	; 0x100
  400990:	f040 809a 	bne.w	400ac8 <_i2c_m_sync_transfer+0x158>
		return I2C_ERR_BUSY;
	}

	if (msg->flags & I2C_M_RD) {
  400994:	886b      	ldrh	r3, [r5, #2]
  400996:	f013 0f01 	tst.w	r3, #1
  40099a:	d118      	bne.n	4009ce <_i2c_m_sync_transfer+0x5e>
{
	uint32_t i;
	uint32_t sr;
	int      ret = ERR_NONE;

	msg->flags |= I2C_M_BUSY;
  40099c:	886b      	ldrh	r3, [r5, #2]
  40099e:	b29b      	uxth	r3, r3
  4009a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4009a4:	806b      	strh	r3, [r5, #2]

	if (msg->addr & I2C_M_TEN) {
  4009a6:	882b      	ldrh	r3, [r5, #0]
  4009a8:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4009ac:	d05f      	beq.n	400a6e <_i2c_m_sync_transfer+0xfe>
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(0x78 | (msg->addr >> 8)) | TWIHS_MMR_IADRSZ(1));
  4009ae:	6922      	ldr	r2, [r4, #16]
  4009b0:	0a1b      	lsrs	r3, r3, #8
  4009b2:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  4009b6:	041b      	lsls	r3, r3, #16
  4009b8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4009bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Twihs *)hw)->TWIHS_MMR = data;
  4009c0:	6053      	str	r3, [r2, #4]
		hri_twihs_write_IADR_reg(dev->hw, msg->addr & 0xff);
  4009c2:	6923      	ldr	r3, [r4, #16]
  4009c4:	782a      	ldrb	r2, [r5, #0]
	((Twihs *)hw)->TWIHS_IADR = data;
  4009c6:	60da      	str	r2, [r3, #12]
	for (i = 0; i < msg->len; i++) {
		/* Wait for data is transferred from TWIHS_THR or if NACK is detected */
		do {
			sr = hri_twihs_read_SR_reg(dev->hw);
			if (sr & TWIHS_SR_NACK) {
				ret = I2C_NACK;
  4009c8:	2000      	movs	r0, #0
  4009ca:	4601      	mov	r1, r0
  4009cc:	e05c      	b.n	400a88 <_i2c_m_sync_transfer+0x118>

static inline int32_t _i2c_m_sync_read(struct _i2c_m_sync_device *const dev, struct _i2c_m_msg *msg)
{
	uint32_t i;

	msg->flags |= I2C_M_BUSY;
  4009ce:	886b      	ldrh	r3, [r5, #2]
  4009d0:	b29b      	uxth	r3, r3
  4009d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4009d6:	806b      	strh	r3, [r5, #2]

	if (msg->addr & I2C_M_TEN) {
  4009d8:	882b      	ldrh	r3, [r5, #0]
  4009da:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4009de:	d022      	beq.n	400a26 <_i2c_m_sync_transfer+0xb6>
		hri_twihs_write_MMR_reg(dev->hw,
  4009e0:	6922      	ldr	r2, [r4, #16]
		                        TWIHS_MMR_DADR(0x78 | (msg->addr >> 8)) | TWIHS_MMR_IADRSZ(1) | TWIHS_MMR_MREAD);
  4009e2:	0a1b      	lsrs	r3, r3, #8
  4009e4:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  4009e8:	041b      	lsls	r3, r3, #16
  4009ea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4009ee:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
	((Twihs *)hw)->TWIHS_MMR = data;
  4009f2:	6053      	str	r3, [r2, #4]
		hri_twihs_write_IADR_reg(dev->hw, msg->addr & 0xff);
  4009f4:	6923      	ldr	r3, [r4, #16]
  4009f6:	782a      	ldrb	r2, [r5, #0]
	((Twihs *)hw)->TWIHS_IADR = data;
  4009f8:	60da      	str	r2, [r3, #12]
	} else {
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(msg->addr) | TWIHS_MMR_MREAD);
	}
	/* In single data byte master read, the START and STOP must both be set */
	hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_START | ((msg->len == 1) ? TWIHS_CR_STOP : 0));
  4009fa:	6923      	ldr	r3, [r4, #16]
  4009fc:	686a      	ldr	r2, [r5, #4]
  4009fe:	2a01      	cmp	r2, #1
  400a00:	d019      	beq.n	400a36 <_i2c_m_sync_transfer+0xc6>
  400a02:	2201      	movs	r2, #1
	((Twihs *)hw)->TWIHS_CR = data;
  400a04:	601a      	str	r2, [r3, #0]

	for (i = 0; i < msg->len; i++) {
  400a06:	2100      	movs	r1, #0
  400a08:	686b      	ldr	r3, [r5, #4]
  400a0a:	4299      	cmp	r1, r3
  400a0c:	d222      	bcs.n	400a54 <_i2c_m_sync_transfer+0xe4>
		/* Wait for a byte has been received in TWIHS_RHR since last read */
		while (!hri_twihs_get_SR_RXRDY_bit(dev->hw)) {
  400a0e:	6923      	ldr	r3, [r4, #16]
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_RXRDY) > 0;
  400a10:	6a1a      	ldr	r2, [r3, #32]
  400a12:	f012 0f02 	tst.w	r2, #2
  400a16:	d110      	bne.n	400a3a <_i2c_m_sync_transfer+0xca>
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_NACK) > 0;
  400a18:	6a1b      	ldr	r3, [r3, #32]
			/* Check whether slave acknowledge received after the address byte */
			if (hri_twihs_get_SR_NACK_bit(dev->hw))
  400a1a:	f413 7f80 	tst.w	r3, #256	; 0x100
  400a1e:	d0f6      	beq.n	400a0e <_i2c_m_sync_transfer+0x9e>
				return I2C_NACK;
  400a20:	f06f 0001 	mvn.w	r0, #1
		return _i2c_m_sync_read(dev, msg);
  400a24:	bd38      	pop	{r3, r4, r5, pc}
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(msg->addr) | TWIHS_MMR_MREAD);
  400a26:	6922      	ldr	r2, [r4, #16]
  400a28:	041b      	lsls	r3, r3, #16
  400a2a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  400a2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
	((Twihs *)hw)->TWIHS_MMR = data;
  400a32:	6053      	str	r3, [r2, #4]
  400a34:	e7e1      	b.n	4009fa <_i2c_m_sync_transfer+0x8a>
	hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_START | ((msg->len == 1) ? TWIHS_CR_STOP : 0));
  400a36:	2203      	movs	r2, #3
  400a38:	e7e4      	b.n	400a04 <_i2c_m_sync_transfer+0x94>
		};

		msg->buffer[i] = hri_twihs_read_RHR_reg(dev->hw);
  400a3a:	68aa      	ldr	r2, [r5, #8]
	return ((Twihs *)hw)->TWIHS_RHR;
  400a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a3e:	5453      	strb	r3, [r2, r1]
		/* In multiple data bytes master read, the STOP must be set after the
		 * last data received but one */
		if (i == (msg->len - 2)) {
  400a40:	686b      	ldr	r3, [r5, #4]
  400a42:	3b02      	subs	r3, #2
  400a44:	4299      	cmp	r1, r3
  400a46:	d001      	beq.n	400a4c <_i2c_m_sync_transfer+0xdc>
	for (i = 0; i < msg->len; i++) {
  400a48:	3101      	adds	r1, #1
  400a4a:	e7dd      	b.n	400a08 <_i2c_m_sync_transfer+0x98>
			hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_STOP);
  400a4c:	6923      	ldr	r3, [r4, #16]
	((Twihs *)hw)->TWIHS_CR = data;
  400a4e:	2202      	movs	r2, #2
  400a50:	601a      	str	r2, [r3, #0]
  400a52:	e7f9      	b.n	400a48 <_i2c_m_sync_transfer+0xd8>
		}
	}

	while (!hri_twihs_get_SR_TXCOMP_bit(dev->hw)) {
  400a54:	6923      	ldr	r3, [r4, #16]
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_TXCOMP) > 0;
  400a56:	6a1b      	ldr	r3, [r3, #32]
  400a58:	f013 0f01 	tst.w	r3, #1
  400a5c:	d0fa      	beq.n	400a54 <_i2c_m_sync_transfer+0xe4>
	};
	dev->service.msg.flags &= ~I2C_M_BUSY;
  400a5e:	8863      	ldrh	r3, [r4, #2]
  400a60:	b29b      	uxth	r3, r3
  400a62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  400a66:	b29b      	uxth	r3, r3
  400a68:	8063      	strh	r3, [r4, #2]

	return ERR_NONE;
  400a6a:	2000      	movs	r0, #0
  400a6c:	bd38      	pop	{r3, r4, r5, pc}
		hri_twihs_write_MMR_reg(dev->hw, TWIHS_MMR_DADR(msg->addr));
  400a6e:	6922      	ldr	r2, [r4, #16]
  400a70:	041b      	lsls	r3, r3, #16
  400a72:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
	((Twihs *)hw)->TWIHS_MMR = data;
  400a76:	6053      	str	r3, [r2, #4]
  400a78:	e7a6      	b.n	4009c8 <_i2c_m_sync_transfer+0x58>
				ret = I2C_NACK;
  400a7a:	f06f 0001 	mvn.w	r0, #1
		if (ret != ERR_NONE)
  400a7e:	b978      	cbnz	r0, 400aa0 <_i2c_m_sync_transfer+0x130>
		hri_twihs_write_THR_reg(dev->hw, msg->buffer[i]);
  400a80:	68ab      	ldr	r3, [r5, #8]
  400a82:	5c5b      	ldrb	r3, [r3, r1]
}

static inline void hri_twihs_write_THR_reg(const void *const hw, hri_twihs_thr_reg_t data)
{
	TWIHS_CRITICAL_SECTION_ENTER();
	((Twihs *)hw)->TWIHS_THR = data;
  400a84:	6353      	str	r3, [r2, #52]	; 0x34
	for (i = 0; i < msg->len; i++) {
  400a86:	3101      	adds	r1, #1
  400a88:	686b      	ldr	r3, [r5, #4]
  400a8a:	4299      	cmp	r1, r3
  400a8c:	d208      	bcs.n	400aa0 <_i2c_m_sync_transfer+0x130>
			sr = hri_twihs_read_SR_reg(dev->hw);
  400a8e:	6922      	ldr	r2, [r4, #16]
	return ((Twihs *)hw)->TWIHS_SR;
  400a90:	6a13      	ldr	r3, [r2, #32]
			if (sr & TWIHS_SR_NACK) {
  400a92:	f413 7f80 	tst.w	r3, #256	; 0x100
  400a96:	d1f0      	bne.n	400a7a <_i2c_m_sync_transfer+0x10a>
		} while (!(sr & TWIHS_SR_TXRDY));
  400a98:	f013 0f04 	tst.w	r3, #4
  400a9c:	d0f7      	beq.n	400a8e <_i2c_m_sync_transfer+0x11e>
  400a9e:	e7ee      	b.n	400a7e <_i2c_m_sync_transfer+0x10e>
	if (msg->flags & I2C_M_STOP) {
  400aa0:	886b      	ldrh	r3, [r5, #2]
  400aa2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  400aa6:	d106      	bne.n	400ab6 <_i2c_m_sync_transfer+0x146>
	dev->service.msg.flags &= ~I2C_M_BUSY;
  400aa8:	8863      	ldrh	r3, [r4, #2]
  400aaa:	b29b      	uxth	r3, r3
  400aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  400ab0:	b29b      	uxth	r3, r3
  400ab2:	8063      	strh	r3, [r4, #2]
		return _i2c_m_sync_write(dev, msg);
  400ab4:	bd38      	pop	{r3, r4, r5, pc}
		hri_twihs_write_CR_reg(dev->hw, TWIHS_CR_STOP);
  400ab6:	6923      	ldr	r3, [r4, #16]
	((Twihs *)hw)->TWIHS_CR = data;
  400ab8:	2202      	movs	r2, #2
  400aba:	601a      	str	r2, [r3, #0]
		while (!hri_twihs_get_SR_TXCOMP_bit(dev->hw)) {
  400abc:	6923      	ldr	r3, [r4, #16]
	return (((Twihs *)hw)->TWIHS_SR & TWIHS_SR_TXCOMP) > 0;
  400abe:	6a1b      	ldr	r3, [r3, #32]
  400ac0:	f013 0f01 	tst.w	r3, #1
  400ac4:	d0fa      	beq.n	400abc <_i2c_m_sync_transfer+0x14c>
  400ac6:	e7ef      	b.n	400aa8 <_i2c_m_sync_transfer+0x138>
		return I2C_ERR_BUSY;
  400ac8:	f06f 0005 	mvn.w	r0, #5
}
  400acc:	bd38      	pop	{r3, r4, r5, pc}
  400ace:	bf00      	nop
  400ad0:	00401830 	.word	0x00401830
  400ad4:	00400731 	.word	0x00400731

00400ad8 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  400ad8:	b510      	push	{r4, lr}
	ASSERT(hw);
  400ada:	4604      	mov	r4, r0
  400adc:	f240 222b 	movw	r2, #555	; 0x22b
  400ae0:	4905      	ldr	r1, [pc, #20]	; (400af8 <_usart_get_hardware_index+0x20>)
  400ae2:	3000      	adds	r0, #0
  400ae4:	bf18      	it	ne
  400ae6:	2001      	movne	r0, #1
  400ae8:	4b04      	ldr	r3, [pc, #16]	; (400afc <_usart_get_hardware_index+0x24>)
  400aea:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  400aec:	4804      	ldr	r0, [pc, #16]	; (400b00 <_usart_get_hardware_index+0x28>)
  400aee:	4420      	add	r0, r4
}
  400af0:	f3c0 3087 	ubfx	r0, r0, #14, #8
  400af4:	bd10      	pop	{r4, pc}
  400af6:	bf00      	nop
  400af8:	00401858 	.word	0x00401858
  400afc:	00400731 	.word	0x00400731
  400b00:	bffdc000 	.word	0xbffdc000

00400b04 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  400b04:	b510      	push	{r4, lr}
	ASSERT(hw);
  400b06:	4604      	mov	r4, r0
  400b08:	f240 2287 	movw	r2, #647	; 0x287
  400b0c:	490e      	ldr	r1, [pc, #56]	; (400b48 <_get_usart_index+0x44>)
  400b0e:	3000      	adds	r0, #0
  400b10:	bf18      	it	ne
  400b12:	2001      	movne	r0, #1
  400b14:	4b0d      	ldr	r3, [pc, #52]	; (400b4c <_get_usart_index+0x48>)
  400b16:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  400b18:	4620      	mov	r0, r4
  400b1a:	4b0d      	ldr	r3, [pc, #52]	; (400b50 <_get_usart_index+0x4c>)
  400b1c:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  400b1e:	2300      	movs	r3, #0
  400b20:	b143      	cbz	r3, 400b34 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  400b22:	f240 2291 	movw	r2, #657	; 0x291
  400b26:	4908      	ldr	r1, [pc, #32]	; (400b48 <_get_usart_index+0x44>)
  400b28:	2000      	movs	r0, #0
  400b2a:	4b08      	ldr	r3, [pc, #32]	; (400b4c <_get_usart_index+0x48>)
  400b2c:	4798      	blx	r3
	return 0;
  400b2e:	2300      	movs	r3, #0
}
  400b30:	4618      	mov	r0, r3
  400b32:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  400b34:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  400b38:	008a      	lsls	r2, r1, #2
  400b3a:	4906      	ldr	r1, [pc, #24]	; (400b54 <_get_usart_index+0x50>)
  400b3c:	5c8a      	ldrb	r2, [r1, r2]
  400b3e:	4290      	cmp	r0, r2
  400b40:	d0f6      	beq.n	400b30 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  400b42:	3301      	adds	r3, #1
  400b44:	b2db      	uxtb	r3, r3
  400b46:	e7eb      	b.n	400b20 <_get_usart_index+0x1c>
  400b48:	00401858 	.word	0x00401858
  400b4c:	00400731 	.word	0x00400731
  400b50:	00400ad9 	.word	0x00400ad9
  400b54:	0040184c 	.word	0x0040184c

00400b58 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  400b58:	b510      	push	{r4, lr}
	ASSERT(hw);
  400b5a:	4604      	mov	r4, r0
  400b5c:	f240 229e 	movw	r2, #670	; 0x29e
  400b60:	4911      	ldr	r1, [pc, #68]	; (400ba8 <_usart_init+0x50>)
  400b62:	3000      	adds	r0, #0
  400b64:	bf18      	it	ne
  400b66:	2001      	movne	r0, #1
  400b68:	4b10      	ldr	r3, [pc, #64]	; (400bac <_usart_init+0x54>)
  400b6a:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  400b6c:	4620      	mov	r0, r4
  400b6e:	4b10      	ldr	r3, [pc, #64]	; (400bb0 <_usart_init+0x58>)
  400b70:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  400b72:	4b10      	ldr	r3, [pc, #64]	; (400bb4 <_usart_init+0x5c>)
  400b74:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  400b78:	2300      	movs	r3, #0
  400b7a:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  400b7c:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  400b7e:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  400b80:	22ac      	movs	r2, #172	; 0xac
  400b82:	6022      	str	r2, [r4, #0]
  400b84:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b88:	6022      	str	r2, [r4, #0]
  400b8a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400b8e:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  400b90:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  400b94:	0081      	lsls	r1, r0, #2
  400b96:	4a08      	ldr	r2, [pc, #32]	; (400bb8 <_usart_init+0x60>)
  400b98:	440a      	add	r2, r1
  400b9a:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  400b9c:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  400b9e:	4a07      	ldr	r2, [pc, #28]	; (400bbc <_usart_init+0x64>)
  400ba0:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	bd10      	pop	{r4, pc}
  400ba6:	bf00      	nop
  400ba8:	00401858 	.word	0x00401858
  400bac:	00400731 	.word	0x00400731
  400bb0:	00400b05 	.word	0x00400b05
  400bb4:	55534100 	.word	0x55534100
  400bb8:	0040184c 	.word	0x0040184c
  400bbc:	00040025 	.word	0x00040025

00400bc0 <_usart_sync_init>:
{
  400bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bc2:	460c      	mov	r4, r1
	ASSERT(device);
  400bc4:	4e09      	ldr	r6, [pc, #36]	; (400bec <_usart_sync_init+0x2c>)
  400bc6:	4607      	mov	r7, r0
  400bc8:	22bd      	movs	r2, #189	; 0xbd
  400bca:	4631      	mov	r1, r6
  400bcc:	3000      	adds	r0, #0
  400bce:	bf18      	it	ne
  400bd0:	2001      	movne	r0, #1
  400bd2:	4d07      	ldr	r5, [pc, #28]	; (400bf0 <_usart_sync_init+0x30>)
  400bd4:	47a8      	blx	r5
	ASSERT(hw);
  400bd6:	22be      	movs	r2, #190	; 0xbe
  400bd8:	4631      	mov	r1, r6
  400bda:	1c20      	adds	r0, r4, #0
  400bdc:	bf18      	it	ne
  400bde:	2001      	movne	r0, #1
  400be0:	47a8      	blx	r5
	device->hw = hw;
  400be2:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  400be4:	4620      	mov	r0, r4
  400be6:	4b03      	ldr	r3, [pc, #12]	; (400bf4 <_usart_sync_init+0x34>)
  400be8:	4798      	blx	r3
}
  400bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bec:	00401858 	.word	0x00401858
  400bf0:	00400731 	.word	0x00400731
  400bf4:	00400b59 	.word	0x00400b59

00400bf8 <_usart_sync_enable>:
{
  400bf8:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  400bfa:	4e0a      	ldr	r6, [pc, #40]	; (400c24 <_usart_sync_enable+0x2c>)
  400bfc:	4604      	mov	r4, r0
  400bfe:	f240 1205 	movw	r2, #261	; 0x105
  400c02:	4631      	mov	r1, r6
  400c04:	3000      	adds	r0, #0
  400c06:	bf18      	it	ne
  400c08:	2001      	movne	r0, #1
  400c0a:	4d07      	ldr	r5, [pc, #28]	; (400c28 <_usart_sync_enable+0x30>)
  400c0c:	47a8      	blx	r5
	_usart_enable(device->hw);
  400c0e:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  400c10:	f240 22c7 	movw	r2, #711	; 0x2c7
  400c14:	4631      	mov	r1, r6
  400c16:	1c20      	adds	r0, r4, #0
  400c18:	bf18      	it	ne
  400c1a:	2001      	movne	r0, #1
  400c1c:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  400c1e:	2350      	movs	r3, #80	; 0x50
  400c20:	6023      	str	r3, [r4, #0]
  400c22:	bd70      	pop	{r4, r5, r6, pc}
  400c24:	00401858 	.word	0x00401858
  400c28:	00400731 	.word	0x00400731

00400c2c <_usart_sync_write_byte>:
{
  400c2c:	b538      	push	{r3, r4, r5, lr}
  400c2e:	460c      	mov	r4, r1
	ASSERT(device);
  400c30:	4605      	mov	r5, r0
  400c32:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  400c36:	4904      	ldr	r1, [pc, #16]	; (400c48 <_usart_sync_write_byte+0x1c>)
  400c38:	3000      	adds	r0, #0
  400c3a:	bf18      	it	ne
  400c3c:	2001      	movne	r0, #1
  400c3e:	4b03      	ldr	r3, [pc, #12]	; (400c4c <_usart_sync_write_byte+0x20>)
  400c40:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  400c42:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  400c44:	61dc      	str	r4, [r3, #28]
  400c46:	bd38      	pop	{r3, r4, r5, pc}
  400c48:	00401858 	.word	0x00401858
  400c4c:	00400731 	.word	0x00400731

00400c50 <_usart_sync_read_byte>:
{
  400c50:	b510      	push	{r4, lr}
	ASSERT(device);
  400c52:	4604      	mov	r4, r0
  400c54:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  400c58:	4904      	ldr	r1, [pc, #16]	; (400c6c <_usart_sync_read_byte+0x1c>)
  400c5a:	3000      	adds	r0, #0
  400c5c:	bf18      	it	ne
  400c5e:	2001      	movne	r0, #1
  400c60:	4b03      	ldr	r3, [pc, #12]	; (400c70 <_usart_sync_read_byte+0x20>)
  400c62:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  400c64:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  400c66:	6998      	ldr	r0, [r3, #24]
}
  400c68:	b2c0      	uxtb	r0, r0
  400c6a:	bd10      	pop	{r4, pc}
  400c6c:	00401858 	.word	0x00401858
  400c70:	00400731 	.word	0x00400731

00400c74 <_usart_sync_is_ready_to_send>:
{
  400c74:	b510      	push	{r4, lr}
	ASSERT(device);
  400c76:	4604      	mov	r4, r0
  400c78:	f240 12c3 	movw	r2, #451	; 0x1c3
  400c7c:	4905      	ldr	r1, [pc, #20]	; (400c94 <_usart_sync_is_ready_to_send+0x20>)
  400c7e:	3000      	adds	r0, #0
  400c80:	bf18      	it	ne
  400c82:	2001      	movne	r0, #1
  400c84:	4b04      	ldr	r3, [pc, #16]	; (400c98 <_usart_sync_is_ready_to_send+0x24>)
  400c86:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  400c88:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  400c8a:	6958      	ldr	r0, [r3, #20]
}
  400c8c:	f3c0 0040 	ubfx	r0, r0, #1, #1
  400c90:	bd10      	pop	{r4, pc}
  400c92:	bf00      	nop
  400c94:	00401858 	.word	0x00401858
  400c98:	00400731 	.word	0x00400731

00400c9c <_usart_sync_is_transmit_done>:
{
  400c9c:	b510      	push	{r4, lr}
	ASSERT(device);
  400c9e:	4604      	mov	r4, r0
  400ca0:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  400ca4:	4905      	ldr	r1, [pc, #20]	; (400cbc <_usart_sync_is_transmit_done+0x20>)
  400ca6:	3000      	adds	r0, #0
  400ca8:	bf18      	it	ne
  400caa:	2001      	movne	r0, #1
  400cac:	4b04      	ldr	r3, [pc, #16]	; (400cc0 <_usart_sync_is_transmit_done+0x24>)
  400cae:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  400cb0:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  400cb2:	6958      	ldr	r0, [r3, #20]
}
  400cb4:	f3c0 2040 	ubfx	r0, r0, #9, #1
  400cb8:	bd10      	pop	{r4, pc}
  400cba:	bf00      	nop
  400cbc:	00401858 	.word	0x00401858
  400cc0:	00400731 	.word	0x00400731

00400cc4 <_usart_sync_is_byte_received>:
{
  400cc4:	b510      	push	{r4, lr}
	ASSERT(device);
  400cc6:	4604      	mov	r4, r0
  400cc8:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  400ccc:	4905      	ldr	r1, [pc, #20]	; (400ce4 <_usart_sync_is_byte_received+0x20>)
  400cce:	3000      	adds	r0, #0
  400cd0:	bf18      	it	ne
  400cd2:	2001      	movne	r0, #1
  400cd4:	4b04      	ldr	r3, [pc, #16]	; (400ce8 <_usart_sync_is_byte_received+0x24>)
  400cd6:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  400cd8:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  400cda:	6958      	ldr	r0, [r3, #20]
  400cdc:	f000 0001 	and.w	r0, r0, #1
}
  400ce0:	bd10      	pop	{r4, pc}
  400ce2:	bf00      	nop
  400ce4:	00401858 	.word	0x00401858
  400ce8:	00400731 	.word	0x00400731

00400cec <_usart_get_usart_sync>:
}
  400cec:	2000      	movs	r0, #0
  400cee:	4770      	bx	lr

00400cf0 <retrieve_voltage>:
		//note: when string is shorter than previous one, the end still contains \n and values! so reset string
		memset(str_data, 0, STR_DATA_SIZE);
	}
}

void retrieve_voltage(uint8_t address, uint16_t *V_bus, int16_t *V_shunt){
  400cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400cf4:	460c      	mov	r4, r1
  400cf6:	4616      	mov	r6, r2
	i2c_m_sync_set_slaveaddr(&I2C_0, address, I2C_M_SEVEN);
  400cf8:	4d17      	ldr	r5, [pc, #92]	; (400d58 <retrieve_voltage+0x68>)
  400cfa:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400cfe:	4601      	mov	r1, r0
  400d00:	4628      	mov	r0, r5
  400d02:	4b16      	ldr	r3, [pc, #88]	; (400d5c <retrieve_voltage+0x6c>)
  400d04:	4798      	blx	r3
	i2c_m_sync_cmd_read(&I2C_0, INA219_REG_SHUNTVOLTAGE, V_shunt, 2);
  400d06:	2302      	movs	r3, #2
  400d08:	4632      	mov	r2, r6
  400d0a:	2101      	movs	r1, #1
  400d0c:	4628      	mov	r0, r5
  400d0e:	f8df 8054 	ldr.w	r8, [pc, #84]	; 400d64 <retrieve_voltage+0x74>
  400d12:	47c0      	blx	r8
	delay_us(1); // otherwise bytes are not correctly registered
  400d14:	2001      	movs	r0, #1
  400d16:	4f12      	ldr	r7, [pc, #72]	; (400d60 <retrieve_voltage+0x70>)
  400d18:	47b8      	blx	r7
	*V_shunt = ((((*V_shunt & 0x00FF) << 8) | ((*V_shunt & 0xFF00) >> 8)) & INA219_VSHUNT_PGA1_MASK)  *10; // put MSByte first and convert to V
  400d1a:	f9b6 2000 	ldrsh.w	r2, [r6]
  400d1e:	b293      	uxth	r3, r2
  400d20:	021b      	lsls	r3, r3, #8
  400d22:	b29b      	uxth	r3, r3
  400d24:	f3c2 2207 	ubfx	r2, r2, #8, #8
  400d28:	4313      	orrs	r3, r2
  400d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  400d2e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400d32:	005a      	lsls	r2, r3, #1
  400d34:	8032      	strh	r2, [r6, #0]
	//*V_shunt = (*V_shunt & INA219_VSHUNT_PGA1_MASK)*10;
	i2c_m_sync_cmd_read(&I2C_0, INA219_REG_BUSVOLTAGE, V_bus, 2);
  400d36:	2302      	movs	r3, #2
  400d38:	4622      	mov	r2, r4
  400d3a:	4619      	mov	r1, r3
  400d3c:	4628      	mov	r0, r5
  400d3e:	47c0      	blx	r8
	delay_us(1);
  400d40:	2001      	movs	r0, #1
  400d42:	47b8      	blx	r7
	*V_bus = ((((*V_bus & 0x00FF) << 8) | ((*V_bus & 0xFF00) >> 8)) >> 3) *4; // put MSByte first and convert to mV
  400d44:	8822      	ldrh	r2, [r4, #0]
  400d46:	0213      	lsls	r3, r2, #8
  400d48:	b29b      	uxth	r3, r3
  400d4a:	ea43 2312 	orr.w	r3, r3, r2, lsr #8
  400d4e:	10db      	asrs	r3, r3, #3
  400d50:	009b      	lsls	r3, r3, #2
  400d52:	8023      	strh	r3, [r4, #0]
  400d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d58:	204000a0 	.word	0x204000a0
  400d5c:	004004b5 	.word	0x004004b5
  400d60:	004003e9 	.word	0x004003e9
  400d64:	00400515 	.word	0x00400515

00400d68 <main>:
{
  400d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d6c:	b098      	sub	sp, #96	; 0x60
	atmel_start_init();
  400d6e:	4b31      	ldr	r3, [pc, #196]	; (400e34 <main+0xcc>)
  400d70:	4798      	blx	r3
	usart_sync_get_io_descriptor(&SERIAL, &io_serial);
  400d72:	4c31      	ldr	r4, [pc, #196]	; (400e38 <main+0xd0>)
  400d74:	a917      	add	r1, sp, #92	; 0x5c
  400d76:	4620      	mov	r0, r4
  400d78:	4b30      	ldr	r3, [pc, #192]	; (400e3c <main+0xd4>)
  400d7a:	4798      	blx	r3
	usart_sync_enable(&SERIAL);
  400d7c:	4620      	mov	r0, r4
  400d7e:	4b30      	ldr	r3, [pc, #192]	; (400e40 <main+0xd8>)
  400d80:	4798      	blx	r3
	i2c_m_sync_get_io_descriptor(&I2C_0, &I2C_0_io);
  400d82:	4c30      	ldr	r4, [pc, #192]	; (400e44 <main+0xdc>)
  400d84:	a907      	add	r1, sp, #28
  400d86:	4620      	mov	r0, r4
  400d88:	4b2f      	ldr	r3, [pc, #188]	; (400e48 <main+0xe0>)
  400d8a:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
  400d8c:	4620      	mov	r0, r4
  400d8e:	4b2f      	ldr	r3, [pc, #188]	; (400e4c <main+0xe4>)
  400d90:	4798      	blx	r3
	int16_t V_shunt_1 = 0, V_shunt_2 = 0;
  400d92:	2500      	movs	r5, #0
  400d94:	f8ad 501a 	strh.w	r5, [sp, #26]
  400d98:	f8ad 5018 	strh.w	r5, [sp, #24]
	uint16_t V_bus_1 = 0, V_bus_2 = 0;
  400d9c:	f8ad 5016 	strh.w	r5, [sp, #22]
  400da0:	f8ad 5014 	strh.w	r5, [sp, #20]
	uint16_t config =	INA219_CONFIG_BVOLTAGERANGE_16V |
  400da4:	ae18      	add	r6, sp, #96	; 0x60
  400da6:	f240 139f 	movw	r3, #415	; 0x19f
  400daa:	f826 3d4e 	strh.w	r3, [r6, #-78]!
	i2c_m_sync_set_slaveaddr(&I2C_0, INA219_1_ADDRESS, I2C_M_SEVEN);
  400dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400db2:	2140      	movs	r1, #64	; 0x40
  400db4:	4620      	mov	r0, r4
  400db6:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 400e6c <main+0x104>
  400dba:	47c0      	blx	r8
	i2c_m_sync_cmd_write(&I2C_0, INA219_REG_CONFIG, &config, 2);
  400dbc:	2302      	movs	r3, #2
  400dbe:	4632      	mov	r2, r6
  400dc0:	4629      	mov	r1, r5
  400dc2:	4620      	mov	r0, r4
  400dc4:	4f22      	ldr	r7, [pc, #136]	; (400e50 <main+0xe8>)
  400dc6:	47b8      	blx	r7
	i2c_m_sync_set_slaveaddr(&I2C_0, INA219_2_ADDRESS, I2C_M_SEVEN);
  400dc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400dcc:	2141      	movs	r1, #65	; 0x41
  400dce:	4620      	mov	r0, r4
  400dd0:	47c0      	blx	r8
	i2c_m_sync_cmd_write(&I2C_0, INA219_REG_CONFIG, &config, 2);
  400dd2:	2302      	movs	r3, #2
  400dd4:	4632      	mov	r2, r6
  400dd6:	4629      	mov	r1, r5
  400dd8:	4620      	mov	r0, r4
  400dda:	47b8      	blx	r7
		retrieve_voltage(INA219_1_ADDRESS,&V_bus_1,&V_shunt_1);
  400ddc:	f10d 021a 	add.w	r2, sp, #26
  400de0:	f10d 0116 	add.w	r1, sp, #22
  400de4:	2040      	movs	r0, #64	; 0x40
  400de6:	4c1b      	ldr	r4, [pc, #108]	; (400e54 <main+0xec>)
  400de8:	47a0      	blx	r4
		retrieve_voltage(INA219_2_ADDRESS,&V_bus_2,&V_shunt_2);
  400dea:	aa06      	add	r2, sp, #24
  400dec:	a905      	add	r1, sp, #20
  400dee:	2041      	movs	r0, #65	; 0x41
  400df0:	47a0      	blx	r4
		snprintf(str_data, STR_DATA_SIZE,"Vs1(uV),%d,Vb1(mV),%d,Vs2(uV),%d,Vb2(mV),%d\n", V_shunt_1, V_bus_1, V_shunt_2,V_bus_2);
  400df2:	f9bd 301a 	ldrsh.w	r3, [sp, #26]
  400df6:	f8bd 2014 	ldrh.w	r2, [sp, #20]
  400dfa:	9202      	str	r2, [sp, #8]
  400dfc:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
  400e00:	9201      	str	r2, [sp, #4]
  400e02:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  400e06:	9200      	str	r2, [sp, #0]
  400e08:	4a13      	ldr	r2, [pc, #76]	; (400e58 <main+0xf0>)
  400e0a:	213c      	movs	r1, #60	; 0x3c
  400e0c:	a808      	add	r0, sp, #32
  400e0e:	4c13      	ldr	r4, [pc, #76]	; (400e5c <main+0xf4>)
  400e10:	47a0      	blx	r4
		io_write(io_serial, str_data, STR_DATA_SIZE);
  400e12:	223c      	movs	r2, #60	; 0x3c
  400e14:	a908      	add	r1, sp, #32
  400e16:	9817      	ldr	r0, [sp, #92]	; 0x5c
  400e18:	4b11      	ldr	r3, [pc, #68]	; (400e60 <main+0xf8>)
  400e1a:	4798      	blx	r3
		while(!usart_sync_is_tx_empty(io_serial)){}
  400e1c:	9817      	ldr	r0, [sp, #92]	; 0x5c
  400e1e:	4b11      	ldr	r3, [pc, #68]	; (400e64 <main+0xfc>)
  400e20:	4798      	blx	r3
  400e22:	2800      	cmp	r0, #0
  400e24:	d0fa      	beq.n	400e1c <main+0xb4>
		memset(str_data, 0, STR_DATA_SIZE);
  400e26:	223c      	movs	r2, #60	; 0x3c
  400e28:	2100      	movs	r1, #0
  400e2a:	a808      	add	r0, sp, #32
  400e2c:	4b0e      	ldr	r3, [pc, #56]	; (400e68 <main+0x100>)
  400e2e:	4798      	blx	r3
	while (1) {	
  400e30:	e7d4      	b.n	400ddc <main+0x74>
  400e32:	bf00      	nop
  400e34:	004001d5 	.word	0x004001d5
  400e38:	20400090 	.word	0x20400090
  400e3c:	004006e1 	.word	0x004006e1
  400e40:	004006b5 	.word	0x004006b5
  400e44:	204000a0 	.word	0x204000a0
  400e48:	00400565 	.word	0x00400565
  400e4c:	004004a9 	.word	0x004004a9
  400e50:	004004c5 	.word	0x004004c5
  400e54:	00400cf1 	.word	0x00400cf1
  400e58:	00401874 	.word	0x00401874
  400e5c:	00400ec9 	.word	0x00400ec9
  400e60:	0040056d 	.word	0x0040056d
  400e64:	00400709 	.word	0x00400709
  400e68:	00400eb9 	.word	0x00400eb9
  400e6c:	004004b5 	.word	0x004004b5

00400e70 <__libc_init_array>:
  400e70:	b570      	push	{r4, r5, r6, lr}
  400e72:	4e0d      	ldr	r6, [pc, #52]	; (400ea8 <__libc_init_array+0x38>)
  400e74:	4c0d      	ldr	r4, [pc, #52]	; (400eac <__libc_init_array+0x3c>)
  400e76:	1ba4      	subs	r4, r4, r6
  400e78:	10a4      	asrs	r4, r4, #2
  400e7a:	2500      	movs	r5, #0
  400e7c:	42a5      	cmp	r5, r4
  400e7e:	d109      	bne.n	400e94 <__libc_init_array+0x24>
  400e80:	4e0b      	ldr	r6, [pc, #44]	; (400eb0 <__libc_init_array+0x40>)
  400e82:	4c0c      	ldr	r4, [pc, #48]	; (400eb4 <__libc_init_array+0x44>)
  400e84:	f000 fd58 	bl	401938 <_init>
  400e88:	1ba4      	subs	r4, r4, r6
  400e8a:	10a4      	asrs	r4, r4, #2
  400e8c:	2500      	movs	r5, #0
  400e8e:	42a5      	cmp	r5, r4
  400e90:	d105      	bne.n	400e9e <__libc_init_array+0x2e>
  400e92:	bd70      	pop	{r4, r5, r6, pc}
  400e94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  400e98:	4798      	blx	r3
  400e9a:	3501      	adds	r5, #1
  400e9c:	e7ee      	b.n	400e7c <__libc_init_array+0xc>
  400e9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  400ea2:	4798      	blx	r3
  400ea4:	3501      	adds	r5, #1
  400ea6:	e7f2      	b.n	400e8e <__libc_init_array+0x1e>
  400ea8:	00401944 	.word	0x00401944
  400eac:	00401944 	.word	0x00401944
  400eb0:	00401944 	.word	0x00401944
  400eb4:	00401948 	.word	0x00401948

00400eb8 <memset>:
  400eb8:	4402      	add	r2, r0
  400eba:	4603      	mov	r3, r0
  400ebc:	4293      	cmp	r3, r2
  400ebe:	d100      	bne.n	400ec2 <memset+0xa>
  400ec0:	4770      	bx	lr
  400ec2:	f803 1b01 	strb.w	r1, [r3], #1
  400ec6:	e7f9      	b.n	400ebc <memset+0x4>

00400ec8 <sniprintf>:
  400ec8:	b40c      	push	{r2, r3}
  400eca:	b530      	push	{r4, r5, lr}
  400ecc:	4b17      	ldr	r3, [pc, #92]	; (400f2c <sniprintf+0x64>)
  400ece:	1e0c      	subs	r4, r1, #0
  400ed0:	b09d      	sub	sp, #116	; 0x74
  400ed2:	681d      	ldr	r5, [r3, #0]
  400ed4:	da08      	bge.n	400ee8 <sniprintf+0x20>
  400ed6:	238b      	movs	r3, #139	; 0x8b
  400ed8:	602b      	str	r3, [r5, #0]
  400eda:	f04f 30ff 	mov.w	r0, #4294967295
  400ede:	b01d      	add	sp, #116	; 0x74
  400ee0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  400ee4:	b002      	add	sp, #8
  400ee6:	4770      	bx	lr
  400ee8:	f44f 7302 	mov.w	r3, #520	; 0x208
  400eec:	f8ad 3014 	strh.w	r3, [sp, #20]
  400ef0:	bf14      	ite	ne
  400ef2:	f104 33ff 	addne.w	r3, r4, #4294967295
  400ef6:	4623      	moveq	r3, r4
  400ef8:	9304      	str	r3, [sp, #16]
  400efa:	9307      	str	r3, [sp, #28]
  400efc:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400f00:	9002      	str	r0, [sp, #8]
  400f02:	9006      	str	r0, [sp, #24]
  400f04:	f8ad 3016 	strh.w	r3, [sp, #22]
  400f08:	9a20      	ldr	r2, [sp, #128]	; 0x80
  400f0a:	ab21      	add	r3, sp, #132	; 0x84
  400f0c:	a902      	add	r1, sp, #8
  400f0e:	4628      	mov	r0, r5
  400f10:	9301      	str	r3, [sp, #4]
  400f12:	f000 f8c7 	bl	4010a4 <_svfiprintf_r>
  400f16:	1c43      	adds	r3, r0, #1
  400f18:	bfbc      	itt	lt
  400f1a:	238b      	movlt	r3, #139	; 0x8b
  400f1c:	602b      	strlt	r3, [r5, #0]
  400f1e:	2c00      	cmp	r4, #0
  400f20:	d0dd      	beq.n	400ede <sniprintf+0x16>
  400f22:	9b02      	ldr	r3, [sp, #8]
  400f24:	2200      	movs	r2, #0
  400f26:	701a      	strb	r2, [r3, #0]
  400f28:	e7d9      	b.n	400ede <sniprintf+0x16>
  400f2a:	bf00      	nop
  400f2c:	20400000 	.word	0x20400000

00400f30 <_malloc_r>:
  400f30:	b570      	push	{r4, r5, r6, lr}
  400f32:	1ccd      	adds	r5, r1, #3
  400f34:	f025 0503 	bic.w	r5, r5, #3
  400f38:	3508      	adds	r5, #8
  400f3a:	2d0c      	cmp	r5, #12
  400f3c:	bf38      	it	cc
  400f3e:	250c      	movcc	r5, #12
  400f40:	2d00      	cmp	r5, #0
  400f42:	4606      	mov	r6, r0
  400f44:	db01      	blt.n	400f4a <_malloc_r+0x1a>
  400f46:	42a9      	cmp	r1, r5
  400f48:	d903      	bls.n	400f52 <_malloc_r+0x22>
  400f4a:	230c      	movs	r3, #12
  400f4c:	6033      	str	r3, [r6, #0]
  400f4e:	2000      	movs	r0, #0
  400f50:	bd70      	pop	{r4, r5, r6, pc}
  400f52:	f000 fbba 	bl	4016ca <__malloc_lock>
  400f56:	4a23      	ldr	r2, [pc, #140]	; (400fe4 <_malloc_r+0xb4>)
  400f58:	6814      	ldr	r4, [r2, #0]
  400f5a:	4621      	mov	r1, r4
  400f5c:	b991      	cbnz	r1, 400f84 <_malloc_r+0x54>
  400f5e:	4c22      	ldr	r4, [pc, #136]	; (400fe8 <_malloc_r+0xb8>)
  400f60:	6823      	ldr	r3, [r4, #0]
  400f62:	b91b      	cbnz	r3, 400f6c <_malloc_r+0x3c>
  400f64:	4630      	mov	r0, r6
  400f66:	f000 fb27 	bl	4015b8 <_sbrk_r>
  400f6a:	6020      	str	r0, [r4, #0]
  400f6c:	4629      	mov	r1, r5
  400f6e:	4630      	mov	r0, r6
  400f70:	f000 fb22 	bl	4015b8 <_sbrk_r>
  400f74:	1c43      	adds	r3, r0, #1
  400f76:	d126      	bne.n	400fc6 <_malloc_r+0x96>
  400f78:	230c      	movs	r3, #12
  400f7a:	6033      	str	r3, [r6, #0]
  400f7c:	4630      	mov	r0, r6
  400f7e:	f000 fba5 	bl	4016cc <__malloc_unlock>
  400f82:	e7e4      	b.n	400f4e <_malloc_r+0x1e>
  400f84:	680b      	ldr	r3, [r1, #0]
  400f86:	1b5b      	subs	r3, r3, r5
  400f88:	d41a      	bmi.n	400fc0 <_malloc_r+0x90>
  400f8a:	2b0b      	cmp	r3, #11
  400f8c:	d90f      	bls.n	400fae <_malloc_r+0x7e>
  400f8e:	600b      	str	r3, [r1, #0]
  400f90:	50cd      	str	r5, [r1, r3]
  400f92:	18cc      	adds	r4, r1, r3
  400f94:	4630      	mov	r0, r6
  400f96:	f000 fb99 	bl	4016cc <__malloc_unlock>
  400f9a:	f104 000b 	add.w	r0, r4, #11
  400f9e:	1d23      	adds	r3, r4, #4
  400fa0:	f020 0007 	bic.w	r0, r0, #7
  400fa4:	1ac3      	subs	r3, r0, r3
  400fa6:	d01b      	beq.n	400fe0 <_malloc_r+0xb0>
  400fa8:	425a      	negs	r2, r3
  400faa:	50e2      	str	r2, [r4, r3]
  400fac:	bd70      	pop	{r4, r5, r6, pc}
  400fae:	428c      	cmp	r4, r1
  400fb0:	bf0d      	iteet	eq
  400fb2:	6863      	ldreq	r3, [r4, #4]
  400fb4:	684b      	ldrne	r3, [r1, #4]
  400fb6:	6063      	strne	r3, [r4, #4]
  400fb8:	6013      	streq	r3, [r2, #0]
  400fba:	bf18      	it	ne
  400fbc:	460c      	movne	r4, r1
  400fbe:	e7e9      	b.n	400f94 <_malloc_r+0x64>
  400fc0:	460c      	mov	r4, r1
  400fc2:	6849      	ldr	r1, [r1, #4]
  400fc4:	e7ca      	b.n	400f5c <_malloc_r+0x2c>
  400fc6:	1cc4      	adds	r4, r0, #3
  400fc8:	f024 0403 	bic.w	r4, r4, #3
  400fcc:	42a0      	cmp	r0, r4
  400fce:	d005      	beq.n	400fdc <_malloc_r+0xac>
  400fd0:	1a21      	subs	r1, r4, r0
  400fd2:	4630      	mov	r0, r6
  400fd4:	f000 faf0 	bl	4015b8 <_sbrk_r>
  400fd8:	3001      	adds	r0, #1
  400fda:	d0cd      	beq.n	400f78 <_malloc_r+0x48>
  400fdc:	6025      	str	r5, [r4, #0]
  400fde:	e7d9      	b.n	400f94 <_malloc_r+0x64>
  400fe0:	bd70      	pop	{r4, r5, r6, pc}
  400fe2:	bf00      	nop
  400fe4:	20400088 	.word	0x20400088
  400fe8:	2040008c 	.word	0x2040008c

00400fec <__ssputs_r>:
  400fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400ff0:	688e      	ldr	r6, [r1, #8]
  400ff2:	429e      	cmp	r6, r3
  400ff4:	4682      	mov	sl, r0
  400ff6:	460c      	mov	r4, r1
  400ff8:	4691      	mov	r9, r2
  400ffa:	4698      	mov	r8, r3
  400ffc:	d835      	bhi.n	40106a <__ssputs_r+0x7e>
  400ffe:	898a      	ldrh	r2, [r1, #12]
  401000:	f412 6f90 	tst.w	r2, #1152	; 0x480
  401004:	d031      	beq.n	40106a <__ssputs_r+0x7e>
  401006:	6825      	ldr	r5, [r4, #0]
  401008:	6909      	ldr	r1, [r1, #16]
  40100a:	1a6f      	subs	r7, r5, r1
  40100c:	6965      	ldr	r5, [r4, #20]
  40100e:	2302      	movs	r3, #2
  401010:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  401014:	fb95 f5f3 	sdiv	r5, r5, r3
  401018:	f108 0301 	add.w	r3, r8, #1
  40101c:	443b      	add	r3, r7
  40101e:	429d      	cmp	r5, r3
  401020:	bf38      	it	cc
  401022:	461d      	movcc	r5, r3
  401024:	0553      	lsls	r3, r2, #21
  401026:	d531      	bpl.n	40108c <__ssputs_r+0xa0>
  401028:	4629      	mov	r1, r5
  40102a:	f7ff ff81 	bl	400f30 <_malloc_r>
  40102e:	4606      	mov	r6, r0
  401030:	b950      	cbnz	r0, 401048 <__ssputs_r+0x5c>
  401032:	230c      	movs	r3, #12
  401034:	f8ca 3000 	str.w	r3, [sl]
  401038:	89a3      	ldrh	r3, [r4, #12]
  40103a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40103e:	81a3      	strh	r3, [r4, #12]
  401040:	f04f 30ff 	mov.w	r0, #4294967295
  401044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401048:	463a      	mov	r2, r7
  40104a:	6921      	ldr	r1, [r4, #16]
  40104c:	f000 fb18 	bl	401680 <memcpy>
  401050:	89a3      	ldrh	r3, [r4, #12]
  401052:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  401056:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40105a:	81a3      	strh	r3, [r4, #12]
  40105c:	6126      	str	r6, [r4, #16]
  40105e:	6165      	str	r5, [r4, #20]
  401060:	443e      	add	r6, r7
  401062:	1bed      	subs	r5, r5, r7
  401064:	6026      	str	r6, [r4, #0]
  401066:	60a5      	str	r5, [r4, #8]
  401068:	4646      	mov	r6, r8
  40106a:	4546      	cmp	r6, r8
  40106c:	bf28      	it	cs
  40106e:	4646      	movcs	r6, r8
  401070:	4632      	mov	r2, r6
  401072:	4649      	mov	r1, r9
  401074:	6820      	ldr	r0, [r4, #0]
  401076:	f000 fb0e 	bl	401696 <memmove>
  40107a:	68a3      	ldr	r3, [r4, #8]
  40107c:	1b9b      	subs	r3, r3, r6
  40107e:	60a3      	str	r3, [r4, #8]
  401080:	6823      	ldr	r3, [r4, #0]
  401082:	441e      	add	r6, r3
  401084:	6026      	str	r6, [r4, #0]
  401086:	2000      	movs	r0, #0
  401088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40108c:	462a      	mov	r2, r5
  40108e:	f000 fb6d 	bl	40176c <_realloc_r>
  401092:	4606      	mov	r6, r0
  401094:	2800      	cmp	r0, #0
  401096:	d1e1      	bne.n	40105c <__ssputs_r+0x70>
  401098:	6921      	ldr	r1, [r4, #16]
  40109a:	4650      	mov	r0, sl
  40109c:	f000 fb18 	bl	4016d0 <_free_r>
  4010a0:	e7c7      	b.n	401032 <__ssputs_r+0x46>
	...

004010a4 <_svfiprintf_r>:
  4010a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010a8:	b09d      	sub	sp, #116	; 0x74
  4010aa:	4680      	mov	r8, r0
  4010ac:	9303      	str	r3, [sp, #12]
  4010ae:	898b      	ldrh	r3, [r1, #12]
  4010b0:	061c      	lsls	r4, r3, #24
  4010b2:	460d      	mov	r5, r1
  4010b4:	4616      	mov	r6, r2
  4010b6:	d50f      	bpl.n	4010d8 <_svfiprintf_r+0x34>
  4010b8:	690b      	ldr	r3, [r1, #16]
  4010ba:	b96b      	cbnz	r3, 4010d8 <_svfiprintf_r+0x34>
  4010bc:	2140      	movs	r1, #64	; 0x40
  4010be:	f7ff ff37 	bl	400f30 <_malloc_r>
  4010c2:	6028      	str	r0, [r5, #0]
  4010c4:	6128      	str	r0, [r5, #16]
  4010c6:	b928      	cbnz	r0, 4010d4 <_svfiprintf_r+0x30>
  4010c8:	230c      	movs	r3, #12
  4010ca:	f8c8 3000 	str.w	r3, [r8]
  4010ce:	f04f 30ff 	mov.w	r0, #4294967295
  4010d2:	e0c5      	b.n	401260 <_svfiprintf_r+0x1bc>
  4010d4:	2340      	movs	r3, #64	; 0x40
  4010d6:	616b      	str	r3, [r5, #20]
  4010d8:	2300      	movs	r3, #0
  4010da:	9309      	str	r3, [sp, #36]	; 0x24
  4010dc:	2320      	movs	r3, #32
  4010de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  4010e2:	2330      	movs	r3, #48	; 0x30
  4010e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  4010e8:	f04f 0b01 	mov.w	fp, #1
  4010ec:	4637      	mov	r7, r6
  4010ee:	463c      	mov	r4, r7
  4010f0:	f814 3b01 	ldrb.w	r3, [r4], #1
  4010f4:	2b00      	cmp	r3, #0
  4010f6:	d13c      	bne.n	401172 <_svfiprintf_r+0xce>
  4010f8:	ebb7 0a06 	subs.w	sl, r7, r6
  4010fc:	d00b      	beq.n	401116 <_svfiprintf_r+0x72>
  4010fe:	4653      	mov	r3, sl
  401100:	4632      	mov	r2, r6
  401102:	4629      	mov	r1, r5
  401104:	4640      	mov	r0, r8
  401106:	f7ff ff71 	bl	400fec <__ssputs_r>
  40110a:	3001      	adds	r0, #1
  40110c:	f000 80a3 	beq.w	401256 <_svfiprintf_r+0x1b2>
  401110:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401112:	4453      	add	r3, sl
  401114:	9309      	str	r3, [sp, #36]	; 0x24
  401116:	783b      	ldrb	r3, [r7, #0]
  401118:	2b00      	cmp	r3, #0
  40111a:	f000 809c 	beq.w	401256 <_svfiprintf_r+0x1b2>
  40111e:	2300      	movs	r3, #0
  401120:	f04f 32ff 	mov.w	r2, #4294967295
  401124:	9304      	str	r3, [sp, #16]
  401126:	9307      	str	r3, [sp, #28]
  401128:	9205      	str	r2, [sp, #20]
  40112a:	9306      	str	r3, [sp, #24]
  40112c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  401130:	931a      	str	r3, [sp, #104]	; 0x68
  401132:	2205      	movs	r2, #5
  401134:	7821      	ldrb	r1, [r4, #0]
  401136:	4850      	ldr	r0, [pc, #320]	; (401278 <_svfiprintf_r+0x1d4>)
  401138:	f000 fa52 	bl	4015e0 <memchr>
  40113c:	1c67      	adds	r7, r4, #1
  40113e:	9b04      	ldr	r3, [sp, #16]
  401140:	b9d8      	cbnz	r0, 40117a <_svfiprintf_r+0xd6>
  401142:	06d9      	lsls	r1, r3, #27
  401144:	bf44      	itt	mi
  401146:	2220      	movmi	r2, #32
  401148:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  40114c:	071a      	lsls	r2, r3, #28
  40114e:	bf44      	itt	mi
  401150:	222b      	movmi	r2, #43	; 0x2b
  401152:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  401156:	7822      	ldrb	r2, [r4, #0]
  401158:	2a2a      	cmp	r2, #42	; 0x2a
  40115a:	d016      	beq.n	40118a <_svfiprintf_r+0xe6>
  40115c:	9a07      	ldr	r2, [sp, #28]
  40115e:	2100      	movs	r1, #0
  401160:	200a      	movs	r0, #10
  401162:	4627      	mov	r7, r4
  401164:	3401      	adds	r4, #1
  401166:	783b      	ldrb	r3, [r7, #0]
  401168:	3b30      	subs	r3, #48	; 0x30
  40116a:	2b09      	cmp	r3, #9
  40116c:	d951      	bls.n	401212 <_svfiprintf_r+0x16e>
  40116e:	b1c9      	cbz	r1, 4011a4 <_svfiprintf_r+0x100>
  401170:	e011      	b.n	401196 <_svfiprintf_r+0xf2>
  401172:	2b25      	cmp	r3, #37	; 0x25
  401174:	d0c0      	beq.n	4010f8 <_svfiprintf_r+0x54>
  401176:	4627      	mov	r7, r4
  401178:	e7b9      	b.n	4010ee <_svfiprintf_r+0x4a>
  40117a:	4a3f      	ldr	r2, [pc, #252]	; (401278 <_svfiprintf_r+0x1d4>)
  40117c:	1a80      	subs	r0, r0, r2
  40117e:	fa0b f000 	lsl.w	r0, fp, r0
  401182:	4318      	orrs	r0, r3
  401184:	9004      	str	r0, [sp, #16]
  401186:	463c      	mov	r4, r7
  401188:	e7d3      	b.n	401132 <_svfiprintf_r+0x8e>
  40118a:	9a03      	ldr	r2, [sp, #12]
  40118c:	1d11      	adds	r1, r2, #4
  40118e:	6812      	ldr	r2, [r2, #0]
  401190:	9103      	str	r1, [sp, #12]
  401192:	2a00      	cmp	r2, #0
  401194:	db01      	blt.n	40119a <_svfiprintf_r+0xf6>
  401196:	9207      	str	r2, [sp, #28]
  401198:	e004      	b.n	4011a4 <_svfiprintf_r+0x100>
  40119a:	4252      	negs	r2, r2
  40119c:	f043 0302 	orr.w	r3, r3, #2
  4011a0:	9207      	str	r2, [sp, #28]
  4011a2:	9304      	str	r3, [sp, #16]
  4011a4:	783b      	ldrb	r3, [r7, #0]
  4011a6:	2b2e      	cmp	r3, #46	; 0x2e
  4011a8:	d10e      	bne.n	4011c8 <_svfiprintf_r+0x124>
  4011aa:	787b      	ldrb	r3, [r7, #1]
  4011ac:	2b2a      	cmp	r3, #42	; 0x2a
  4011ae:	f107 0101 	add.w	r1, r7, #1
  4011b2:	d132      	bne.n	40121a <_svfiprintf_r+0x176>
  4011b4:	9b03      	ldr	r3, [sp, #12]
  4011b6:	1d1a      	adds	r2, r3, #4
  4011b8:	681b      	ldr	r3, [r3, #0]
  4011ba:	9203      	str	r2, [sp, #12]
  4011bc:	2b00      	cmp	r3, #0
  4011be:	bfb8      	it	lt
  4011c0:	f04f 33ff 	movlt.w	r3, #4294967295
  4011c4:	3702      	adds	r7, #2
  4011c6:	9305      	str	r3, [sp, #20]
  4011c8:	4c2c      	ldr	r4, [pc, #176]	; (40127c <_svfiprintf_r+0x1d8>)
  4011ca:	7839      	ldrb	r1, [r7, #0]
  4011cc:	2203      	movs	r2, #3
  4011ce:	4620      	mov	r0, r4
  4011d0:	f000 fa06 	bl	4015e0 <memchr>
  4011d4:	b138      	cbz	r0, 4011e6 <_svfiprintf_r+0x142>
  4011d6:	2340      	movs	r3, #64	; 0x40
  4011d8:	1b00      	subs	r0, r0, r4
  4011da:	fa03 f000 	lsl.w	r0, r3, r0
  4011de:	9b04      	ldr	r3, [sp, #16]
  4011e0:	4303      	orrs	r3, r0
  4011e2:	9304      	str	r3, [sp, #16]
  4011e4:	3701      	adds	r7, #1
  4011e6:	7839      	ldrb	r1, [r7, #0]
  4011e8:	4825      	ldr	r0, [pc, #148]	; (401280 <_svfiprintf_r+0x1dc>)
  4011ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  4011ee:	2206      	movs	r2, #6
  4011f0:	1c7e      	adds	r6, r7, #1
  4011f2:	f000 f9f5 	bl	4015e0 <memchr>
  4011f6:	2800      	cmp	r0, #0
  4011f8:	d035      	beq.n	401266 <_svfiprintf_r+0x1c2>
  4011fa:	4b22      	ldr	r3, [pc, #136]	; (401284 <_svfiprintf_r+0x1e0>)
  4011fc:	b9fb      	cbnz	r3, 40123e <_svfiprintf_r+0x19a>
  4011fe:	9b03      	ldr	r3, [sp, #12]
  401200:	3307      	adds	r3, #7
  401202:	f023 0307 	bic.w	r3, r3, #7
  401206:	3308      	adds	r3, #8
  401208:	9303      	str	r3, [sp, #12]
  40120a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40120c:	444b      	add	r3, r9
  40120e:	9309      	str	r3, [sp, #36]	; 0x24
  401210:	e76c      	b.n	4010ec <_svfiprintf_r+0x48>
  401212:	fb00 3202 	mla	r2, r0, r2, r3
  401216:	2101      	movs	r1, #1
  401218:	e7a3      	b.n	401162 <_svfiprintf_r+0xbe>
  40121a:	2300      	movs	r3, #0
  40121c:	9305      	str	r3, [sp, #20]
  40121e:	4618      	mov	r0, r3
  401220:	240a      	movs	r4, #10
  401222:	460f      	mov	r7, r1
  401224:	3101      	adds	r1, #1
  401226:	783a      	ldrb	r2, [r7, #0]
  401228:	3a30      	subs	r2, #48	; 0x30
  40122a:	2a09      	cmp	r2, #9
  40122c:	d903      	bls.n	401236 <_svfiprintf_r+0x192>
  40122e:	2b00      	cmp	r3, #0
  401230:	d0ca      	beq.n	4011c8 <_svfiprintf_r+0x124>
  401232:	9005      	str	r0, [sp, #20]
  401234:	e7c8      	b.n	4011c8 <_svfiprintf_r+0x124>
  401236:	fb04 2000 	mla	r0, r4, r0, r2
  40123a:	2301      	movs	r3, #1
  40123c:	e7f1      	b.n	401222 <_svfiprintf_r+0x17e>
  40123e:	ab03      	add	r3, sp, #12
  401240:	9300      	str	r3, [sp, #0]
  401242:	462a      	mov	r2, r5
  401244:	4b10      	ldr	r3, [pc, #64]	; (401288 <_svfiprintf_r+0x1e4>)
  401246:	a904      	add	r1, sp, #16
  401248:	4640      	mov	r0, r8
  40124a:	f3af 8000 	nop.w
  40124e:	f1b0 3fff 	cmp.w	r0, #4294967295
  401252:	4681      	mov	r9, r0
  401254:	d1d9      	bne.n	40120a <_svfiprintf_r+0x166>
  401256:	89ab      	ldrh	r3, [r5, #12]
  401258:	065b      	lsls	r3, r3, #25
  40125a:	f53f af38 	bmi.w	4010ce <_svfiprintf_r+0x2a>
  40125e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401260:	b01d      	add	sp, #116	; 0x74
  401262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401266:	ab03      	add	r3, sp, #12
  401268:	9300      	str	r3, [sp, #0]
  40126a:	462a      	mov	r2, r5
  40126c:	4b06      	ldr	r3, [pc, #24]	; (401288 <_svfiprintf_r+0x1e4>)
  40126e:	a904      	add	r1, sp, #16
  401270:	4640      	mov	r0, r8
  401272:	f000 f881 	bl	401378 <_printf_i>
  401276:	e7ea      	b.n	40124e <_svfiprintf_r+0x1aa>
  401278:	00401904 	.word	0x00401904
  40127c:	0040190a 	.word	0x0040190a
  401280:	0040190e 	.word	0x0040190e
  401284:	00000000 	.word	0x00000000
  401288:	00400fed 	.word	0x00400fed

0040128c <_printf_common>:
  40128c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401290:	4691      	mov	r9, r2
  401292:	461f      	mov	r7, r3
  401294:	688a      	ldr	r2, [r1, #8]
  401296:	690b      	ldr	r3, [r1, #16]
  401298:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40129c:	4293      	cmp	r3, r2
  40129e:	bfb8      	it	lt
  4012a0:	4613      	movlt	r3, r2
  4012a2:	f8c9 3000 	str.w	r3, [r9]
  4012a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4012aa:	4606      	mov	r6, r0
  4012ac:	460c      	mov	r4, r1
  4012ae:	b112      	cbz	r2, 4012b6 <_printf_common+0x2a>
  4012b0:	3301      	adds	r3, #1
  4012b2:	f8c9 3000 	str.w	r3, [r9]
  4012b6:	6823      	ldr	r3, [r4, #0]
  4012b8:	0699      	lsls	r1, r3, #26
  4012ba:	bf42      	ittt	mi
  4012bc:	f8d9 3000 	ldrmi.w	r3, [r9]
  4012c0:	3302      	addmi	r3, #2
  4012c2:	f8c9 3000 	strmi.w	r3, [r9]
  4012c6:	6825      	ldr	r5, [r4, #0]
  4012c8:	f015 0506 	ands.w	r5, r5, #6
  4012cc:	d107      	bne.n	4012de <_printf_common+0x52>
  4012ce:	f104 0a19 	add.w	sl, r4, #25
  4012d2:	68e3      	ldr	r3, [r4, #12]
  4012d4:	f8d9 2000 	ldr.w	r2, [r9]
  4012d8:	1a9b      	subs	r3, r3, r2
  4012da:	429d      	cmp	r5, r3
  4012dc:	db29      	blt.n	401332 <_printf_common+0xa6>
  4012de:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  4012e2:	6822      	ldr	r2, [r4, #0]
  4012e4:	3300      	adds	r3, #0
  4012e6:	bf18      	it	ne
  4012e8:	2301      	movne	r3, #1
  4012ea:	0692      	lsls	r2, r2, #26
  4012ec:	d42e      	bmi.n	40134c <_printf_common+0xc0>
  4012ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4012f2:	4639      	mov	r1, r7
  4012f4:	4630      	mov	r0, r6
  4012f6:	47c0      	blx	r8
  4012f8:	3001      	adds	r0, #1
  4012fa:	d021      	beq.n	401340 <_printf_common+0xb4>
  4012fc:	6823      	ldr	r3, [r4, #0]
  4012fe:	68e5      	ldr	r5, [r4, #12]
  401300:	f8d9 2000 	ldr.w	r2, [r9]
  401304:	f003 0306 	and.w	r3, r3, #6
  401308:	2b04      	cmp	r3, #4
  40130a:	bf08      	it	eq
  40130c:	1aad      	subeq	r5, r5, r2
  40130e:	68a3      	ldr	r3, [r4, #8]
  401310:	6922      	ldr	r2, [r4, #16]
  401312:	bf0c      	ite	eq
  401314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  401318:	2500      	movne	r5, #0
  40131a:	4293      	cmp	r3, r2
  40131c:	bfc4      	itt	gt
  40131e:	1a9b      	subgt	r3, r3, r2
  401320:	18ed      	addgt	r5, r5, r3
  401322:	f04f 0900 	mov.w	r9, #0
  401326:	341a      	adds	r4, #26
  401328:	454d      	cmp	r5, r9
  40132a:	d11b      	bne.n	401364 <_printf_common+0xd8>
  40132c:	2000      	movs	r0, #0
  40132e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401332:	2301      	movs	r3, #1
  401334:	4652      	mov	r2, sl
  401336:	4639      	mov	r1, r7
  401338:	4630      	mov	r0, r6
  40133a:	47c0      	blx	r8
  40133c:	3001      	adds	r0, #1
  40133e:	d103      	bne.n	401348 <_printf_common+0xbc>
  401340:	f04f 30ff 	mov.w	r0, #4294967295
  401344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401348:	3501      	adds	r5, #1
  40134a:	e7c2      	b.n	4012d2 <_printf_common+0x46>
  40134c:	18e1      	adds	r1, r4, r3
  40134e:	1c5a      	adds	r2, r3, #1
  401350:	2030      	movs	r0, #48	; 0x30
  401352:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  401356:	4422      	add	r2, r4
  401358:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  40135c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  401360:	3302      	adds	r3, #2
  401362:	e7c4      	b.n	4012ee <_printf_common+0x62>
  401364:	2301      	movs	r3, #1
  401366:	4622      	mov	r2, r4
  401368:	4639      	mov	r1, r7
  40136a:	4630      	mov	r0, r6
  40136c:	47c0      	blx	r8
  40136e:	3001      	adds	r0, #1
  401370:	d0e6      	beq.n	401340 <_printf_common+0xb4>
  401372:	f109 0901 	add.w	r9, r9, #1
  401376:	e7d7      	b.n	401328 <_printf_common+0x9c>

00401378 <_printf_i>:
  401378:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40137c:	4617      	mov	r7, r2
  40137e:	7e0a      	ldrb	r2, [r1, #24]
  401380:	b085      	sub	sp, #20
  401382:	2a6e      	cmp	r2, #110	; 0x6e
  401384:	4698      	mov	r8, r3
  401386:	4606      	mov	r6, r0
  401388:	460c      	mov	r4, r1
  40138a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40138c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  401390:	f000 80bc 	beq.w	40150c <_printf_i+0x194>
  401394:	d81a      	bhi.n	4013cc <_printf_i+0x54>
  401396:	2a63      	cmp	r2, #99	; 0x63
  401398:	d02e      	beq.n	4013f8 <_printf_i+0x80>
  40139a:	d80a      	bhi.n	4013b2 <_printf_i+0x3a>
  40139c:	2a00      	cmp	r2, #0
  40139e:	f000 80c8 	beq.w	401532 <_printf_i+0x1ba>
  4013a2:	2a58      	cmp	r2, #88	; 0x58
  4013a4:	f000 808a 	beq.w	4014bc <_printf_i+0x144>
  4013a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4013ac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  4013b0:	e02a      	b.n	401408 <_printf_i+0x90>
  4013b2:	2a64      	cmp	r2, #100	; 0x64
  4013b4:	d001      	beq.n	4013ba <_printf_i+0x42>
  4013b6:	2a69      	cmp	r2, #105	; 0x69
  4013b8:	d1f6      	bne.n	4013a8 <_printf_i+0x30>
  4013ba:	6821      	ldr	r1, [r4, #0]
  4013bc:	681a      	ldr	r2, [r3, #0]
  4013be:	f011 0f80 	tst.w	r1, #128	; 0x80
  4013c2:	d023      	beq.n	40140c <_printf_i+0x94>
  4013c4:	1d11      	adds	r1, r2, #4
  4013c6:	6019      	str	r1, [r3, #0]
  4013c8:	6813      	ldr	r3, [r2, #0]
  4013ca:	e027      	b.n	40141c <_printf_i+0xa4>
  4013cc:	2a73      	cmp	r2, #115	; 0x73
  4013ce:	f000 80b4 	beq.w	40153a <_printf_i+0x1c2>
  4013d2:	d808      	bhi.n	4013e6 <_printf_i+0x6e>
  4013d4:	2a6f      	cmp	r2, #111	; 0x6f
  4013d6:	d02a      	beq.n	40142e <_printf_i+0xb6>
  4013d8:	2a70      	cmp	r2, #112	; 0x70
  4013da:	d1e5      	bne.n	4013a8 <_printf_i+0x30>
  4013dc:	680a      	ldr	r2, [r1, #0]
  4013de:	f042 0220 	orr.w	r2, r2, #32
  4013e2:	600a      	str	r2, [r1, #0]
  4013e4:	e003      	b.n	4013ee <_printf_i+0x76>
  4013e6:	2a75      	cmp	r2, #117	; 0x75
  4013e8:	d021      	beq.n	40142e <_printf_i+0xb6>
  4013ea:	2a78      	cmp	r2, #120	; 0x78
  4013ec:	d1dc      	bne.n	4013a8 <_printf_i+0x30>
  4013ee:	2278      	movs	r2, #120	; 0x78
  4013f0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  4013f4:	496e      	ldr	r1, [pc, #440]	; (4015b0 <_printf_i+0x238>)
  4013f6:	e064      	b.n	4014c2 <_printf_i+0x14a>
  4013f8:	681a      	ldr	r2, [r3, #0]
  4013fa:	f101 0542 	add.w	r5, r1, #66	; 0x42
  4013fe:	1d11      	adds	r1, r2, #4
  401400:	6019      	str	r1, [r3, #0]
  401402:	6813      	ldr	r3, [r2, #0]
  401404:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  401408:	2301      	movs	r3, #1
  40140a:	e0a3      	b.n	401554 <_printf_i+0x1dc>
  40140c:	f011 0f40 	tst.w	r1, #64	; 0x40
  401410:	f102 0104 	add.w	r1, r2, #4
  401414:	6019      	str	r1, [r3, #0]
  401416:	d0d7      	beq.n	4013c8 <_printf_i+0x50>
  401418:	f9b2 3000 	ldrsh.w	r3, [r2]
  40141c:	2b00      	cmp	r3, #0
  40141e:	da03      	bge.n	401428 <_printf_i+0xb0>
  401420:	222d      	movs	r2, #45	; 0x2d
  401422:	425b      	negs	r3, r3
  401424:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  401428:	4962      	ldr	r1, [pc, #392]	; (4015b4 <_printf_i+0x23c>)
  40142a:	220a      	movs	r2, #10
  40142c:	e017      	b.n	40145e <_printf_i+0xe6>
  40142e:	6820      	ldr	r0, [r4, #0]
  401430:	6819      	ldr	r1, [r3, #0]
  401432:	f010 0f80 	tst.w	r0, #128	; 0x80
  401436:	d003      	beq.n	401440 <_printf_i+0xc8>
  401438:	1d08      	adds	r0, r1, #4
  40143a:	6018      	str	r0, [r3, #0]
  40143c:	680b      	ldr	r3, [r1, #0]
  40143e:	e006      	b.n	40144e <_printf_i+0xd6>
  401440:	f010 0f40 	tst.w	r0, #64	; 0x40
  401444:	f101 0004 	add.w	r0, r1, #4
  401448:	6018      	str	r0, [r3, #0]
  40144a:	d0f7      	beq.n	40143c <_printf_i+0xc4>
  40144c:	880b      	ldrh	r3, [r1, #0]
  40144e:	4959      	ldr	r1, [pc, #356]	; (4015b4 <_printf_i+0x23c>)
  401450:	2a6f      	cmp	r2, #111	; 0x6f
  401452:	bf14      	ite	ne
  401454:	220a      	movne	r2, #10
  401456:	2208      	moveq	r2, #8
  401458:	2000      	movs	r0, #0
  40145a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  40145e:	6865      	ldr	r5, [r4, #4]
  401460:	60a5      	str	r5, [r4, #8]
  401462:	2d00      	cmp	r5, #0
  401464:	f2c0 809c 	blt.w	4015a0 <_printf_i+0x228>
  401468:	6820      	ldr	r0, [r4, #0]
  40146a:	f020 0004 	bic.w	r0, r0, #4
  40146e:	6020      	str	r0, [r4, #0]
  401470:	2b00      	cmp	r3, #0
  401472:	d13f      	bne.n	4014f4 <_printf_i+0x17c>
  401474:	2d00      	cmp	r5, #0
  401476:	f040 8095 	bne.w	4015a4 <_printf_i+0x22c>
  40147a:	4675      	mov	r5, lr
  40147c:	2a08      	cmp	r2, #8
  40147e:	d10b      	bne.n	401498 <_printf_i+0x120>
  401480:	6823      	ldr	r3, [r4, #0]
  401482:	07da      	lsls	r2, r3, #31
  401484:	d508      	bpl.n	401498 <_printf_i+0x120>
  401486:	6923      	ldr	r3, [r4, #16]
  401488:	6862      	ldr	r2, [r4, #4]
  40148a:	429a      	cmp	r2, r3
  40148c:	bfde      	ittt	le
  40148e:	2330      	movle	r3, #48	; 0x30
  401490:	f805 3c01 	strble.w	r3, [r5, #-1]
  401494:	f105 35ff 	addle.w	r5, r5, #4294967295
  401498:	ebae 0305 	sub.w	r3, lr, r5
  40149c:	6123      	str	r3, [r4, #16]
  40149e:	f8cd 8000 	str.w	r8, [sp]
  4014a2:	463b      	mov	r3, r7
  4014a4:	aa03      	add	r2, sp, #12
  4014a6:	4621      	mov	r1, r4
  4014a8:	4630      	mov	r0, r6
  4014aa:	f7ff feef 	bl	40128c <_printf_common>
  4014ae:	3001      	adds	r0, #1
  4014b0:	d155      	bne.n	40155e <_printf_i+0x1e6>
  4014b2:	f04f 30ff 	mov.w	r0, #4294967295
  4014b6:	b005      	add	sp, #20
  4014b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4014bc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  4014c0:	493c      	ldr	r1, [pc, #240]	; (4015b4 <_printf_i+0x23c>)
  4014c2:	6822      	ldr	r2, [r4, #0]
  4014c4:	6818      	ldr	r0, [r3, #0]
  4014c6:	f012 0f80 	tst.w	r2, #128	; 0x80
  4014ca:	f100 0504 	add.w	r5, r0, #4
  4014ce:	601d      	str	r5, [r3, #0]
  4014d0:	d001      	beq.n	4014d6 <_printf_i+0x15e>
  4014d2:	6803      	ldr	r3, [r0, #0]
  4014d4:	e002      	b.n	4014dc <_printf_i+0x164>
  4014d6:	0655      	lsls	r5, r2, #25
  4014d8:	d5fb      	bpl.n	4014d2 <_printf_i+0x15a>
  4014da:	8803      	ldrh	r3, [r0, #0]
  4014dc:	07d0      	lsls	r0, r2, #31
  4014de:	bf44      	itt	mi
  4014e0:	f042 0220 	orrmi.w	r2, r2, #32
  4014e4:	6022      	strmi	r2, [r4, #0]
  4014e6:	b91b      	cbnz	r3, 4014f0 <_printf_i+0x178>
  4014e8:	6822      	ldr	r2, [r4, #0]
  4014ea:	f022 0220 	bic.w	r2, r2, #32
  4014ee:	6022      	str	r2, [r4, #0]
  4014f0:	2210      	movs	r2, #16
  4014f2:	e7b1      	b.n	401458 <_printf_i+0xe0>
  4014f4:	4675      	mov	r5, lr
  4014f6:	fbb3 f0f2 	udiv	r0, r3, r2
  4014fa:	fb02 3310 	mls	r3, r2, r0, r3
  4014fe:	5ccb      	ldrb	r3, [r1, r3]
  401500:	f805 3d01 	strb.w	r3, [r5, #-1]!
  401504:	4603      	mov	r3, r0
  401506:	2800      	cmp	r0, #0
  401508:	d1f5      	bne.n	4014f6 <_printf_i+0x17e>
  40150a:	e7b7      	b.n	40147c <_printf_i+0x104>
  40150c:	6808      	ldr	r0, [r1, #0]
  40150e:	681a      	ldr	r2, [r3, #0]
  401510:	6949      	ldr	r1, [r1, #20]
  401512:	f010 0f80 	tst.w	r0, #128	; 0x80
  401516:	d004      	beq.n	401522 <_printf_i+0x1aa>
  401518:	1d10      	adds	r0, r2, #4
  40151a:	6018      	str	r0, [r3, #0]
  40151c:	6813      	ldr	r3, [r2, #0]
  40151e:	6019      	str	r1, [r3, #0]
  401520:	e007      	b.n	401532 <_printf_i+0x1ba>
  401522:	f010 0f40 	tst.w	r0, #64	; 0x40
  401526:	f102 0004 	add.w	r0, r2, #4
  40152a:	6018      	str	r0, [r3, #0]
  40152c:	6813      	ldr	r3, [r2, #0]
  40152e:	d0f6      	beq.n	40151e <_printf_i+0x1a6>
  401530:	8019      	strh	r1, [r3, #0]
  401532:	2300      	movs	r3, #0
  401534:	6123      	str	r3, [r4, #16]
  401536:	4675      	mov	r5, lr
  401538:	e7b1      	b.n	40149e <_printf_i+0x126>
  40153a:	681a      	ldr	r2, [r3, #0]
  40153c:	1d11      	adds	r1, r2, #4
  40153e:	6019      	str	r1, [r3, #0]
  401540:	6815      	ldr	r5, [r2, #0]
  401542:	6862      	ldr	r2, [r4, #4]
  401544:	2100      	movs	r1, #0
  401546:	4628      	mov	r0, r5
  401548:	f000 f84a 	bl	4015e0 <memchr>
  40154c:	b108      	cbz	r0, 401552 <_printf_i+0x1da>
  40154e:	1b40      	subs	r0, r0, r5
  401550:	6060      	str	r0, [r4, #4]
  401552:	6863      	ldr	r3, [r4, #4]
  401554:	6123      	str	r3, [r4, #16]
  401556:	2300      	movs	r3, #0
  401558:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  40155c:	e79f      	b.n	40149e <_printf_i+0x126>
  40155e:	6923      	ldr	r3, [r4, #16]
  401560:	462a      	mov	r2, r5
  401562:	4639      	mov	r1, r7
  401564:	4630      	mov	r0, r6
  401566:	47c0      	blx	r8
  401568:	3001      	adds	r0, #1
  40156a:	d0a2      	beq.n	4014b2 <_printf_i+0x13a>
  40156c:	6823      	ldr	r3, [r4, #0]
  40156e:	079b      	lsls	r3, r3, #30
  401570:	d507      	bpl.n	401582 <_printf_i+0x20a>
  401572:	2500      	movs	r5, #0
  401574:	f104 0919 	add.w	r9, r4, #25
  401578:	68e3      	ldr	r3, [r4, #12]
  40157a:	9a03      	ldr	r2, [sp, #12]
  40157c:	1a9b      	subs	r3, r3, r2
  40157e:	429d      	cmp	r5, r3
  401580:	db05      	blt.n	40158e <_printf_i+0x216>
  401582:	68e0      	ldr	r0, [r4, #12]
  401584:	9b03      	ldr	r3, [sp, #12]
  401586:	4298      	cmp	r0, r3
  401588:	bfb8      	it	lt
  40158a:	4618      	movlt	r0, r3
  40158c:	e793      	b.n	4014b6 <_printf_i+0x13e>
  40158e:	2301      	movs	r3, #1
  401590:	464a      	mov	r2, r9
  401592:	4639      	mov	r1, r7
  401594:	4630      	mov	r0, r6
  401596:	47c0      	blx	r8
  401598:	3001      	adds	r0, #1
  40159a:	d08a      	beq.n	4014b2 <_printf_i+0x13a>
  40159c:	3501      	adds	r5, #1
  40159e:	e7eb      	b.n	401578 <_printf_i+0x200>
  4015a0:	2b00      	cmp	r3, #0
  4015a2:	d1a7      	bne.n	4014f4 <_printf_i+0x17c>
  4015a4:	780b      	ldrb	r3, [r1, #0]
  4015a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4015aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4015ae:	e765      	b.n	40147c <_printf_i+0x104>
  4015b0:	00401926 	.word	0x00401926
  4015b4:	00401915 	.word	0x00401915

004015b8 <_sbrk_r>:
  4015b8:	b538      	push	{r3, r4, r5, lr}
  4015ba:	4c06      	ldr	r4, [pc, #24]	; (4015d4 <_sbrk_r+0x1c>)
  4015bc:	2300      	movs	r3, #0
  4015be:	4605      	mov	r5, r0
  4015c0:	4608      	mov	r0, r1
  4015c2:	6023      	str	r3, [r4, #0]
  4015c4:	f7ff f8b8 	bl	400738 <_sbrk>
  4015c8:	1c43      	adds	r3, r0, #1
  4015ca:	d102      	bne.n	4015d2 <_sbrk_r+0x1a>
  4015cc:	6823      	ldr	r3, [r4, #0]
  4015ce:	b103      	cbz	r3, 4015d2 <_sbrk_r+0x1a>
  4015d0:	602b      	str	r3, [r5, #0]
  4015d2:	bd38      	pop	{r3, r4, r5, pc}
  4015d4:	204000c0 	.word	0x204000c0
	...

004015e0 <memchr>:
  4015e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4015e4:	2a10      	cmp	r2, #16
  4015e6:	db2b      	blt.n	401640 <memchr+0x60>
  4015e8:	f010 0f07 	tst.w	r0, #7
  4015ec:	d008      	beq.n	401600 <memchr+0x20>
  4015ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4015f2:	3a01      	subs	r2, #1
  4015f4:	428b      	cmp	r3, r1
  4015f6:	d02d      	beq.n	401654 <memchr+0x74>
  4015f8:	f010 0f07 	tst.w	r0, #7
  4015fc:	b342      	cbz	r2, 401650 <memchr+0x70>
  4015fe:	d1f6      	bne.n	4015ee <memchr+0xe>
  401600:	b4f0      	push	{r4, r5, r6, r7}
  401602:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  401606:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40160a:	f022 0407 	bic.w	r4, r2, #7
  40160e:	f07f 0700 	mvns.w	r7, #0
  401612:	2300      	movs	r3, #0
  401614:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  401618:	3c08      	subs	r4, #8
  40161a:	ea85 0501 	eor.w	r5, r5, r1
  40161e:	ea86 0601 	eor.w	r6, r6, r1
  401622:	fa85 f547 	uadd8	r5, r5, r7
  401626:	faa3 f587 	sel	r5, r3, r7
  40162a:	fa86 f647 	uadd8	r6, r6, r7
  40162e:	faa5 f687 	sel	r6, r5, r7
  401632:	b98e      	cbnz	r6, 401658 <memchr+0x78>
  401634:	d1ee      	bne.n	401614 <memchr+0x34>
  401636:	bcf0      	pop	{r4, r5, r6, r7}
  401638:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40163c:	f002 0207 	and.w	r2, r2, #7
  401640:	b132      	cbz	r2, 401650 <memchr+0x70>
  401642:	f810 3b01 	ldrb.w	r3, [r0], #1
  401646:	3a01      	subs	r2, #1
  401648:	ea83 0301 	eor.w	r3, r3, r1
  40164c:	b113      	cbz	r3, 401654 <memchr+0x74>
  40164e:	d1f8      	bne.n	401642 <memchr+0x62>
  401650:	2000      	movs	r0, #0
  401652:	4770      	bx	lr
  401654:	3801      	subs	r0, #1
  401656:	4770      	bx	lr
  401658:	2d00      	cmp	r5, #0
  40165a:	bf06      	itte	eq
  40165c:	4635      	moveq	r5, r6
  40165e:	3803      	subeq	r0, #3
  401660:	3807      	subne	r0, #7
  401662:	f015 0f01 	tst.w	r5, #1
  401666:	d107      	bne.n	401678 <memchr+0x98>
  401668:	3001      	adds	r0, #1
  40166a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40166e:	bf02      	ittt	eq
  401670:	3001      	addeq	r0, #1
  401672:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  401676:	3001      	addeq	r0, #1
  401678:	bcf0      	pop	{r4, r5, r6, r7}
  40167a:	3801      	subs	r0, #1
  40167c:	4770      	bx	lr
  40167e:	bf00      	nop

00401680 <memcpy>:
  401680:	b510      	push	{r4, lr}
  401682:	1e43      	subs	r3, r0, #1
  401684:	440a      	add	r2, r1
  401686:	4291      	cmp	r1, r2
  401688:	d100      	bne.n	40168c <memcpy+0xc>
  40168a:	bd10      	pop	{r4, pc}
  40168c:	f811 4b01 	ldrb.w	r4, [r1], #1
  401690:	f803 4f01 	strb.w	r4, [r3, #1]!
  401694:	e7f7      	b.n	401686 <memcpy+0x6>

00401696 <memmove>:
  401696:	4288      	cmp	r0, r1
  401698:	b510      	push	{r4, lr}
  40169a:	eb01 0302 	add.w	r3, r1, r2
  40169e:	d803      	bhi.n	4016a8 <memmove+0x12>
  4016a0:	1e42      	subs	r2, r0, #1
  4016a2:	4299      	cmp	r1, r3
  4016a4:	d10c      	bne.n	4016c0 <memmove+0x2a>
  4016a6:	bd10      	pop	{r4, pc}
  4016a8:	4298      	cmp	r0, r3
  4016aa:	d2f9      	bcs.n	4016a0 <memmove+0xa>
  4016ac:	1881      	adds	r1, r0, r2
  4016ae:	1ad2      	subs	r2, r2, r3
  4016b0:	42d3      	cmn	r3, r2
  4016b2:	d100      	bne.n	4016b6 <memmove+0x20>
  4016b4:	bd10      	pop	{r4, pc}
  4016b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4016ba:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4016be:	e7f7      	b.n	4016b0 <memmove+0x1a>
  4016c0:	f811 4b01 	ldrb.w	r4, [r1], #1
  4016c4:	f802 4f01 	strb.w	r4, [r2, #1]!
  4016c8:	e7eb      	b.n	4016a2 <memmove+0xc>

004016ca <__malloc_lock>:
  4016ca:	4770      	bx	lr

004016cc <__malloc_unlock>:
  4016cc:	4770      	bx	lr
	...

004016d0 <_free_r>:
  4016d0:	b538      	push	{r3, r4, r5, lr}
  4016d2:	4605      	mov	r5, r0
  4016d4:	2900      	cmp	r1, #0
  4016d6:	d045      	beq.n	401764 <_free_r+0x94>
  4016d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4016dc:	1f0c      	subs	r4, r1, #4
  4016de:	2b00      	cmp	r3, #0
  4016e0:	bfb8      	it	lt
  4016e2:	18e4      	addlt	r4, r4, r3
  4016e4:	f7ff fff1 	bl	4016ca <__malloc_lock>
  4016e8:	4a1f      	ldr	r2, [pc, #124]	; (401768 <_free_r+0x98>)
  4016ea:	6813      	ldr	r3, [r2, #0]
  4016ec:	4610      	mov	r0, r2
  4016ee:	b933      	cbnz	r3, 4016fe <_free_r+0x2e>
  4016f0:	6063      	str	r3, [r4, #4]
  4016f2:	6014      	str	r4, [r2, #0]
  4016f4:	4628      	mov	r0, r5
  4016f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4016fa:	f7ff bfe7 	b.w	4016cc <__malloc_unlock>
  4016fe:	42a3      	cmp	r3, r4
  401700:	d90c      	bls.n	40171c <_free_r+0x4c>
  401702:	6821      	ldr	r1, [r4, #0]
  401704:	1862      	adds	r2, r4, r1
  401706:	4293      	cmp	r3, r2
  401708:	bf04      	itt	eq
  40170a:	681a      	ldreq	r2, [r3, #0]
  40170c:	685b      	ldreq	r3, [r3, #4]
  40170e:	6063      	str	r3, [r4, #4]
  401710:	bf04      	itt	eq
  401712:	1852      	addeq	r2, r2, r1
  401714:	6022      	streq	r2, [r4, #0]
  401716:	6004      	str	r4, [r0, #0]
  401718:	e7ec      	b.n	4016f4 <_free_r+0x24>
  40171a:	4613      	mov	r3, r2
  40171c:	685a      	ldr	r2, [r3, #4]
  40171e:	b10a      	cbz	r2, 401724 <_free_r+0x54>
  401720:	42a2      	cmp	r2, r4
  401722:	d9fa      	bls.n	40171a <_free_r+0x4a>
  401724:	6819      	ldr	r1, [r3, #0]
  401726:	1858      	adds	r0, r3, r1
  401728:	42a0      	cmp	r0, r4
  40172a:	d10b      	bne.n	401744 <_free_r+0x74>
  40172c:	6820      	ldr	r0, [r4, #0]
  40172e:	4401      	add	r1, r0
  401730:	1858      	adds	r0, r3, r1
  401732:	4282      	cmp	r2, r0
  401734:	6019      	str	r1, [r3, #0]
  401736:	d1dd      	bne.n	4016f4 <_free_r+0x24>
  401738:	6810      	ldr	r0, [r2, #0]
  40173a:	6852      	ldr	r2, [r2, #4]
  40173c:	605a      	str	r2, [r3, #4]
  40173e:	4401      	add	r1, r0
  401740:	6019      	str	r1, [r3, #0]
  401742:	e7d7      	b.n	4016f4 <_free_r+0x24>
  401744:	d902      	bls.n	40174c <_free_r+0x7c>
  401746:	230c      	movs	r3, #12
  401748:	602b      	str	r3, [r5, #0]
  40174a:	e7d3      	b.n	4016f4 <_free_r+0x24>
  40174c:	6820      	ldr	r0, [r4, #0]
  40174e:	1821      	adds	r1, r4, r0
  401750:	428a      	cmp	r2, r1
  401752:	bf04      	itt	eq
  401754:	6811      	ldreq	r1, [r2, #0]
  401756:	6852      	ldreq	r2, [r2, #4]
  401758:	6062      	str	r2, [r4, #4]
  40175a:	bf04      	itt	eq
  40175c:	1809      	addeq	r1, r1, r0
  40175e:	6021      	streq	r1, [r4, #0]
  401760:	605c      	str	r4, [r3, #4]
  401762:	e7c7      	b.n	4016f4 <_free_r+0x24>
  401764:	bd38      	pop	{r3, r4, r5, pc}
  401766:	bf00      	nop
  401768:	20400088 	.word	0x20400088

0040176c <_realloc_r>:
  40176c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40176e:	4607      	mov	r7, r0
  401770:	4614      	mov	r4, r2
  401772:	460e      	mov	r6, r1
  401774:	b921      	cbnz	r1, 401780 <_realloc_r+0x14>
  401776:	4611      	mov	r1, r2
  401778:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  40177c:	f7ff bbd8 	b.w	400f30 <_malloc_r>
  401780:	b922      	cbnz	r2, 40178c <_realloc_r+0x20>
  401782:	f7ff ffa5 	bl	4016d0 <_free_r>
  401786:	4625      	mov	r5, r4
  401788:	4628      	mov	r0, r5
  40178a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40178c:	f000 f814 	bl	4017b8 <_malloc_usable_size_r>
  401790:	4284      	cmp	r4, r0
  401792:	d90f      	bls.n	4017b4 <_realloc_r+0x48>
  401794:	4621      	mov	r1, r4
  401796:	4638      	mov	r0, r7
  401798:	f7ff fbca 	bl	400f30 <_malloc_r>
  40179c:	4605      	mov	r5, r0
  40179e:	2800      	cmp	r0, #0
  4017a0:	d0f2      	beq.n	401788 <_realloc_r+0x1c>
  4017a2:	4631      	mov	r1, r6
  4017a4:	4622      	mov	r2, r4
  4017a6:	f7ff ff6b 	bl	401680 <memcpy>
  4017aa:	4631      	mov	r1, r6
  4017ac:	4638      	mov	r0, r7
  4017ae:	f7ff ff8f 	bl	4016d0 <_free_r>
  4017b2:	e7e9      	b.n	401788 <_realloc_r+0x1c>
  4017b4:	4635      	mov	r5, r6
  4017b6:	e7e7      	b.n	401788 <_realloc_r+0x1c>

004017b8 <_malloc_usable_size_r>:
  4017b8:	f851 0c04 	ldr.w	r0, [r1, #-4]
  4017bc:	2800      	cmp	r0, #0
  4017be:	f1a0 0004 	sub.w	r0, r0, #4
  4017c2:	bfbc      	itt	lt
  4017c4:	580b      	ldrlt	r3, [r1, r0]
  4017c6:	18c0      	addlt	r0, r0, r3
  4017c8:	4770      	bx	lr
  4017ca:	0000      	movs	r0, r0
  4017cc:	682f2e2e 	.word	0x682f2e2e
  4017d0:	732f6c61 	.word	0x732f6c61
  4017d4:	682f6372 	.word	0x682f6372
  4017d8:	695f6c61 	.word	0x695f6c61
  4017dc:	6d5f6332 	.word	0x6d5f6332
  4017e0:	6e79735f 	.word	0x6e79735f
  4017e4:	00632e63 	.word	0x00632e63
  4017e8:	682f2e2e 	.word	0x682f2e2e
  4017ec:	732f6c61 	.word	0x732f6c61
  4017f0:	682f6372 	.word	0x682f6372
  4017f4:	695f6c61 	.word	0x695f6c61
  4017f8:	00632e6f 	.word	0x00632e6f
  4017fc:	682f2e2e 	.word	0x682f2e2e
  401800:	732f6c61 	.word	0x732f6c61
  401804:	682f6372 	.word	0x682f6372
  401808:	755f6c61 	.word	0x755f6c61
  40180c:	74726173 	.word	0x74726173
  401810:	6e79735f 	.word	0x6e79735f
  401814:	00632e63 	.word	0x00632e63

00401818 <_i2cm_sync_cfgs>:
  401818:	40018000 00000020 00000000 00000000     ...@ ...........
  401828:	0002baba 000249f0 682f2e2e 742f6c70     .....I..../hpl/t
  401838:	73686977 6c70682f 6977745f 632e7368     wihs/hpl_twihs.c
  401848:	00000000                                ....

0040184c <_usarts>:
  40184c:	00000001 001008c0 00040025 682f2e2e     ........%...../h
  40185c:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  40186c:	632e7472 00000000 28317356 2c295675     rt.c....Vs1(uV),
  40187c:	562c6425 6d283162 252c2956 73562c64     %d,Vb1(mV),%d,Vs
  40188c:	56752832 64252c29 3262562c 29566d28     2(uV),%d,Vb2(mV)
  40189c:	0a64252c 00000000                       ,%d.....

004018a4 <__sf_fake_stderr>:
	...

004018c4 <__sf_fake_stdin>:
	...

004018e4 <__sf_fake_stdout>:
	...
  401904:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
  401914:	32313000 36353433 41393837 45444342     .0123456789ABCDE
  401924:	31300046 35343332 39383736 64636261     F.0123456789abcd
  401934:	00006665                                ef..

00401938 <_init>:
  401938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40193a:	bf00      	nop
  40193c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40193e:	bc08      	pop	{r3}
  401940:	469e      	mov	lr, r3
  401942:	4770      	bx	lr

00401944 <__init_array_start>:
  401944:	0040018d 	.word	0x0040018d

00401948 <_fini>:
  401948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40194a:	bf00      	nop
  40194c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40194e:	bc08      	pop	{r3}
  401950:	469e      	mov	lr, r3
  401952:	4770      	bx	lr

00401954 <__fini_array_start>:
  401954:	00400169 	.word	0x00400169
