{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709940150833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709940150834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  8 17:22:30 2024 " "Processing started: Fri Mar  8 17:22:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709940150834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1709940150834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1709940150834 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1709940150937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1709940151440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1709940151440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940151475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940151475 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1709940151944 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1709940151961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940151961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in1\[0\] in1\[0\] " "create_clock -period 1.000 -name in1\[0\] in1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709940151962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mode\[0\] mode\[0\] " "create_clock -period 1.000 -name mode\[0\] mode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1709940151962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709940151962 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datad  to: combout " "Cell: Equal1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datab  to: combout " "Cell: Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: dataf  to: combout " "Cell: Mux7~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datad  to: combout " "Cell: Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940151964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709940151964 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1709940151965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709940151965 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1709940151966 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709940151981 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709940152000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709940152000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.385 " "Worst-case setup slack is -15.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.385             -34.269 mode\[0\]  " "  -15.385             -34.269 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.726             -27.854 in1\[0\]  " "  -14.726             -27.854 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940152007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.031 " "Worst-case hold slack is -0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.031 in1\[0\]  " "   -0.031              -0.031 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.059               0.000 mode\[0\]  " "    1.059               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940152011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940152016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940152020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.076 " "Worst-case minimum pulse width slack is -3.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.076            -158.254 in1\[0\]  " "   -3.076            -158.254 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.344             -82.156 mode\[0\]  " "   -2.344             -82.156 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940152025 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709940152040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709940152070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709940152887 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datad  to: combout " "Cell: Equal1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datab  to: combout " "Cell: Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: dataf  to: combout " "Cell: Mux7~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datad  to: combout " "Cell: Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940152935 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709940152935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709940152936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709940152943 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709940152943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.871 " "Worst-case setup slack is -14.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.871             -33.433 mode\[0\]  " "  -14.871             -33.433 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.145             -26.985 in1\[0\]  " "  -14.145             -26.985 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940152946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.191 " "Worst-case hold slack is -0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191              -0.338 in1\[0\]  " "   -0.191              -0.338 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 mode\[0\]  " "    0.821               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940152951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940152956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940152958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.102 " "Worst-case minimum pulse width slack is -3.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.102            -163.699 in1\[0\]  " "   -3.102            -163.699 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280             -83.182 mode\[0\]  " "   -2.280             -83.182 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940152964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940152964 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1709940152972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1709940153117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1709940153788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datad  to: combout " "Cell: Equal1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datab  to: combout " "Cell: Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: dataf  to: combout " "Cell: Mux7~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datad  to: combout " "Cell: Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940153832 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709940153832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709940153833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709940153835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709940153835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.938 " "Worst-case setup slack is -9.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.938             -22.088 mode\[0\]  " "   -9.938             -22.088 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.378             -18.166 in1\[0\]  " "   -9.378             -18.166 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940153838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 in1\[0\]  " "    0.280               0.000 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 mode\[0\]  " "    0.763               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940153843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940153848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940153853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.770 " "Worst-case minimum pulse width slack is -1.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.770             -73.461 in1\[0\]  " "   -1.770             -73.461 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383             -48.990 mode\[0\]  " "   -1.383             -48.990 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940153858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940153858 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1709940153867 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: datae  to: combout " "Cell: Add0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~0  from: dataf  to: combout " "Cell: Add0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~1  from: dataf  to: combout " "Cell: Add0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datac  to: combout " "Cell: Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: datad  to: combout " "Cell: Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~2  from: dataf  to: combout " "Cell: Add0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: datae  to: combout " "Cell: Add0~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~3  from: dataf  to: combout " "Cell: Add0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Div0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal1~1  from: datad  to: combout " "Cell: Equal1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~5  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout " "Cell: Mod0\|auto_generated\|divider\|divider\|op_4~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datad  to: combout " "Cell: Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: datae  to: combout " "Cell: Mux2~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~3  from: datac  to: combout " "Cell: Mux4~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~6  from: datae  to: combout " "Cell: Mux4~6  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~2  from: datab  to: combout " "Cell: Mux5~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~3  from: datae  to: combout " "Cell: Mux5~3  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datab  to: combout " "Cell: Mux5~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~7  from: datag  to: combout " "Cell: Mux5~7  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datae  to: combout " "Cell: Mux6~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~4  from: datab  to: combout " "Cell: Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datae  to: combout " "Cell: Mux6~5  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~5  from: datag  to: combout " "Cell: Mux6~5  from: datag  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: dataf  to: combout " "Cell: Mux7~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~3  from: dataf  to: combout " "Cell: Mux7~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datad  to: combout " "Cell: Mux7~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~4  from: datae  to: combout " "Cell: Mux7~4  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout " "Cell: UUT\|for_loop\[3\].U2\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[1\].gen_column\[3\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[2\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[2\].gen_column\[3\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[0\].PPX\|SCX\|Cout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[1\].PPX\|SCX\|Suma  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout " "Cell: dut\|gen_row\[3\].gen_column\[2\].PPX\|SCX\|Cout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709940154003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1709940154003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1709940154004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1709940154007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1709940154007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.797 " "Worst-case setup slack is -8.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.797             -19.644 mode\[0\]  " "   -8.797             -19.644 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.287             -16.054 in1\[0\]  " "   -8.287             -16.054 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940154009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 in1\[0\]  " "    0.189               0.000 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 mode\[0\]  " "    0.626               0.000 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940154015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940154020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1709940154024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.607 " "Worst-case minimum pulse width slack is -1.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607             -67.603 in1\[0\]  " "   -1.607             -67.603 in1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.257             -42.799 mode\[0\]  " "   -1.257             -42.799 mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1709940154028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1709940154028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709940155364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1709940155366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5157 " "Peak virtual memory: 5157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709940155429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  8 17:22:35 2024 " "Processing ended: Fri Mar  8 17:22:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709940155429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709940155429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709940155429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1709940155429 ""}
