Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/benjamin/Documents/notes/DSDII/lab2/ise/ut_r_file_isim_par.exe -prj /home/benjamin/Documents/notes/DSDII/lab2/ise/ut_r_file_par.prj work.ut_r_file 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/ise/netgen/par/r_file_timesim.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" into library work
ERROR:HDLCompiler:104 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 5: Cannot find <so_eddgy> in library <work>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 8: Unit <ut_r_file> ignored due to previous errors.
ERROR:HDLCompiler:374 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 11: Entity <ut_r_file> is not yet compiled.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 14: <data_width_n> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 15: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 16: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 17: <data_width_n> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 20: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 21: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 22: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 26: <input> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 27: <clk> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 28: <wr> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 29: <o1> is not declared.
ERROR:HDLCompiler:192 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 29: Actual of formal out port out1 cannot be an expression
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 36: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 37: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 39: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/ise/../src/ut_r_file.vhd" Line 40: <std_logic_vector> is not declared.
Sorry, too many errors..
