// Seed: 602968565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wand id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  ;
  assign id_12 = 1'b0;
  assign id_3  = id_8;
  wire [-1 : (  1 'b0 )] id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
endmodule
module module_1 #(
    parameter id_2 = 32'd41,
    parameter id_6 = 32'd46
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  inout wor id_1;
  logic [-1 : id_2] id_4 = id_2;
  parameter id_5 = 1;
  tri _id_6 = 1;
  wire [id_6 : 1 'b0] id_7;
  assign id_4 = id_3;
  assign id_1 = 1;
  logic [-1 : 1] id_8;
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_8,
      id_4,
      id_8,
      id_1,
      id_3,
      id_1,
      id_4,
      id_8,
      id_5,
      id_4,
      id_7
  );
  logic id_10;
  ;
  assign id_10[1] = -1'b0;
endmodule
