module CT1(
    input wire A,B,C,
    output reg Y0,Y1, );

always @(*) begin
    
     Y0 = (A&~B&~C)|(~A&~B&~C)|(~A&~B%C)|(~A&B&~C);

     Y1 = ~((A&~B&~C)|(~A&~B&~C)|(~A&~B%C)|(~A&B&~C);)


end


endmodule