<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1004" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1004{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1004{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1004{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1004{left:69px;bottom:1084px;}
#t5_1004{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_1004{left:95px;bottom:1071px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t7_1004{left:69px;bottom:1045px;}
#t8_1004{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t9_1004{left:95px;bottom:1031px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#ta_1004{left:69px;bottom:1005px;}
#tb_1004{left:95px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_1004{left:95px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#td_1004{left:69px;bottom:965px;}
#te_1004{left:95px;bottom:969px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_1004{left:95px;bottom:944px;}
#tg_1004{left:121px;bottom:944px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_1004{left:95px;bottom:920px;}
#ti_1004{left:121px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_1004{left:95px;bottom:895px;}
#tk_1004{left:121px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tl_1004{left:95px;bottom:871px;}
#tm_1004{left:121px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tn_1004{left:95px;bottom:846px;}
#to_1004{left:121px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1004{left:121px;bottom:830px;letter-spacing:-0.16px;}
#tq_1004{left:164px;bottom:836px;}
#tr_1004{left:69px;bottom:803px;}
#ts_1004{left:95px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_1004{left:95px;bottom:782px;}
#tu_1004{left:121px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tv_1004{left:95px;bottom:758px;}
#tw_1004{left:121px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_1004{left:95px;bottom:733px;}
#ty_1004{left:121px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tz_1004{left:121px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_1004{left:69px;bottom:690px;}
#t11_1004{left:95px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1004{left:95px;bottom:677px;letter-spacing:-0.16px;}
#t13_1004{left:69px;bottom:650px;}
#t14_1004{left:95px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_1004{left:95px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_1004{left:95px;bottom:613px;}
#t17_1004{left:121px;bottom:613px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t18_1004{left:121px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t19_1004{left:95px;bottom:571px;}
#t1a_1004{left:121px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1b_1004{left:121px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1c_1004{left:95px;bottom:530px;}
#t1d_1004{left:121px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1e_1004{left:121px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_1004{left:121px;bottom:496px;letter-spacing:-0.32px;word-spacing:-0.23px;}
#t1g_1004{left:95px;bottom:472px;}
#t1h_1004{left:121px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1i_1004{left:69px;bottom:446px;}
#t1j_1004{left:95px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1k_1004{left:95px;bottom:432px;letter-spacing:-0.18px;word-spacing:-0.88px;}
#t1l_1004{left:95px;bottom:415px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1m_1004{left:69px;bottom:389px;}
#t1n_1004{left:95px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_1004{left:95px;bottom:368px;}
#t1p_1004{left:121px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1q_1004{left:95px;bottom:344px;}
#t1r_1004{left:121px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1s_1004{left:69px;bottom:317px;}
#t1t_1004{left:95px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1u_1004{left:95px;bottom:304px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1v_1004{left:95px;bottom:279px;}
#t1w_1004{left:121px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1x_1004{left:95px;bottom:255px;}
#t1y_1004{left:121px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1z_1004{left:69px;bottom:229px;}
#t20_1004{left:95px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_1004{left:95px;bottom:215px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t22_1004{left:95px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t23_1004{left:95px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t24_1004{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t25_1004{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_1004{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1004{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1004{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1004{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1004{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1004{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1004" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1004Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1004" style="-webkit-user-select: none;"><object width="935" height="1210" data="1004/1004.svg" type="image/svg+xml" id="pdf1004" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1004" class="t s1_1004">27-4 </span><span id="t2_1004" class="t s1_1004">Vol. 3C </span>
<span id="t3_1004" class="t s2_1004">VM ENTRIES </span>
<span id="t4_1004" class="t s3_1004">• </span><span id="t5_1004" class="t s4_1004">If the “use TPR shadow” VM-execution control is 0, the following VM-execution controls must also be 0: </span>
<span id="t6_1004" class="t s4_1004">“virtualize x2APIC mode”, “APIC-register virtualization”, “virtual-interrupt delivery”, and “IPI virtualization”. </span>
<span id="t7_1004" class="t s3_1004">• </span><span id="t8_1004" class="t s4_1004">If the “virtualize x2APIC mode” VM-execution control is 1, the “virtualize APIC accesses” VM-execution control </span>
<span id="t9_1004" class="t s4_1004">must be 0. </span>
<span id="ta_1004" class="t s3_1004">• </span><span id="tb_1004" class="t s4_1004">If the “virtual-interrupt delivery” VM-execution control is 1, the “external-interrupt exiting” VM-execution </span>
<span id="tc_1004" class="t s4_1004">control must be 1. </span>
<span id="td_1004" class="t s3_1004">• </span><span id="te_1004" class="t s4_1004">If the “process posted interrupts” VM-execution control is 1, the following must be true: </span>
<span id="tf_1004" class="t s4_1004">— </span><span id="tg_1004" class="t s4_1004">The “virtual-interrupt delivery” VM-execution control is 1. </span>
<span id="th_1004" class="t s4_1004">— </span><span id="ti_1004" class="t s4_1004">The “acknowledge interrupt on exit” VM-exit control is 1. </span>
<span id="tj_1004" class="t s4_1004">— </span><span id="tk_1004" class="t s4_1004">The posted-interrupt notification vector has a value in the range 0–255 (bits 15:8 are all 0). </span>
<span id="tl_1004" class="t s4_1004">— </span><span id="tm_1004" class="t s4_1004">Bits 5:0 of the posted-interrupt descriptor address are all 0. </span>
<span id="tn_1004" class="t s4_1004">— </span><span id="to_1004" class="t s4_1004">The posted-interrupt descriptor address does not set any bits beyond the processor's physical-address </span>
<span id="tp_1004" class="t s4_1004">width. </span>
<span id="tq_1004" class="t s5_1004">1 </span>
<span id="tr_1004" class="t s3_1004">• </span><span id="ts_1004" class="t s4_1004">If the “IPI virtualization” VM-execution control is 1, the following must be true: </span>
<span id="tt_1004" class="t s4_1004">— </span><span id="tu_1004" class="t s4_1004">Bits 2:0 of the PID-pointer table address are all 0. </span>
<span id="tv_1004" class="t s4_1004">— </span><span id="tw_1004" class="t s4_1004">The PID-pointer table address does not set any bits beyond the processor’s physical-address width. </span>
<span id="tx_1004" class="t s4_1004">— </span><span id="ty_1004" class="t s4_1004">The address of the last entry in the PID-pointer table does not set any bits beyond the processor’s physical- </span>
<span id="tz_1004" class="t s4_1004">address width. (This address is the PID-pointer table address plus 8 times the last PID-pointer index.) </span>
<span id="t10_1004" class="t s3_1004">• </span><span id="t11_1004" class="t s4_1004">If the “enable VPID” VM-execution control is 1, the value of the VPID VM-execution control field must not be </span>
<span id="t12_1004" class="t s4_1004">0000H. </span>
<span id="t13_1004" class="t s3_1004">• </span><span id="t14_1004" class="t s4_1004">If the “enable EPT” VM-execution control is 1, the EPTP VM-execution control field (see Table 25-9 in Section </span>
<span id="t15_1004" class="t s4_1004">25.6.11) must satisfy the following checks: </span>
<span id="t16_1004" class="t s4_1004">— </span><span id="t17_1004" class="t s4_1004">The EPT memory type (bits 2:0) must be a value supported by the processor as indicated in the </span>
<span id="t18_1004" class="t s4_1004">IA32_VMX_EPT_VPID_CAP MSR (see Appendix A.10). </span>
<span id="t19_1004" class="t s4_1004">— </span><span id="t1a_1004" class="t s4_1004">Bits 5:3 (1 less than the EPT page-walk length) must be 3, indicating an EPT page-walk length of 4; see </span>
<span id="t1b_1004" class="t s4_1004">Section 29.3.2. </span>
<span id="t1c_1004" class="t s4_1004">— </span><span id="t1d_1004" class="t s4_1004">Bit 6 (enable bit for accessed and dirty flags for EPT) must be 0 if bit 21 of the IA32_VMX_EPT_VPID_CAP </span>
<span id="t1e_1004" class="t s4_1004">MSR (see Appendix A.10) is read as 0, indicating that the processor does not support accessed and dirty </span>
<span id="t1f_1004" class="t s4_1004">flags for EPT. </span>
<span id="t1g_1004" class="t s4_1004">— </span><span id="t1h_1004" class="t s4_1004">Reserved bits 11:7 and 63:N (where N is the processor’s physical-address width) must all be 0. </span>
<span id="t1i_1004" class="t s3_1004">• </span><span id="t1j_1004" class="t s4_1004">The “enable EPT” VM-execution control must be 1 if any of the following VM-execution controls is 1: “enable </span>
<span id="t1k_1004" class="t s4_1004">PML,” “unrestricted guest,” “mode-based execute control for EPT,” “sub-page write permissions for EPT,” “Intel </span>
<span id="t1l_1004" class="t s4_1004">PT uses guest physical addresses,” “enable HLAT,” “EPT paging-write control,” or “guest-paging verification.” </span>
<span id="t1m_1004" class="t s3_1004">• </span><span id="t1n_1004" class="t s4_1004">If the “enable PML” VM-execution control is 1, the PML address must satisfy the following checks: </span>
<span id="t1o_1004" class="t s4_1004">— </span><span id="t1p_1004" class="t s4_1004">Bits 11:0 of the address must be 0. </span>
<span id="t1q_1004" class="t s4_1004">— </span><span id="t1r_1004" class="t s4_1004">The address should not set any bits beyond the processor’s physical-address width. </span>
<span id="t1s_1004" class="t s3_1004">• </span><span id="t1t_1004" class="t s4_1004">If the “sub-page write permissions for EPT” VM-execution control is 1, the SPPTP VM-execution control field </span>
<span id="t1u_1004" class="t s4_1004">(see Table 25-11 in Section 25.6.22) must satisfy the following checks: </span>
<span id="t1v_1004" class="t s4_1004">— </span><span id="t1w_1004" class="t s4_1004">Bits 11:0 of the address must be 0. </span>
<span id="t1x_1004" class="t s4_1004">— </span><span id="t1y_1004" class="t s4_1004">The address should not set any bits beyond the processor’s physical-address width. </span>
<span id="t1z_1004" class="t s3_1004">• </span><span id="t20_1004" class="t s4_1004">If the “enable VM functions” processor-based VM-execution control is 1, reserved bits in the VM-function </span>
<span id="t21_1004" class="t s4_1004">controls must be clear. Software may consult the VMX capability MSRs to determine which bits are reserved </span>
<span id="t22_1004" class="t s4_1004">(see Appendix A.11). In addition, the following check is performed based on the setting of bits in the VM- </span>
<span id="t23_1004" class="t s4_1004">function controls (see Section 25.6.14): </span>
<span id="t24_1004" class="t s6_1004">1. </span><span id="t25_1004" class="t s6_1004">If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
