<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L317'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file provides AArch64 specific target descriptions.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64ELFStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64MCAsmInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64WinCOFFStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AArch64AddressingModes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AArch64InstPrinter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;TargetInfo/AArch64TargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/DebugInfo/CodeView/CodeView.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCAsmBackend.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCCodeEmitter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrAnalysis.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCObjectWriter.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCStreamer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/TargetRegistry.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Endian.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_MC_HELPERS</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define ENABLE_INSTR_PREDICATE_VERIFIER</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenSubtargetInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_MC_DESC</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static MCInstrInfo *createAArch64MCInstrInfo() {</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  MCInstrInfo *X = new MCInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  InitAArch64MCInstrInfo(X);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return X;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCSubtargetInfo *</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>createAArch64MCSubtargetInfo(const Triple &amp;TT, StringRef CPU, StringRef FS) {</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  if (CPU.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.7k</span>, <span class='None'>False</span>: <span class='covered-line'>844</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    CPU = &quot;generic&quot;;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    if (FS.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L56' href='#L56'><span>56:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.99k</span>, <span class='None'>False</span>: <span class='covered-line'>8.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>5.99k</pre></td><td class='code'><pre>      FS = &quot;+v8a&quot;;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    if (TT.isArm64e())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L59' href='#L59'><span>59:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      CPU = &quot;apple-a12&quot;;</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  return createAArch64MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, FS);</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>void AArch64_MC::initLLVMToCVRegMapping(MCRegisterInfo *MRI) {</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Mapping from CodeView to MC register id.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  static const struct {</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>    codeview::RegisterId CVReg;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>    MCPhysReg Reg;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  } RegMap[] = {</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W0, AArch64::W0},</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W1, AArch64::W1},</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W2, AArch64::W2},</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W3, AArch64::W3},</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W4, AArch64::W4},</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W5, AArch64::W5},</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W6, AArch64::W6},</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W7, AArch64::W7},</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W8, AArch64::W8},</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W9, AArch64::W9},</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W10, AArch64::W10},</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W11, AArch64::W11},</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W12, AArch64::W12},</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W13, AArch64::W13},</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W14, AArch64::W14},</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W15, AArch64::W15},</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W16, AArch64::W16},</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W17, AArch64::W17},</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W18, AArch64::W18},</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W19, AArch64::W19},</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W20, AArch64::W20},</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W21, AArch64::W21},</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W22, AArch64::W22},</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W23, AArch64::W23},</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W24, AArch64::W24},</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W25, AArch64::W25},</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W26, AArch64::W26},</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W27, AArch64::W27},</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W28, AArch64::W28},</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W29, AArch64::W29},</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_W30, AArch64::W30},</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_WZR, AArch64::WZR},</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X0, AArch64::X0},</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X1, AArch64::X1},</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X2, AArch64::X2},</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X3, AArch64::X3},</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X4, AArch64::X4},</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X5, AArch64::X5},</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X6, AArch64::X6},</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X7, AArch64::X7},</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X8, AArch64::X8},</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X9, AArch64::X9},</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X10, AArch64::X10},</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X11, AArch64::X11},</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X12, AArch64::X12},</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X13, AArch64::X13},</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X14, AArch64::X14},</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X15, AArch64::X15},</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X16, AArch64::X16},</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X17, AArch64::X17},</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X18, AArch64::X18},</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X19, AArch64::X19},</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X20, AArch64::X20},</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X21, AArch64::X21},</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X22, AArch64::X22},</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X23, AArch64::X23},</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X24, AArch64::X24},</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X25, AArch64::X25},</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X26, AArch64::X26},</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X27, AArch64::X27},</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_X28, AArch64::X28},</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_FP, AArch64::FP},</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_LR, AArch64::LR},</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_SP, AArch64::SP},</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_ZR, AArch64::XZR},</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_NZCV, AArch64::NZCV},</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S0, AArch64::S0},</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S1, AArch64::S1},</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S2, AArch64::S2},</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S3, AArch64::S3},</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S4, AArch64::S4},</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S5, AArch64::S5},</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S6, AArch64::S6},</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S7, AArch64::S7},</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S8, AArch64::S8},</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S9, AArch64::S9},</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S10, AArch64::S10},</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S11, AArch64::S11},</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S12, AArch64::S12},</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S13, AArch64::S13},</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S14, AArch64::S14},</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S15, AArch64::S15},</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S16, AArch64::S16},</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S17, AArch64::S17},</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S18, AArch64::S18},</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S19, AArch64::S19},</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S20, AArch64::S20},</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S21, AArch64::S21},</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S22, AArch64::S22},</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S23, AArch64::S23},</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S24, AArch64::S24},</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S25, AArch64::S25},</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S26, AArch64::S26},</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S27, AArch64::S27},</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S28, AArch64::S28},</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S29, AArch64::S29},</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S30, AArch64::S30},</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_S31, AArch64::S31},</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D0, AArch64::D0},</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D1, AArch64::D1},</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D2, AArch64::D2},</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D3, AArch64::D3},</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D4, AArch64::D4},</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D5, AArch64::D5},</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D6, AArch64::D6},</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D7, AArch64::D7},</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D8, AArch64::D8},</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D9, AArch64::D9},</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D10, AArch64::D10},</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D11, AArch64::D11},</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D12, AArch64::D12},</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D13, AArch64::D13},</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D14, AArch64::D14},</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D15, AArch64::D15},</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D16, AArch64::D16},</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D17, AArch64::D17},</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D18, AArch64::D18},</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D19, AArch64::D19},</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D20, AArch64::D20},</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D21, AArch64::D21},</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D22, AArch64::D22},</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D23, AArch64::D23},</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D24, AArch64::D24},</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D25, AArch64::D25},</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D26, AArch64::D26},</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D27, AArch64::D27},</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D28, AArch64::D28},</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D29, AArch64::D29},</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D30, AArch64::D30},</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_D31, AArch64::D31},</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q0, AArch64::Q0},</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q1, AArch64::Q1},</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q2, AArch64::Q2},</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q3, AArch64::Q3},</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q4, AArch64::Q4},</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q5, AArch64::Q5},</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q6, AArch64::Q6},</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q7, AArch64::Q7},</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q8, AArch64::Q8},</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q9, AArch64::Q9},</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q10, AArch64::Q10},</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q11, AArch64::Q11},</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q12, AArch64::Q12},</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q13, AArch64::Q13},</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q14, AArch64::Q14},</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q15, AArch64::Q15},</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q16, AArch64::Q16},</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q17, AArch64::Q17},</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q18, AArch64::Q18},</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q19, AArch64::Q19},</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q20, AArch64::Q20},</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q21, AArch64::Q21},</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q22, AArch64::Q22},</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q23, AArch64::Q23},</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q24, AArch64::Q24},</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q25, AArch64::Q25},</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q26, AArch64::Q26},</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q27, AArch64::Q27},</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q28, AArch64::Q28},</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q29, AArch64::Q29},</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q30, AArch64::Q30},</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_Q31, AArch64::Q31},</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B0, AArch64::B0},</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B1, AArch64::B1},</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B2, AArch64::B2},</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B3, AArch64::B3},</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B4, AArch64::B4},</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B5, AArch64::B5},</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B6, AArch64::B6},</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B7, AArch64::B7},</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B8, AArch64::B8},</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B9, AArch64::B9},</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B10, AArch64::B10},</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B11, AArch64::B11},</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B12, AArch64::B12},</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B13, AArch64::B13},</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B14, AArch64::B14},</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B15, AArch64::B15},</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B16, AArch64::B16},</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B17, AArch64::B17},</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B18, AArch64::B18},</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B19, AArch64::B19},</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B20, AArch64::B20},</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B21, AArch64::B21},</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B22, AArch64::B22},</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B23, AArch64::B23},</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B24, AArch64::B24},</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B25, AArch64::B25},</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B26, AArch64::B26},</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B27, AArch64::B27},</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B28, AArch64::B28},</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B29, AArch64::B29},</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B30, AArch64::B30},</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_B31, AArch64::B31},</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H0, AArch64::H0},</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H1, AArch64::H1},</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H2, AArch64::H2},</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H3, AArch64::H3},</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H4, AArch64::H4},</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H5, AArch64::H5},</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H6, AArch64::H6},</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H7, AArch64::H7},</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H8, AArch64::H8},</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H9, AArch64::H9},</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H10, AArch64::H10},</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H11, AArch64::H11},</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H12, AArch64::H12},</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H13, AArch64::H13},</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H14, AArch64::H14},</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H15, AArch64::H15},</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H16, AArch64::H16},</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H17, AArch64::H17},</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H18, AArch64::H18},</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H19, AArch64::H19},</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H20, AArch64::H20},</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H21, AArch64::H21},</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H22, AArch64::H22},</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H23, AArch64::H23},</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H24, AArch64::H24},</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H25, AArch64::H25},</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H26, AArch64::H26},</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H27, AArch64::H27},</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H28, AArch64::H28},</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H29, AArch64::H29},</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H30, AArch64::H30},</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>      {codeview::RegisterId::ARM64_H31, AArch64::H31},</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  for (const auto &amp;I : RegMap)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L299' href='#L299'><span>299:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.27M</span>, <span class='None'>False</span>: <span class='covered-line'>23.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>5.27M</pre></td><td class='code'><pre>    MRI-&gt;mapLLVMRegToCVReg(I.Reg, static_cast&lt;int&gt;(I.CVReg));</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>bool AArch64_MC::isHForm(const MCInst &amp;MI, const MCInstrInfo *MCII) {</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  const auto &amp;FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>  return llvm::any_of(MI, [&amp;](const MCOperand &amp;Op) {</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>    return Op.isReg() &amp;&amp; <div class='tooltip'>FPR16.contains(Op.getReg())<span class='tooltip-content'>180</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>96</span>]
  Branch (<span class='line-number'><a name='L306' href='#L306'><span>306:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L306'><span>306:12</span></a></span>) to (<span class='line-number'><a href='#L306'><span>306:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (306:12)
     Condition C2 --> (306:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>276</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>bool AArch64_MC::isQForm(const MCInst &amp;MI, const MCInstrInfo *MCII) {</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  const auto &amp;FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  return llvm::any_of(MI, [&amp;](const MCOperand &amp;Op) {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    return Op.isReg() &amp;&amp; <div class='tooltip'>FPR128.contains(Op.getReg())<span class='tooltip-content'>72</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L313'><span>313:12</span></a></span>) to (<span class='line-number'><a href='#L313'><span>313:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (313:12)
     Condition C2 --> (313:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  });</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>bool AArch64_MC::isFpOrNEON(const MCInst &amp;MI, const MCInstrInfo *MCII) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const auto &amp;FPR128 = AArch64MCRegisterClasses[AArch64::FPR128RegClassID];</span></pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const auto &amp;FPR64 = AArch64MCRegisterClasses[AArch64::FPR64RegClassID];</span></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const auto &amp;FPR32 = AArch64MCRegisterClasses[AArch64::FPR32RegClassID];</span></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const auto &amp;FPR16 = AArch64MCRegisterClasses[AArch64::FPR16RegClassID];</span></pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const auto &amp;FPR8 = AArch64MCRegisterClasses[AArch64::FPR8RegClassID];</span></pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  auto IsFPR = [&amp;](const MCOperand &amp;Op) </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!Op.isReg()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L325' href='#L325'><span>325:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>auto Reg = Op.getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>FPR128.contains(Reg)</span><span class='red'> || </span><span class='red'>FPR64.contains(Reg)</span><span class='red'> || </span><span class='red'>FPR32.contains(Reg)</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:59</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           </span><span class='red'>FPR16.contains(Reg)</span><span class='red'> || </span><span class='red'>FPR8.contains(Reg)</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L329' href='#L329'><span>329:35</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L328'><span>328:12</span></a></span>) to (<span class='line-number'><a href='#L328'><span>329:53</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (328:12)
     Condition C2 --> (328:36)
     Condition C3 --> (328:59)
     Condition C4 --> (329:12)
     Condition C5 --> (329:35)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  };</span></pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return llvm::any_of(MI, IsFPR);</span></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>static MCRegisterInfo *createAArch64MCRegisterInfo(const Triple &amp;Triple) {</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  MCRegisterInfo *X = new MCRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  InitAArch64MCRegisterInfo(X, AArch64::LR);</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  AArch64_MC::initLLVMToCVRegMapping(X);</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>  return X;</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCAsmInfo *createAArch64MCAsmInfo(const MCRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const Triple &amp;TheTriple,</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>                                         const MCTargetOptions &amp;Options) {</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  MCAsmInfo *MAI;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  if (TheTriple.isOSBinFormatMachO())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.26k</span>, <span class='None'>False</span>: <span class='covered-line'>14.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    MAI = new AArch64MCAsmInfoDarwin(TheTriple.getArch() == Triple::aarch64_32);</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>  else if (TheTriple.isWindowsMSVCEnvironment())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    MAI = new AArch64MCAsmInfoMicrosoftCOFF();</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  else if (TheTriple.isOSBinFormatCOFF())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L350' href='#L350'><span>350:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>14.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    MAI = new AArch64MCAsmInfoGNUCOFF();</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    assert(TheTriple.isOSBinFormatELF() &amp;&amp; &quot;Invalid target&quot;);</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>    MAI = new AArch64MCAsmInfoELF(TheTriple);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initial state of the frame pointer is SP.</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  unsigned Reg = MRI.getDwarfRegNum(AArch64::SP, true);</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  MAI-&gt;addInitialFrameState(Inst);</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  return MAI;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCInstPrinter *createAArch64MCInstPrinter(const Triple &amp;T,</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 unsigned SyntaxVariant,</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCAsmInfo &amp;MAI,</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 const MCInstrInfo &amp;MII,</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>                                                 const MCRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  if (SyntaxVariant == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L370' href='#L370'><span>370:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>607</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>    return new AArch64InstPrinter(MAI, MII, MRI);</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>  if (SyntaxVariant == 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L372' href='#L372'><span>372:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>607</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>    return new AArch64AppleInstPrinter(MAI, MII, MRI);</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCStreamer *createELFStreamer(const Triple &amp;T, MCContext &amp;Ctx,</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;TAB,</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>                                     std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;Emitter) {</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  return createAArch64ELFStreamer(Ctx, std::move(TAB), std::move(OW),</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>                                  std::move(Emitter));</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCStreamer *createMachOStreamer(MCContext &amp;Ctx,</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;TAB,</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;Emitter,</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>                                       bool DWARFMustBeAtTheEnd) {</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>  return createMachOStreamer(Ctx, std::move(TAB), std::move(OW),</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>                             std::move(Emitter), DWARFMustBeAtTheEnd,</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>                             /*LabelSections*/ true);</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MCStreamer *</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>createWinCOFFStreamer(MCContext &amp;Ctx, std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;TAB,</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;OW,</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;Emitter,</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                      bool IncrementalLinkerCompatible) {</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  return createAArch64WinCOFFStreamer(Ctx, std::move(TAB), std::move(OW),</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                                      std::move(Emitter),</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>                                      IncrementalLinkerCompatible);</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class AArch64MCInstrAnalysis : public MCInstrAnalysis {</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>  AArch64MCInstrAnalysis(const MCInstrInfo *Info) : MCInstrAnalysis(Info) {}</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool evaluateBranch(const MCInst &amp;Inst, uint64_t Addr, uint64_t Size,</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>21.1k</pre></td><td class='code'><pre>                      uint64_t &amp;Target) const override {</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Search for a PC-relative argument.</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This will handle instructions like bcc (where the first argument is the</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // condition code) and cbz (where it is a register).</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>21.1k</pre></td><td class='code'><pre>    const auto &amp;Desc = Info-&gt;get(Inst.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>    for (unsigned i = 0, e = Inst.getNumOperands(); i != e; <div class='tooltip'>i++<span class='tooltip-content'>93.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L418' href='#L418'><span>418:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.0k</span>, <span class='None'>False</span>: <span class='covered-line'>20.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>94.0k</pre></td><td class='code'><pre>      if (Desc.operands()[i].OperandType == MCOI::OPERAND_PCREL) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L419' href='#L419'><span>419:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='None'>False</span>: <span class='covered-line'>93.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>        int64_t Imm = Inst.getOperand(i).getImm();</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>        if (Inst.getOpcode() == AArch64::ADR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>183</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          Target = Addr + Imm;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>        else if (Inst.getOpcode() == AArch64::ADRP)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>142</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>          Target = (Addr &amp; -4096) + Imm * 4096;</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>142</pre></td><td class='code'><pre>          Target = Addr + Imm * 4;</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>94.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>20.9k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>21.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  findPltEntries(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents,</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                 const Triple &amp;TargetTriple) const override {</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Do a lightweight parsing of PLT entries.</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt; Result;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    for (uint64_t Byte = 0, End = PltContents.size(); Byte + 7 &lt; End;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>         Byte += 4) {</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      uint32_t Insn = support::endian::read32le(PltContents.data() + Byte);</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      uint64_t Off = 0;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check for optional bti c that prefixes adrp in BTI enabled entries</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      if (Insn == 0xd503245f) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>         Off = 4;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>         Insn = support::endian::read32le(PltContents.data() + Byte + Off);</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check for adrp.</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      if ((Insn &amp; 0x9f000000) != 0x90000000)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Off += 4;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      uint64_t Imm = (((PltSectionVA + Byte) &gt;&gt; 12) &lt;&lt; 12) +</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>            (((Insn &gt;&gt; 29) &amp; 3) &lt;&lt; 12) + (((Insn &gt;&gt; 5) &amp; 0x3ffff) &lt;&lt; 14);</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      uint32_t Insn2 =</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>          support::endian::read32le(PltContents.data() + Byte + Off);</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check for: ldr Xt, [Xn, #pimm].</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      if (Insn2 &gt;&gt; 22 == 0x3e5) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        Imm += ((Insn2 &gt;&gt; 10) &amp; 0xfff) &lt;&lt; 3;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        Byte += 4;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return Result;</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>static MCInstrAnalysis *createAArch64InstrAnalysis(const MCInstrInfo *Info) {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>  return new AArch64MCInstrAnalysis(Info);</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Force static initialization.</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>extern &quot;C&quot; LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAArch64TargetMC() {</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  for (Target *T : {&amp;getTheAArch64leTarget(), &amp;getTheAArch64beTarget(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>496k</span>, <span class='None'>False</span>: <span class='covered-line'>99.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>                    &amp;getTheAArch64_32Target(), &amp;getTheARM64Target(),</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>                    &amp;getTheARM64_32Target()}) {</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC asm info.</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    RegisterMCAsmInfoFn X(*T, createAArch64MCAsmInfo);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC instruction info.</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCInstrInfo(*T, createAArch64MCInstrInfo);</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC register info.</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCRegInfo(*T, createAArch64MCRegisterInfo);</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC subtarget info.</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCSubtargetInfo(*T, createAArch64MCSubtargetInfo);</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC instruction analyzer.</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCInstrAnalysis(*T, createAArch64InstrAnalysis);</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MC Code Emitter</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCCodeEmitter(*T, createAArch64MCCodeEmitter);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the obj streamers.</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterELFStreamer(*T, createELFStreamer);</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMachOStreamer(*T, createMachOStreamer);</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterCOFFStreamer(*T, createWinCOFFStreamer);</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the obj target streamer.</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterObjectTargetStreamer(</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>        *T, createAArch64ObjectTargetStreamer);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the asm streamer.</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterAsmTargetStreamer(*T,</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>                                              createAArch64AsmTargetStreamer);</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the null streamer.</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterNullTargetStreamer(*T,</pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>                                               createAArch64NullTargetStreamer);</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Register the MCInstPrinter.</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCInstPrinter(*T, createAArch64MCInstPrinter);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>496k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Register the asm backend.</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  for (Target *T : {&amp;getTheAArch64leTarget(), &amp;getTheAArch64_32Target(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L516' href='#L516'><span>516:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>397k</span>, <span class='None'>False</span>: <span class='covered-line'>99.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>                    &amp;getTheARM64Target(), &amp;getTheARM64_32Target()})</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>397k</pre></td><td class='code'><pre>    TargetRegistry::RegisterMCAsmBackend(*T, createAArch64leAsmBackend);</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  TargetRegistry::RegisterMCAsmBackend(getTheAArch64beTarget(),</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>                                       createAArch64beAsmBackend);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>